TimeQuest Timing Analyzer report for eth_sdram_vga
Thu Oct 25 09:31:29 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'eth_rx_clk'
 13. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'eth_rx_clk'
 16. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rx_clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Slow 1200mV 85C Model Metastability Report
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'eth_rx_clk'
 40. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'eth_rx_clk'
 43. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Output Enable Times
 56. Minimum Output Enable Times
 57. Output Disable Times
 58. Minimum Output Disable Times
 59. Slow 1200mV 0C Model Metastability Report
 60. Fast 1200mV 0C Model Setup Summary
 61. Fast 1200mV 0C Model Hold Summary
 62. Fast 1200mV 0C Model Recovery Summary
 63. Fast 1200mV 0C Model Removal Summary
 64. Fast 1200mV 0C Model Minimum Pulse Width Summary
 65. Fast 1200mV 0C Model Setup: 'eth_rx_clk'
 66. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 67. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Hold: 'eth_rx_clk'
 69. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 70. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Output Enable Times
 82. Minimum Output Enable Times
 83. Output Disable Times
 84. Minimum Output Disable Times
 85. Fast 1200mV 0C Model Metastability Report
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Board Trace Model Assignments
 92. Input Transition Times
 93. Signal Integrity Metrics (Slow 1200mv 0c Model)
 94. Signal Integrity Metrics (Slow 1200mv 85c Model)
 95. Signal Integrity Metrics (Fast 1200mv 0c Model)
 96. Setup Transfers
 97. Hold Transfers
 98. Recovery Transfers
 99. Removal Transfers
100. Report TCCS
101. Report RSKM
102. Unconstrained Paths
103. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; eth_sdram_vga                                       ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+
; clk                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { clk }                                                   ;
; eth_rx_clk                                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                         ; { eth_rx_clk }                                            ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000 ; 100.0 MHz  ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; clk    ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 122.06 MHz ; 122.06 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 139.65 MHz ; 139.65 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 146.78 MHz ; 146.78 MHz      ; eth_rx_clk                                            ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; eth_rx_clk                                            ; -5.813 ; -798.233      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; -4.903 ; -9.750        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 6.204  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; eth_rx_clk                                            ; -0.764 ; -1.322        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.408  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.453  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5.741 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2.734 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; eth_rx_clk                                            ; -3.201 ; -376.112      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 4.718  ; 0.000         ;
; clk                                                   ; 9.934  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 19.721 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'eth_rx_clk'                                                                                                                                          ;
+--------+----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.813 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.236      ; 7.070      ;
; -5.631 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.597      ; 7.249      ;
; -5.502 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.537      ; 7.060      ;
; -5.487 ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.126      ; 6.634      ;
; -5.439 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.654      ;
; -5.432 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.268      ; 6.721      ;
; -5.424 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.639      ;
; -5.418 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.633      ;
; -5.393 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.273      ; 6.687      ;
; -5.391 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.606      ;
; -5.381 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.133     ; 6.269      ;
; -5.363 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.126      ; 6.510      ;
; -5.358 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.573      ;
; -5.352 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.273      ; 6.646      ;
; -5.350 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.273      ; 6.644      ;
; -5.348 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.537      ; 6.906      ;
; -5.348 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.133     ; 6.236      ;
; -5.344 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.537      ; 6.902      ;
; -5.324 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.537      ; 6.882      ;
; -5.321 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.273      ; 6.615      ;
; -5.317 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.273      ; 6.611      ;
; -5.315 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.273      ; 6.609      ;
; -5.314 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.537      ; 6.872      ;
; -5.309 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.273      ; 6.603      ;
; -5.298 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.513      ;
; -5.296 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.511      ;
; -5.277 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.492      ;
; -5.261 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.274      ; 6.556      ;
; -5.253 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.258      ; 6.532      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.249 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.178      ;
; -5.236 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.133     ; 6.124      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.537      ; 6.791      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.233 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.162      ;
; -5.231 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.537      ; 6.789      ;
; -5.204 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.133     ; 6.092      ;
; -5.185 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.597      ; 6.803      ;
; -5.156 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.537      ; 6.714      ;
; -5.150 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.274      ; 6.445      ;
; -5.140 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.355      ;
; -5.140 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[16]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.355      ;
; -5.134 ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.126      ; 6.281      ;
; -5.119 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.028     ; 6.112      ;
; -5.119 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.028     ; 6.112      ;
; -5.119 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.028     ; 6.112      ;
; -5.119 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.028     ; 6.112      ;
; -5.119 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.028     ; 6.112      ;
; -5.118 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.273      ; 6.412      ;
; -5.106 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.321      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.104 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.033      ;
; -5.103 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.194      ; 6.318      ;
; -5.090 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.268      ; 6.379      ;
; -5.089 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.018      ;
; -5.089 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.018      ;
; -5.089 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.018      ;
; -5.089 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.092     ; 6.018      ;
+--------+----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.903 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.780     ; 3.064      ;
; -4.847 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.841     ; 2.947      ;
; -4.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.780     ; 2.815      ;
; -4.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.780     ; 2.785      ;
; -4.575 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.841     ; 2.675      ;
; -4.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.841     ; 2.611      ;
; -4.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.780     ; 2.464      ;
; -4.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.780     ; 2.464      ;
; -4.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.780     ; 2.452      ;
; -4.240 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.841     ; 2.340      ;
; -4.136 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.841     ; 2.236      ;
; 1.807  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 8.151      ;
; 1.822  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 8.136      ;
; 1.838  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 8.120      ;
; 1.886  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 8.072      ;
; 1.899  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 8.061      ;
; 1.950  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 8.008      ;
; 2.044  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.916      ;
; 2.062  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.898      ;
; 2.068  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 7.890      ;
; 2.119  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 7.839      ;
; 2.238  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.722      ;
; 2.342  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 7.616      ;
; 2.622  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 7.336      ;
; 2.722  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 7.238      ;
; 3.098  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 6.852      ;
; 3.113  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 6.837      ;
; 3.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.805      ;
; 3.124  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.805      ;
; 3.129  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 6.821      ;
; 3.172  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.757      ;
; 3.177  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 6.773      ;
; 3.190  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 6.762      ;
; 3.241  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 6.709      ;
; 3.301  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 6.630      ;
; 3.301  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 6.630      ;
; 3.311  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.610      ;
; 3.311  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.610      ;
; 3.311  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.610      ;
; 3.311  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.610      ;
; 3.311  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.610      ;
; 3.311  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.610      ;
; 3.311  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.610      ;
; 3.311  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.610      ;
; 3.311  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.610      ;
; 3.311  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.610      ;
; 3.318  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.603      ;
; 3.318  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.603      ;
; 3.318  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.603      ;
; 3.318  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.603      ;
; 3.318  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.603      ;
; 3.318  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.603      ;
; 3.318  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.603      ;
; 3.318  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.603      ;
; 3.318  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.603      ;
; 3.318  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.603      ;
; 3.322  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 6.609      ;
; 3.322  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 6.609      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.592      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.592      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.592      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.592      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.592      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.592      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.592      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.592      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.592      ;
; 3.329  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.592      ;
; 3.330  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.627      ;
; 3.330  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.627      ;
; 3.330  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.627      ;
; 3.330  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.627      ;
; 3.330  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.627      ;
; 3.335  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 6.617      ;
; 3.345  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.612      ;
; 3.345  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.612      ;
; 3.345  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.612      ;
; 3.345  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.612      ;
; 3.345  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.612      ;
; 3.349  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 6.582      ;
; 3.353  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 6.599      ;
; 3.359  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 6.591      ;
; 3.360  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 6.598      ;
; 3.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.596      ;
; 3.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.596      ;
; 3.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.596      ;
; 3.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.596      ;
; 3.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 6.596      ;
; 3.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.557      ;
; 3.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.557      ;
; 3.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.557      ;
; 3.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.557      ;
; 3.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.557      ;
; 3.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.557      ;
; 3.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.557      ;
; 3.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.557      ;
; 3.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.557      ;
; 3.364  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 6.557      ;
; 3.367  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.075     ; 6.559      ;
; 3.370  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 6.561      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.204  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.612      ;
; 6.610  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 3.206      ;
; 6.719  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 3.098      ;
; 6.729  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 3.088      ;
; 6.892  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 2.925      ;
; 6.984  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 2.833      ;
; 7.050  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 2.767      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 2.753      ;
; 7.236  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 2.581      ;
; 7.250  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 2.567      ;
; 8.008  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 1.809      ;
; 32.839 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.086      ;
; 32.840 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 7.085      ;
; 32.960 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.965      ;
; 32.961 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.964      ;
; 33.019 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.906      ;
; 33.071 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.854      ;
; 33.140 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.785      ;
; 33.192 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.733      ;
; 33.309 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.616      ;
; 33.310 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.615      ;
; 33.361 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.564      ;
; 33.482 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.443      ;
; 33.489 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.436      ;
; 33.491 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.434      ;
; 33.541 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.384      ;
; 33.558 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.367      ;
; 33.559 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.366      ;
; 33.598 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.327      ;
; 33.612 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.313      ;
; 33.619 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.306      ;
; 33.620 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.305      ;
; 33.665 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.261      ;
; 33.666 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.260      ;
; 33.670 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.255      ;
; 33.671 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.254      ;
; 33.690 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.235      ;
; 33.691 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.234      ;
; 33.714 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.212      ;
; 33.715 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.211      ;
; 33.719 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.206      ;
; 33.738 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.187      ;
; 33.742 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.184      ;
; 33.743 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.183      ;
; 33.745 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.181      ;
; 33.746 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.180      ;
; 33.761 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.164      ;
; 33.790 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.135      ;
; 33.799 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.126      ;
; 33.831 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.094      ;
; 33.845 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.081      ;
; 33.848 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.078      ;
; 33.849 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.077      ;
; 33.850 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.075      ;
; 33.851 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.074      ;
; 33.870 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.055      ;
; 33.871 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.055      ;
; 33.872 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.054      ;
; 33.882 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.043      ;
; 33.894 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.032      ;
; 33.897 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.029      ;
; 33.902 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.023      ;
; 33.906 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.020      ;
; 33.907 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.019      ;
; 33.922 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 6.003      ;
; 33.922 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.004      ;
; 33.925 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 6.001      ;
; 33.946 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.980      ;
; 33.961 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.964      ;
; 33.974 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.952      ;
; 33.977 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.949      ;
; 33.990 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.935      ;
; 33.991 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.934      ;
; 33.994 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.932      ;
; 33.995 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.931      ;
; 34.028 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.898      ;
; 34.051 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.875      ;
; 34.059 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.867      ;
; 34.060 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.866      ;
; 34.068 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.857      ;
; 34.077 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 5.847      ;
; 34.077 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 5.847      ;
; 34.077 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 5.847      ;
; 34.077 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 5.847      ;
; 34.080 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.845      ;
; 34.080 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.846      ;
; 34.086 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.840      ;
; 34.089 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.837      ;
; 34.090 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.836      ;
; 34.103 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.823      ;
; 34.138 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.788      ;
; 34.140 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.786      ;
; 34.141 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.784      ;
; 34.170 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.755      ;
; 34.174 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 5.752      ;
; 34.192 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 5.733      ;
; 34.198 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 5.726      ;
; 34.198 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 5.726      ;
; 34.198 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 5.726      ;
; 34.198 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 5.726      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.764 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.841      ; 2.369      ;
; -0.575 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.841      ; 2.558      ;
; -0.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.781      ; 2.515      ;
; -0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.781      ; 2.555      ;
; -0.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.781      ; 2.610      ;
; -0.451 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.781      ; 2.622      ;
; -0.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.780      ; 2.625      ;
; -0.437 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.841      ; 2.696      ;
; -0.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.841      ; 2.734      ;
; -0.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.780      ; 2.717      ;
; -0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.841      ; 2.928      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.493  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.130      ; 0.835      ;
; 0.502  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.130      ; 0.844      ;
; 0.527  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.532  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.801      ;
; 0.533  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.802      ;
; 0.535  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.802      ;
; 0.535  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.802      ;
; 0.536  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.802      ;
; 0.537  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.803      ;
; 0.542  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.811      ;
; 0.542  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.811      ;
; 0.544  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.813      ;
; 0.554  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.820      ;
; 0.554  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.820      ;
; 0.569  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.833      ;
; 0.583  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.312      ; 1.149      ;
; 0.586  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.312      ; 1.152      ;
; 0.589  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.641      ; 1.484      ;
; 0.595  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.312      ; 1.161      ;
; 0.601  ; udp_32_to_16bit:comb_5|udp_rec_data_16[6]                                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.363      ; 1.218      ;
; 0.607  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.641      ; 1.502      ;
; 0.614  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.312      ; 1.180      ;
; 0.629  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.265      ; 1.148      ;
; 0.632  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.130      ; 0.974      ;
; 0.634  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.641      ; 1.529      ;
; 0.652  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.918      ;
; 0.653  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.594      ; 1.501      ;
; 0.683  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.950      ;
; 0.700  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]                                                                                                                          ; udp_32_to_16bit:comb_5|udp_rec_data_16[8]                                                                                                                                           ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.969      ;
; 0.706  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.130      ; 1.048      ;
; 0.707  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[12]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.976      ;
; 0.707  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[15]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.976      ;
; 0.707  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.973      ;
; 0.710  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[11]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.979      ;
; 0.710  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                             ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.976      ;
; 0.717  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.983      ;
; 0.718  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.130      ; 1.060      ;
; 0.721  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.988      ;
; 0.723  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.992      ;
; 0.724  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.991      ;
; 0.728  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.994      ;
; 0.730  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.999      ;
; 0.730  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.999      ;
; 0.730  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 0.999      ;
; 0.731  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.997      ;
; 0.732  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.998      ;
; 0.732  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.055      ; 0.999      ;
; 0.733  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.131     ; 0.814      ;
; 0.733  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.999      ;
; 0.733  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.999      ;
; 0.735  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 1.001      ;
; 0.737  ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.974      ;
; 0.738  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.057      ; 1.007      ;
; 0.745  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.130      ; 1.087      ;
; 0.747  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.131     ; 0.828      ;
; 0.748  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[9]                                                                                                                                           ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.016      ; 0.976      ;
; 0.752  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.131     ; 0.833      ;
; 0.758  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 1.024      ;
; 0.760  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.130      ; 1.102      ;
; 0.761  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.055      ; 1.028      ;
; 0.761  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.036      ; 1.009      ;
; 0.764  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.131     ; 0.845      ;
; 0.772  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.025      ; 1.009      ;
; 0.773  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[14]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.016      ; 1.001      ;
; 0.775  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.131     ; 0.856      ;
; 0.779  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[13]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.016      ; 1.007      ;
; 0.786  ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.025      ; 1.023      ;
; 0.793  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.054      ;
; 0.794  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.055      ;
; 0.795  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.056      ;
; 0.796  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
; 0.796  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 1.057      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.147      ;
; 0.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.144      ;
; 0.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.151      ;
; 0.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.147      ;
; 0.418 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.152      ;
; 0.424 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.158      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.170      ;
; 0.437 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.171      ;
; 0.440 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.178      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.458 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.196      ;
; 0.458 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.486      ; 1.198      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.473      ; 1.192      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
; 0.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.476      ; 1.204      ;
; 0.491 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.784      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.787      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.786      ;
; 0.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.227      ;
; 0.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.792      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.799      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.801      ;
; 0.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.521 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.170      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.876      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.918      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.919      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.920      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.932      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.932      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.378      ;
; 0.653 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.480      ; 1.387      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.950      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.950      ;
; 0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.958      ;
; 0.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.402      ;
; 0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.970      ;
; 0.681 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.974      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.423      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.427      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.420      ;
; 0.704 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.997      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.000      ;
; 0.717 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.009      ;
; 0.719 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.011      ;
; 0.726 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.018      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.024      ;
; 0.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.025      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.028      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.028      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.046      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.047      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.167      ;
; 0.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.186      ;
; 0.550 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.199      ;
; 0.552 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.201      ;
; 0.555 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.204      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.966      ;
; 0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.970      ;
; 0.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.979      ;
; 0.713 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.362      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.378      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.745 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.749 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.753 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.762 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.054      ;
; 0.764 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.056      ;
; 0.767 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.060      ;
; 0.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.770 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.062      ;
; 0.772 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.064      ;
; 0.772 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.774 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.066      ;
; 0.777 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.070      ;
; 0.781 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.432      ;
; 0.781 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.073      ;
; 0.782 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.074      ;
; 0.782 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.785 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.787 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.789 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.081      ;
; 0.793 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.086      ;
; 0.846 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.497      ;
; 0.855 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.506      ;
; 0.873 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.524      ;
; 0.877 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.528      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.592      ;
; 0.951 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.243      ;
; 0.958 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.609      ;
; 0.997 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.290      ;
; 1.020 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.313      ;
; 1.028 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.321      ;
; 1.036 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.329      ;
; 1.041 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.334      ;
; 1.049 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.342      ;
; 1.057 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.708      ;
; 1.096 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.389      ;
; 1.099 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.100 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.108 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.110 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.116 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.119 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.411      ;
; 1.120 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.412      ;
; 1.125 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.126 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.418      ;
; 1.127 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.129 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.421      ;
; 1.134 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.142 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.143 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.150 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.150 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.442      ;
; 1.151 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.443      ;
; 1.152 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.444      ;
; 1.159 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.451      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.570      ;
; 1.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.479      ;
; 1.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.837      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.077      ;
; 5.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.077      ;
; 5.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.077      ;
; 5.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.077      ;
; 5.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.077      ;
; 5.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.077      ;
; 5.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.077      ;
; 5.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.077      ;
; 5.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.077      ;
; 5.741 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.183     ; 4.077      ;
; 5.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.067      ;
; 5.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.067      ;
; 5.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.067      ;
; 5.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.067      ;
; 5.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.067      ;
; 5.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.067      ;
; 5.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.067      ;
; 5.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.067      ;
; 5.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.067      ;
; 5.752 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.182     ; 4.067      ;
; 6.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.529      ;
; 6.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.529      ;
; 6.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.529      ;
; 6.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.529      ;
; 6.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.529      ;
; 6.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.529      ;
; 6.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.529      ;
; 6.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.529      ;
; 6.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.529      ;
; 6.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.529      ;
; 6.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.519      ;
; 6.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.519      ;
; 6.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.519      ;
; 6.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.519      ;
; 6.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.519      ;
; 6.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.519      ;
; 6.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.519      ;
; 6.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.519      ;
; 6.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.519      ;
; 6.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.519      ;
; 6.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.404      ;
; 6.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.404      ;
; 6.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.404      ;
; 6.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.404      ;
; 6.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.404      ;
; 6.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.404      ;
; 6.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.404      ;
; 6.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.404      ;
; 6.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.404      ;
; 6.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 3.404      ;
; 6.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.394      ;
; 6.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.394      ;
; 6.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.394      ;
; 6.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.394      ;
; 6.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.394      ;
; 6.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.394      ;
; 6.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.394      ;
; 6.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.394      ;
; 6.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.394      ;
; 6.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 3.394      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.149      ;
; 2.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.149      ;
; 2.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.149      ;
; 2.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.149      ;
; 2.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.149      ;
; 2.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.149      ;
; 2.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.149      ;
; 2.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.149      ;
; 2.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.149      ;
; 2.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.149      ;
; 2.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.171      ;
; 2.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.171      ;
; 2.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.171      ;
; 2.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.171      ;
; 2.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.171      ;
; 2.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.171      ;
; 2.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.171      ;
; 2.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.171      ;
; 2.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.171      ;
; 2.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.171      ;
; 2.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.249      ;
; 2.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.249      ;
; 2.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.249      ;
; 2.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.249      ;
; 2.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.249      ;
; 2.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.249      ;
; 2.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.249      ;
; 2.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.249      ;
; 2.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.249      ;
; 2.834 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 3.249      ;
; 2.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.271      ;
; 2.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.271      ;
; 2.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.271      ;
; 2.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.271      ;
; 2.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.271      ;
; 2.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.271      ;
; 2.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.271      ;
; 2.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.271      ;
; 2.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.271      ;
; 2.857 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 3.271      ;
; 3.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.605      ;
; 3.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.605      ;
; 3.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.605      ;
; 3.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.605      ;
; 3.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.605      ;
; 3.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.605      ;
; 3.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.605      ;
; 3.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.605      ;
; 3.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.605      ;
; 3.195 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 3.605      ;
; 3.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.627      ;
; 3.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.627      ;
; 3.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.627      ;
; 3.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.627      ;
; 3.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.627      ;
; 3.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.627      ;
; 3.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.627      ;
; 3.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.627      ;
; 3.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.627      ;
; 3.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 3.627      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; eth_rx_clk ; Rise       ; eth_rx_clk                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[10]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[13]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[14]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[15]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[8]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[9]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                                        ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[4]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[0]                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[2]                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[1]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[4]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[7]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                     ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                     ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 19.747 ; 19.982       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.747 ; 19.982       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.782 ; 20.017       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 19.783 ; 20.018       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 19.784 ; 20.019       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 19.868 ; 20.056       ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; eth_rx_data[*]  ; eth_rx_clk ; 3.194 ; 3.509 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[0] ; eth_rx_clk ; 2.880 ; 3.081 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[1] ; eth_rx_clk ; 2.745 ; 3.009 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[2] ; eth_rx_clk ; 3.194 ; 3.509 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[3] ; eth_rx_clk ; 2.559 ; 2.838 ; Rise       ; eth_rx_clk                                            ;
; eth_rxdv        ; eth_rx_clk ; 4.856 ; 4.982 ; Rise       ; eth_rx_clk                                            ;
; rst_n           ; clk        ; 3.854 ; 3.908 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 5.354 ; 5.570 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.831 ; 5.099 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 5.155 ; 5.346 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 5.340 ; 5.532 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 5.354 ; 5.557 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 4.398 ; 4.629 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 5.241 ; 5.405 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 5.322 ; 5.570 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 5.316 ; 5.505 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 5.310 ; 5.513 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.735 ; 4.946 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.860 ; 5.067 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 4.622 ; 4.806 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 4.267 ; 4.488 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.032 ; 4.286 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.924 ; 5.152 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.926 ; 5.153 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; eth_rx_data[*]  ; eth_rx_clk ; -1.978 ; -2.186 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[0] ; eth_rx_clk ; -1.978 ; -2.186 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[1] ; eth_rx_clk ; -2.188 ; -2.440 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[2] ; eth_rx_clk ; -2.206 ; -2.530 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[3] ; eth_rx_clk ; -2.050 ; -2.316 ; Rise       ; eth_rx_clk                                            ;
; eth_rxdv        ; eth_rx_clk ; -2.815 ; -3.053 ; Rise       ; eth_rx_clk                                            ;
; rst_n           ; clk        ; -2.988 ; -3.093 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; -3.263 ; -3.492 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; -4.042 ; -4.300 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; -4.342 ; -4.511 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; -4.535 ; -4.716 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; -4.548 ; -4.739 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; -3.614 ; -3.821 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; -4.439 ; -4.593 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; -4.512 ; -4.751 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; -4.514 ; -4.691 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; -4.506 ; -4.698 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; -3.939 ; -4.127 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; -4.075 ; -4.270 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; -3.830 ; -3.991 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; -3.489 ; -3.686 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; -3.263 ; -3.492 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; -4.119 ; -4.324 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; -4.138 ; -4.353 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; vga_hs          ; clk        ; 7.140  ; 6.972  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]      ; clk        ; 11.601 ; 11.267 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]     ; clk        ; 11.002 ; 10.699 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]     ; clk        ; 11.194 ; 10.873 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]     ; clk        ; 10.508 ; 10.221 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]     ; clk        ; 10.913 ; 10.623 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]     ; clk        ; 11.466 ; 11.138 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]     ; clk        ; 10.886 ; 10.562 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]     ; clk        ; 11.004 ; 10.715 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]     ; clk        ; 11.266 ; 10.907 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]     ; clk        ; 11.316 ; 11.000 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]     ; clk        ; 11.601 ; 11.267 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10]    ; clk        ; 10.930 ; 10.638 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11]    ; clk        ; 10.253 ; 9.980  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12]    ; clk        ; 10.902 ; 10.559 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13]    ; clk        ; 10.625 ; 10.337 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14]    ; clk        ; 10.596 ; 10.294 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15]    ; clk        ; 10.828 ; 10.496 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs          ; clk        ; 7.411  ; 7.335  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 7.341  ; 7.440  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]  ; clk        ; 4.935  ; 5.008  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]  ; clk        ; 5.625  ; 5.789  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]  ; clk        ; 5.887  ; 6.090  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]  ; clk        ; 5.231  ; 5.341  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]  ; clk        ; 5.530  ; 5.681  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]  ; clk        ; 5.002  ; 5.067  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]  ; clk        ; 5.428  ; 5.585  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]  ; clk        ; 5.488  ; 5.602  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]  ; clk        ; 5.925  ; 6.109  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]  ; clk        ; 5.870  ; 6.045  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10] ; clk        ; 7.341  ; 7.440  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11] ; clk        ; 5.875  ; 6.067  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[12] ; clk        ; 5.489  ; 5.632  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]     ; clk        ; 5.761  ; 5.943  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]    ; clk        ; 5.761  ; 5.943  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]    ; clk        ; 5.469  ; 5.603  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n     ; clk        ; 5.344  ; 5.526  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cke       ; clk        ; 5.373  ; 5.223  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n      ; clk        ; 4.369  ; 4.466  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 6.677  ; 6.651  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 5.202  ; 5.074  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 5.249  ; 5.120  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 5.212  ; 5.072  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 5.425  ; 5.247  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 5.423  ; 5.238  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 6.677  ; 6.651  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 5.447  ; 5.239  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 5.243  ; 5.118  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 5.919  ; 5.777  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 5.195  ; 5.068  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 5.500  ; 5.336  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 5.725  ; 5.583  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 5.522  ; 5.359  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 5.303  ; 5.189  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 5.350  ; 5.233  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 5.276  ; 5.162  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n     ; clk        ; 5.316  ; 5.511  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n      ; clk        ; 4.916  ; 5.079  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ; 1.223  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_clk       ; clk        ;        ; 1.115  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; vga_hs          ; clk        ; 5.640 ; 5.538 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]      ; clk        ; 6.199 ; 6.012 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]     ; clk        ; 7.162 ; 6.859 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]     ; clk        ; 7.384 ; 7.052 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]     ; clk        ; 6.199 ; 6.012 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]     ; clk        ; 7.117 ; 6.822 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]     ; clk        ; 7.644 ; 7.315 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]     ; clk        ; 7.078 ; 6.753 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]     ; clk        ; 7.220 ; 6.944 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]     ; clk        ; 7.653 ; 7.264 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]     ; clk        ; 7.381 ; 7.052 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]     ; clk        ; 7.792 ; 7.472 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10]    ; clk        ; 7.401 ; 7.048 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11]    ; clk        ; 6.831 ; 6.487 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12]    ; clk        ; 7.341 ; 6.948 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13]    ; clk        ; 6.874 ; 6.572 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14]    ; clk        ; 7.080 ; 6.730 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15]    ; clk        ; 7.315 ; 6.937 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs          ; clk        ; 5.866 ; 5.686 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 4.358 ; 4.430 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]  ; clk        ; 4.358 ; 4.430 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]  ; clk        ; 5.018 ; 5.178 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]  ; clk        ; 5.271 ; 5.467 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]  ; clk        ; 4.640 ; 4.749 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]  ; clk        ; 4.928 ; 5.075 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]  ; clk        ; 4.422 ; 4.487 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]  ; clk        ; 4.827 ; 4.979 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]  ; clk        ; 4.887 ; 4.997 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]  ; clk        ; 5.307 ; 5.485 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]  ; clk        ; 5.254 ; 5.423 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10] ; clk        ; 6.723 ; 6.815 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11] ; clk        ; 5.259 ; 5.444 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[12] ; clk        ; 4.888 ; 5.026 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]     ; clk        ; 4.866 ; 4.995 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]    ; clk        ; 5.145 ; 5.321 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]    ; clk        ; 4.866 ; 4.995 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n     ; clk        ; 4.749 ; 4.925 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cke       ; clk        ; 4.779 ; 4.633 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n      ; clk        ; 3.814 ; 3.909 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 4.603 ; 4.480 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.615 ; 4.491 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 4.655 ; 4.529 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 4.619 ; 4.483 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 4.824 ; 4.651 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 4.821 ; 4.642 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 6.083 ; 6.061 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 4.851 ; 4.649 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 4.650 ; 4.528 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 5.302 ; 5.165 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.603 ; 4.480 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.899 ; 4.741 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 5.116 ; 4.978 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 4.920 ; 4.763 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.711 ; 4.600 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.755 ; 4.643 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.684 ; 4.574 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n     ; clk        ; 4.717 ; 4.906 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n      ; clk        ; 4.333 ; 4.491 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ; 0.725 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_clk       ; clk        ;       ; 0.620 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 4.396 ; 4.319 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 5.449 ; 5.335 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 5.674 ; 5.576 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 5.341 ; 5.243 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 5.323 ; 5.225 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 4.753 ; 4.655 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 6.161 ; 6.163 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 5.449 ; 5.335 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 5.323 ; 5.225 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 5.199 ; 5.122 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.739 ; 4.641 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.828 ; 4.751 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 4.396 ; 4.319 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 4.828 ; 4.751 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.828 ; 4.751 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.842 ; 4.765 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.842 ; 4.765 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 3.855 ; 3.778 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.826 ; 4.712 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 5.078 ; 4.980 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 4.758 ; 4.660 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 4.740 ; 4.642 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 4.194 ; 4.096 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 5.604 ; 5.606 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 4.826 ; 4.712 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 4.740 ; 4.642 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 4.625 ; 4.548 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.181 ; 4.083 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.270 ; 4.193 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 3.855 ; 3.778 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 4.270 ; 4.193 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.270 ; 4.193 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.283 ; 4.206 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.283 ; 4.206 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 4.331     ; 4.408     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 5.247     ; 5.361     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 5.432     ; 5.530     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 5.152     ; 5.250     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 5.145     ; 5.243     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 4.644     ; 4.742     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 6.156     ; 6.154     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 5.247     ; 5.361     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 5.145     ; 5.243     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 5.065     ; 5.142     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.628     ; 4.726     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.738     ; 4.815     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 4.331     ; 4.408     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 4.738     ; 4.815     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.738     ; 4.815     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.754     ; 4.831     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.754     ; 4.831     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 3.789     ; 3.866     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.628     ; 4.742     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 4.842     ; 4.940     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 4.573     ; 4.671     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 4.565     ; 4.663     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 4.085     ; 4.183     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 5.598     ; 5.596     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 4.628     ; 4.742     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 4.565     ; 4.663     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 4.493     ; 4.570     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.070     ; 4.168     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.180     ; 4.257     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 3.789     ; 3.866     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 4.180     ; 4.257     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.180     ; 4.257     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.195     ; 4.272     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.195     ; 4.272     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 128.47 MHz ; 128.47 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 147.34 MHz ; 147.34 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 159.39 MHz ; 159.39 MHz      ; eth_rx_clk                                            ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; eth_rx_clk                                            ; -5.274 ; -740.968      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; -4.453 ; -8.821        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 6.446  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; eth_rx_clk                                            ; -0.749 ; -1.297        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.391  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.402  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5.945 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2.451 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; eth_rx_clk                                            ; -3.201 ; -376.372      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 4.717  ; 0.000         ;
; clk                                                   ; 9.943  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 19.719 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'eth_rx_clk'                                                                                                                                           ;
+--------+----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.274 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.229      ; 6.525      ;
; -5.181 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.589      ; 6.792      ;
; -5.080 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.529      ; 6.631      ;
; -5.028 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.333      ;
; -5.023 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.248      ;
; -5.020 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.245      ;
; -5.018 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.243      ;
; -5.018 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.243      ;
; -5.009 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.234      ;
; -5.006 ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.143      ; 6.171      ;
; -4.996 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.301      ;
; -4.948 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.109     ; 5.861      ;
; -4.944 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.529      ; 6.495      ;
; -4.942 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.109     ; 5.855      ;
; -4.939 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.529      ; 6.490      ;
; -4.938 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.243      ;
; -4.936 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.241      ;
; -4.929 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.154      ;
; -4.923 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.529      ; 6.474      ;
; -4.917 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.529      ; 6.468      ;
; -4.916 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.221      ;
; -4.913 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.218      ;
; -4.913 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.218      ;
; -4.909 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.134      ;
; -4.908 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.133      ;
; -4.908 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.213      ;
; -4.887 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.143      ; 6.052      ;
; -4.838 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.529      ; 6.389      ;
; -4.830 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.529      ; 6.381      ;
; -4.823 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.109     ; 5.736      ;
; -4.818 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.109     ; 5.731      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.796 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.745      ;
; -4.791 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[16]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.016      ;
; -4.790 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.015      ;
; -4.785 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.589      ; 6.396      ;
; -4.779 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 6.004      ;
; -4.773 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.529      ; 6.324      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.749 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.698      ;
; -4.741 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 5.966      ;
; -4.737 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.042      ;
; -4.728 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.033      ;
; -4.715 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.020      ;
; -4.707 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.268      ; 5.997      ;
; -4.705 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.010      ;
; -4.700 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.256      ; 5.978      ;
; -4.695 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.203      ; 5.920      ;
; -4.695 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 6.000      ;
; -4.693 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.529      ; 6.244      ;
; -4.673 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22]      ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.283      ; 5.978      ;
; -4.672 ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]           ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.143      ; 5.837      ;
; -4.672 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]       ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.042     ; 5.652      ;
; -4.672 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]       ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.042     ; 5.652      ;
; -4.672 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]       ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.042     ; 5.652      ;
; -4.672 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]       ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.042     ; 5.652      ;
; -4.672 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]       ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]       ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.042     ; 5.652      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
; -4.671 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2] ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.073     ; 5.620      ;
+--------+----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.515     ; 2.880      ;
; -4.368 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.577     ; 2.733      ;
; -4.166 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.515     ; 2.593      ;
; -4.155 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.515     ; 2.582      ;
; -4.115 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.577     ; 2.480      ;
; -4.070 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.577     ; 2.435      ;
; -3.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.515     ; 2.317      ;
; -3.872 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.515     ; 2.299      ;
; -3.869 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.515     ; 2.296      ;
; -3.821 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.577     ; 2.186      ;
; -3.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.577     ; 2.062      ;
; 2.216  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 7.749      ;
; 2.237  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 7.726      ;
; 2.245  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 7.718      ;
; 2.262  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 7.701      ;
; 2.300  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 7.663      ;
; 2.356  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 7.607      ;
; 2.446  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 7.518      ;
; 2.457  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 7.508      ;
; 2.473  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 7.490      ;
; 2.511  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 7.452      ;
; 2.537  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 7.428      ;
; 2.688  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 7.275      ;
; 2.951  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 7.012      ;
; 3.047  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 6.918      ;
; 3.423  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 6.515      ;
; 3.423  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 6.515      ;
; 3.477  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 6.461      ;
; 3.508  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 6.449      ;
; 3.529  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 6.426      ;
; 3.537  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 6.418      ;
; 3.554  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 6.401      ;
; 3.592  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 6.363      ;
; 3.648  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 6.307      ;
; 3.651  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 6.285      ;
; 3.677  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 6.261      ;
; 3.677  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 6.261      ;
; 3.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 6.267      ;
; 3.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 6.267      ;
; 3.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 6.267      ;
; 3.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 6.267      ;
; 3.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 6.267      ;
; 3.713  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.227      ;
; 3.713  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.227      ;
; 3.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.244      ;
; 3.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.244      ;
; 3.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.244      ;
; 3.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.244      ;
; 3.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.244      ;
; 3.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.210      ;
; 3.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.210      ;
; 3.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.210      ;
; 3.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.210      ;
; 3.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.210      ;
; 3.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.210      ;
; 3.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.210      ;
; 3.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.210      ;
; 3.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.210      ;
; 3.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.210      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.236      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.236      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.236      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.236      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.236      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.213      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.213      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.203      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.203      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.203      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.203      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.203      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.203      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.203      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.203      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.203      ;
; 3.727  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.203      ;
; 3.731  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 6.207      ;
; 3.732  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.208      ;
; 3.732  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.208      ;
; 3.738  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 6.218      ;
; 3.740  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 6.225      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.186      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.186      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.186      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.186      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.186      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.186      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.186      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.186      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.186      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 6.186      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.219      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.219      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.219      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.219      ;
; 3.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.219      ;
; 3.749  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 6.208      ;
; 3.761  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 6.202      ;
; 3.765  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 6.190      ;
; 3.767  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 6.173      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 6.446  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 3.394      ;
; 6.810  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.162     ; 3.030      ;
; 6.896  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.945      ;
; 6.908  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.933      ;
; 7.108  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.733      ;
; 7.192  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.649      ;
; 7.242  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.599      ;
; 7.268  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.573      ;
; 7.380  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.461      ;
; 7.469  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 2.372      ;
; 8.158  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 1.683      ;
; 33.213 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.723      ;
; 33.214 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.722      ;
; 33.324 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.612      ;
; 33.325 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.611      ;
; 33.399 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.537      ;
; 33.441 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.495      ;
; 33.510 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.426      ;
; 33.552 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.384      ;
; 33.677 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.259      ;
; 33.678 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.258      ;
; 33.735 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.201      ;
; 33.846 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.090      ;
; 33.848 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.088      ;
; 33.863 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.073      ;
; 33.891 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.045      ;
; 33.892 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.044      ;
; 33.905 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.031      ;
; 33.923 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 6.013      ;
; 33.959 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.977      ;
; 33.995 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.941      ;
; 33.996 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.940      ;
; 34.012 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.924      ;
; 34.013 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.923      ;
; 34.034 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.902      ;
; 34.043 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.893      ;
; 34.044 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.892      ;
; 34.067 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.870      ;
; 34.068 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.869      ;
; 34.077 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.859      ;
; 34.108 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.829      ;
; 34.109 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.827      ;
; 34.109 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.828      ;
; 34.116 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.821      ;
; 34.117 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.820      ;
; 34.119 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.817      ;
; 34.120 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.817      ;
; 34.121 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.816      ;
; 34.181 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.755      ;
; 34.198 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.738      ;
; 34.199 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.737      ;
; 34.216 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.721      ;
; 34.217 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.720      ;
; 34.220 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.716      ;
; 34.223 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.713      ;
; 34.229 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.707      ;
; 34.240 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.696      ;
; 34.251 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.686      ;
; 34.252 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.685      ;
; 34.253 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.684      ;
; 34.271 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.665      ;
; 34.294 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.643      ;
; 34.295 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.642      ;
; 34.295 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.642      ;
; 34.296 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.641      ;
; 34.302 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.635      ;
; 34.306 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.631      ;
; 34.312 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.624      ;
; 34.322 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.614      ;
; 34.323 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.613      ;
; 34.336 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.601      ;
; 34.344 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.593      ;
; 34.348 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.589      ;
; 34.348 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.589      ;
; 34.349 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.588      ;
; 34.387 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.549      ;
; 34.387 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.550      ;
; 34.388 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.549      ;
; 34.402 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.535      ;
; 34.404 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 5.531      ;
; 34.404 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 5.531      ;
; 34.404 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 5.531      ;
; 34.404 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 5.531      ;
; 34.413 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.523      ;
; 34.434 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.503      ;
; 34.435 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.502      ;
; 34.437 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.500      ;
; 34.444 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.493      ;
; 34.479 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.458      ;
; 34.481 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.456      ;
; 34.508 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.428      ;
; 34.515 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 5.420      ;
; 34.515 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 5.420      ;
; 34.515 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 5.420      ;
; 34.515 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 5.420      ;
; 34.517 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.419      ;
; 34.523 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.414      ;
; 34.526 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.410      ;
; 34.534 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 5.402      ;
; 34.534 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 5.403      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.576      ; 2.102      ;
; -0.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.576      ; 2.268      ;
; -0.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.515      ; 2.242      ;
; -0.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.515      ; 2.280      ;
; -0.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.515      ; 2.311      ;
; -0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.515      ; 2.331      ;
; -0.445 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.576      ; 2.406      ;
; -0.422 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.515      ; 2.368      ;
; -0.413 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.576      ; 2.438      ;
; -0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.515      ; 2.460      ;
; -0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 2.576      ; 2.600      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.456  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.125      ; 0.776      ;
; 0.465  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.125      ; 0.785      ;
; 0.494  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.738      ;
; 0.499  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.745      ;
; 0.500  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.746      ;
; 0.501  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.745      ;
; 0.502  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.503  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.746      ;
; 0.503  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.746      ;
; 0.506  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.753      ;
; 0.507  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.754      ;
; 0.509  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.756      ;
; 0.517  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.760      ;
; 0.517  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.760      ;
; 0.519  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.050      ; 0.764      ;
; 0.537  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.578      ; 1.345      ;
; 0.553  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.578      ; 1.361      ;
; 0.564  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.253      ; 1.047      ;
; 0.567  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.253      ; 1.050      ;
; 0.576  ; udp_32_to_16bit:comb_5|udp_rec_data_16[6]                                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.305      ; 1.111      ;
; 0.576  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.253      ; 1.059      ;
; 0.579  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.125      ; 0.899      ;
; 0.581  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.578      ; 1.389      ;
; 0.595  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.253      ; 1.078      ;
; 0.600  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.846      ;
; 0.604  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.531      ; 1.365      ;
; 0.613  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.206      ; 1.049      ;
; 0.626  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]                                                                                                                          ; udp_32_to_16bit:comb_5|udp_rec_data_16[8]                                                                                                                                           ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.046      ; 0.867      ;
; 0.628  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.875      ;
; 0.632  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[12]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.046      ; 0.873      ;
; 0.632  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[15]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.046      ; 0.873      ;
; 0.635  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[11]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.046      ; 0.876      ;
; 0.636  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.882      ;
; 0.641  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.885      ;
; 0.647  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.125      ; 0.967      ;
; 0.649  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.892      ;
; 0.661  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.125      ; 0.981      ;
; 0.661  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                             ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.904      ;
; 0.667  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.914      ;
; 0.668  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.912      ;
; 0.670  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.913      ;
; 0.673  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[9]                                                                                                                                           ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.004      ; 0.872      ;
; 0.673  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.916      ;
; 0.674  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.921      ;
; 0.674  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.920      ;
; 0.676  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.051      ; 0.922      ;
; 0.677  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.920      ;
; 0.678  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.921      ;
; 0.678  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.921      ;
; 0.678  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.049      ; 0.922      ;
; 0.681  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.928      ;
; 0.681  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.924      ;
; 0.683  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.052      ; 0.930      ;
; 0.687  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.125      ; 1.007      ;
; 0.688  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.135     ; 0.748      ;
; 0.688  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.030      ; 0.913      ;
; 0.691  ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.017      ; 0.903      ;
; 0.694  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[14]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.004      ; 0.893      ;
; 0.700  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[13]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.004      ; 0.899      ;
; 0.700  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.048      ; 0.943      ;
; 0.704  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.135     ; 0.764      ;
; 0.705  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.125      ; 1.025      ;
; 0.705  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.014      ; 0.914      ;
; 0.707  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.135     ; 0.767      ;
; 0.725  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.135     ; 0.785      ;
; 0.729  ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.017      ; 0.941      ;
; 0.732  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.135     ; 0.792      ;
; 0.734  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.973      ;
; 0.734  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.973      ;
; 0.734  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.973      ;
; 0.735  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.974      ;
; 0.735  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.974      ;
; 0.736  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.975      ;
; 0.736  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.975      ;
; 0.737  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.976      ;
; 0.737  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.976      ;
; 0.739  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.044      ; 0.978      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.391 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.429      ; 1.050      ;
; 0.395 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.049      ;
; 0.396 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.054      ;
; 0.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.053      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.055      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.063      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.074      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.070      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.071      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.089      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.094      ;
; 0.441 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.417      ; 1.088      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.098      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.721      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.724      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.724      ;
; 0.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.731      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.119      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.752      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.751      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.753      ;
; 0.490 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.067      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.557 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.824      ;
; 0.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.846      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.847      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.848      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.861      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.861      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.863      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.599 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.252      ;
; 0.606 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.259      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.614 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.883      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.274      ;
; 0.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.895      ;
; 0.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.898      ;
; 0.640 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.423      ; 1.293      ;
; 0.643 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.297      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.292      ;
; 0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.914      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.922      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.925      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.933      ;
; 0.667 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.935      ;
; 0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.942      ;
; 0.674 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.941      ;
; 0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.944      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.954      ;
; 0.690 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.970      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.970      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.058      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.084      ;
; 0.512 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.088      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.094      ;
; 0.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.098      ;
; 0.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.845      ;
; 0.619 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.886      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.231      ;
; 0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.932      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.245      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.938      ;
; 0.673 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.940      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.692 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.697 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.708 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.712 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.292      ;
; 0.718 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.720 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.722 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.724 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.726 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.727 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.999      ;
; 0.736 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.003      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.777 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.353      ;
; 0.789 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.365      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.382      ;
; 0.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.383      ;
; 0.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.440      ;
; 0.872 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.886 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.462      ;
; 0.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.171      ;
; 0.904 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.171      ;
; 0.912 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.179      ;
; 0.917 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.184      ;
; 0.924 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.191      ;
; 0.940 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.207      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.540      ;
; 0.998 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.265      ;
; 1.007 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.015 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.016 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.020 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.030 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.032 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.037 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.042 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.045 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.045 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.048 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.321      ;
; 1.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.055 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.060 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.327      ;
; 1.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.432      ;
; 1.061 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.328      ;
; 1.064 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.436      ;
; 1.070 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.337      ;
; 1.071 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.338      ;
; 1.074 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.340      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 5.945 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.896      ;
; 5.945 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.896      ;
; 5.945 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.896      ;
; 5.945 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.896      ;
; 5.945 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.896      ;
; 5.945 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.896      ;
; 5.945 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.896      ;
; 5.945 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.896      ;
; 5.945 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.896      ;
; 5.945 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.161     ; 3.896      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.876      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.876      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.876      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.876      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.876      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.876      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.876      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.876      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.876      ;
; 5.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 3.876      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.339      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.339      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.339      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.339      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.339      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.339      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.339      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.339      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.339      ;
; 6.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.339      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.319      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.319      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.319      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.319      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.319      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.319      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.319      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.319      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.319      ;
; 6.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.319      ;
; 6.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.215      ;
; 6.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.215      ;
; 6.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.215      ;
; 6.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.215      ;
; 6.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.215      ;
; 6.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.215      ;
; 6.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.215      ;
; 6.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.215      ;
; 6.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.215      ;
; 6.631 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.156     ; 3.215      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.195      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.195      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.195      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.195      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.195      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.195      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.195      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.195      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.195      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.155     ; 3.195      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 2.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.829      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.829      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.829      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.829      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.829      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.829      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.829      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.829      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.829      ;
; 2.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.829      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.844      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.844      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.844      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.844      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.844      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.844      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.844      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.844      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.844      ;
; 2.467 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.844      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.913      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.913      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.913      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.913      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.913      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.913      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.913      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.913      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.913      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.163      ; 2.913      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.928      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.928      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.928      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.928      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.928      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.928      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.928      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.928      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.928      ;
; 2.551 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.162      ; 2.928      ;
; 2.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.220      ;
; 2.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.220      ;
; 2.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.220      ;
; 2.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.220      ;
; 2.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.220      ;
; 2.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.220      ;
; 2.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.220      ;
; 2.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.220      ;
; 2.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.220      ;
; 2.847 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 3.220      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.235      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.235      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.235      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.235      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.235      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.235      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.235      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.235      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.235      ;
; 2.863 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 3.235      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; eth_rx_clk ; Rise       ; eth_rx_clk                                                                                                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]                                                                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[10]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[13]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[14]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[15]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[8]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[9]                                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]                                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]                                                                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                                        ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[4]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                     ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                     ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 19.795 ; 20.025       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.796 ; 20.026       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ;
; 19.876 ; 20.060       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; eth_rx_data[*]  ; eth_rx_clk ; 2.800 ; 2.902 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[0] ; eth_rx_clk ; 2.522 ; 2.503 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[1] ; eth_rx_clk ; 2.363 ; 2.461 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[2] ; eth_rx_clk ; 2.800 ; 2.902 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[3] ; eth_rx_clk ; 2.192 ; 2.296 ; Rise       ; eth_rx_clk                                            ;
; eth_rxdv        ; eth_rx_clk ; 4.403 ; 4.238 ; Rise       ; eth_rx_clk                                            ;
; rst_n           ; clk        ; 3.452 ; 3.528 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 4.734 ; 4.781 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.235 ; 4.362 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 4.553 ; 4.564 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 4.718 ; 4.750 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 4.734 ; 4.767 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 3.828 ; 3.917 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 4.647 ; 4.631 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 4.709 ; 4.781 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 4.698 ; 4.728 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 4.686 ; 4.741 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.152 ; 4.200 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.259 ; 4.327 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 4.059 ; 4.074 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 3.716 ; 3.790 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 3.476 ; 3.613 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.310 ; 4.389 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.314 ; 4.406 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; eth_rx_data[*]  ; eth_rx_clk ; -1.673 ; -1.699 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[0] ; eth_rx_clk ; -1.673 ; -1.699 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[1] ; eth_rx_clk ; -1.856 ; -1.957 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[2] ; eth_rx_clk ; -1.882 ; -2.037 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[3] ; eth_rx_clk ; -1.730 ; -1.840 ; Rise       ; eth_rx_clk                                            ;
; eth_rxdv        ; eth_rx_clk ; -2.493 ; -2.500 ; Rise       ; eth_rx_clk                                            ;
; rst_n           ; clk        ; -2.674 ; -2.792 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; -2.794 ; -2.913 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; -3.535 ; -3.658 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; -3.828 ; -3.827 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; -4.001 ; -4.029 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; -4.016 ; -4.045 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; -3.131 ; -3.205 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; -3.933 ; -3.914 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; -3.990 ; -4.059 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; -3.983 ; -4.010 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; -3.970 ; -4.020 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; -3.442 ; -3.477 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; -3.562 ; -3.625 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; -3.354 ; -3.356 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; -3.024 ; -3.084 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; -2.794 ; -2.913 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; -3.595 ; -3.658 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; -3.614 ; -3.700 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; vga_hs          ; clk        ; 6.662  ; 6.408  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]      ; clk        ; 10.944 ; 10.354 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]     ; clk        ; 10.379 ; 9.851  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]     ; clk        ; 10.575 ; 9.992  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]     ; clk        ; 9.897  ; 9.418  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]     ; clk        ; 10.297 ; 9.769  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]     ; clk        ; 10.827 ; 10.250 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]     ; clk        ; 10.278 ; 9.712  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]     ; clk        ; 10.398 ; 9.846  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]     ; clk        ; 10.637 ; 10.040 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]     ; clk        ; 10.670 ; 10.118 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]     ; clk        ; 10.944 ; 10.354 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10]    ; clk        ; 10.317 ; 9.787  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11]    ; clk        ; 9.645  ; 9.205  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12]    ; clk        ; 10.283 ; 9.725  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13]    ; clk        ; 10.017 ; 9.515  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14]    ; clk        ; 9.994  ; 9.479  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15]    ; clk        ; 10.207 ; 9.667  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs          ; clk        ; 6.905  ; 6.729  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 6.619  ; 6.880  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]  ; clk        ; 4.527  ; 4.680  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]  ; clk        ; 5.145  ; 5.419  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]  ; clk        ; 5.373  ; 5.712  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]  ; clk        ; 4.793  ; 4.986  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]  ; clk        ; 5.063  ; 5.315  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]  ; clk        ; 4.591  ; 4.727  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]  ; clk        ; 4.975  ; 5.216  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]  ; clk        ; 5.008  ; 5.272  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]  ; clk        ; 5.409  ; 5.738  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]  ; clk        ; 5.359  ; 5.678  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10] ; clk        ; 6.619  ; 6.880  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11] ; clk        ; 5.366  ; 5.694  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[12] ; clk        ; 5.018  ; 5.277  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]     ; clk        ; 5.272  ; 5.571  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]    ; clk        ; 5.272  ; 5.571  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]    ; clk        ; 5.001  ; 5.236  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n     ; clk        ; 4.884  ; 5.182  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cke       ; clk        ; 5.036  ; 4.779  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n      ; clk        ; 4.022  ; 4.156  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 6.157  ; 5.994  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.870  ; 4.654  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 4.906  ; 4.684  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 4.874  ; 4.647  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 5.075  ; 4.802  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 5.072  ; 4.799  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 6.157  ; 5.994  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 5.105  ; 4.796  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 4.901  ; 4.682  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 5.586  ; 5.262  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.849  ; 4.640  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 5.159  ; 4.878  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 5.381  ; 5.087  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 5.180  ; 4.899  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.972  ; 4.747  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 5.021  ; 4.785  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.955  ; 4.716  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n     ; clk        ; 4.864  ; 5.162  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n      ; clk        ; 4.507  ; 4.742  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ; 0.997  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_clk       ; clk        ;        ; 0.868  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; vga_hs          ; clk        ; 5.286 ; 5.066 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]      ; clk        ; 5.820 ; 5.460 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]     ; clk        ; 6.748 ; 6.223 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]     ; clk        ; 6.974 ; 6.384 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]     ; clk        ; 5.820 ; 5.460 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]     ; clk        ; 6.713 ; 6.171 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]     ; clk        ; 7.216 ; 6.633 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]     ; clk        ; 6.683 ; 6.107 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]     ; clk        ; 6.823 ; 6.287 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]     ; clk        ; 7.239 ; 6.579 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]     ; clk        ; 6.959 ; 6.385 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]     ; clk        ; 7.348 ; 6.779 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10]    ; clk        ; 7.001 ; 6.382 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11]    ; clk        ; 6.433 ; 5.888 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12]    ; clk        ; 6.935 ; 6.298 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13]    ; clk        ; 6.477 ; 5.953 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14]    ; clk        ; 6.696 ; 6.095 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15]    ; clk        ; 6.910 ; 6.289 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs          ; clk        ; 5.528 ; 5.184 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 3.997 ; 4.145 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]  ; clk        ; 3.997 ; 4.145 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]  ; clk        ; 4.589 ; 4.853 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]  ; clk        ; 4.808 ; 5.134 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]  ; clk        ; 4.251 ; 4.438 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]  ; clk        ; 4.511 ; 4.754 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]  ; clk        ; 4.059 ; 4.191 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]  ; clk        ; 4.424 ; 4.657 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]  ; clk        ; 4.458 ; 4.713 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]  ; clk        ; 4.844 ; 5.161 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]  ; clk        ; 4.795 ; 5.103 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10] ; clk        ; 6.053 ; 6.302 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11] ; clk        ; 4.802 ; 5.119 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[12] ; clk        ; 4.468 ; 4.718 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]     ; clk        ; 4.448 ; 4.675 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]    ; clk        ; 4.708 ; 4.996 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]    ; clk        ; 4.448 ; 4.675 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n     ; clk        ; 4.339 ; 4.626 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cke       ; clk        ; 4.486 ; 4.239 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n      ; clk        ; 3.511 ; 3.641 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 4.303 ; 4.102 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.327 ; 4.118 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 4.358 ; 4.144 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 4.327 ; 4.108 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 4.520 ; 4.256 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 4.517 ; 4.254 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 5.609 ; 5.454 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 4.552 ; 4.254 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 4.353 ; 4.142 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 5.015 ; 4.703 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.303 ; 4.102 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.605 ; 4.333 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 4.818 ; 4.534 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 4.625 ; 4.353 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.425 ; 4.207 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.473 ; 4.244 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.409 ; 4.178 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n     ; clk        ; 4.316 ; 4.603 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n      ; clk        ; 3.973 ; 4.200 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ; 0.536 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_clk       ; clk        ;       ; 0.412 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 4.055 ; 3.956 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 5.070 ; 4.977 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 5.291 ; 5.216 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 4.968 ; 4.893 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 4.946 ; 4.871 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 4.383 ; 4.308 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 5.611 ; 5.584 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 5.070 ; 4.977 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 4.946 ; 4.871 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 4.830 ; 4.731 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.369 ; 4.294 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.470 ; 4.371 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 4.055 ; 3.956 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 4.470 ; 4.371 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.470 ; 4.371 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.484 ; 4.385 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.484 ; 4.385 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 3.575 ; 3.476 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.503 ; 4.410 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 4.758 ; 4.683 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 4.447 ; 4.372 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 4.426 ; 4.351 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 3.886 ; 3.811 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 5.115 ; 5.088 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 4.503 ; 4.410 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 4.426 ; 4.351 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 4.319 ; 4.220 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 3.872 ; 3.797 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 3.973 ; 3.874 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 3.575 ; 3.476 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 3.973 ; 3.874 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 3.973 ; 3.874 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 3.987 ; 3.888 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 3.987 ; 3.888 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 3.942     ; 4.041     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.796     ; 4.889     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 4.951     ; 5.026     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 4.701     ; 4.776     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 4.695     ; 4.770     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 4.244     ; 4.319     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 5.526     ; 5.553     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 4.796     ; 4.889     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 4.695     ; 4.770     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 4.602     ; 4.701     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.228     ; 4.303     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.305     ; 4.404     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 3.942     ; 4.041     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 4.305     ; 4.404     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.305     ; 4.404     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.321     ; 4.420     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.321     ; 4.420     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 3.462     ; 3.561     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.236     ; 4.329     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 4.428     ; 4.503     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 4.188     ; 4.263     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 4.182     ; 4.257     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 3.749     ; 3.824     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 5.033     ; 5.060     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 4.236     ; 4.329     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 4.182     ; 4.257     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 4.095     ; 4.194     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 3.734     ; 3.809     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 3.811     ; 3.910     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 3.462     ; 3.561     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 3.811     ; 3.910     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 3.811     ; 3.910     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 3.826     ; 3.925     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 3.826     ; 3.925     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; eth_rx_clk                                            ; -1.885 ; -216.353      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; -1.650 ; -3.288        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 8.340  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; eth_rx_clk                                            ; -0.507 ; -0.955        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.139  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.186  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 8.108 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                          ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.116 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; eth_rx_clk                                            ; -3.000 ; -278.601      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 4.734  ; 0.000         ;
; clk                                                   ; 9.594  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 19.736 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'eth_rx_clk'                                                                                                                                            ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.885 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.952      ;
; -1.884 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.235      ; 3.126      ;
; -1.882 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.949      ;
; -1.879 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.095      ; 2.981      ;
; -1.877 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.944      ;
; -1.875 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.081     ; 2.801      ;
; -1.871 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.938      ;
; -1.858 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.081     ; 2.784      ;
; -1.849 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.212      ; 3.068      ;
; -1.819 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.886      ;
; -1.813 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.880      ;
; -1.812 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.879      ;
; -1.807 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.081     ; 2.733      ;
; -1.807 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.874      ;
; -1.791 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.081     ; 2.717      ;
; -1.771 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.212      ; 2.990      ;
; -1.769 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.212      ; 2.988      ;
; -1.766 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.212      ; 2.985      ;
; -1.761 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.212      ; 2.980      ;
; -1.758 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.852      ;
; -1.756 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.850      ;
; -1.756 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.092      ; 2.855      ;
; -1.754 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.848      ;
; -1.754 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.848      ;
; -1.753 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.847      ;
; -1.751 ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]            ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.005      ; 2.763      ;
; -1.750 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.844      ;
; -1.750 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.844      ;
; -1.746 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.813      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.744 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.675      ;
; -1.740 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[16]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.807      ;
; -1.730 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[0]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.103      ; 2.840      ;
; -1.712 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.779      ;
; -1.711 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.104      ; 2.822      ;
; -1.705 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.212      ; 2.924      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.632      ;
; -1.701 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.795      ;
; -1.698 ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]            ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.005      ; 2.710      ;
; -1.694 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[47]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.212      ; 2.913      ;
; -1.691 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.212      ; 2.910      ;
; -1.686 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[10] ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.067      ; 2.760      ;
; -1.684 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.751      ;
; -1.682 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.235      ; 2.924      ;
; -1.680 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.747      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14] ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]  ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.076     ; 2.607      ;
; -1.676 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.770      ;
; -1.671 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.765      ;
; -1.666 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.067      ; 2.740      ;
; -1.656 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.750      ;
; -1.651 ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.104      ; 2.762      ;
; -1.647 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.060      ; 2.714      ;
; -1.642 ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]  ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.067      ; 2.716      ;
; -1.641 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[3]        ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.087      ; 2.735      ;
; -1.637 ; udp:u_udp|ip_receive:u_ip_receive|des_mac[44]       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; 0.212      ; 2.856      ;
; -1.635 ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val       ; udp:u_udp|ip_receive:u_ip_receive|skip_en      ; eth_rx_clk   ; eth_rx_clk  ; 1.000        ; -0.022     ; 2.620      ;
+--------+-----------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                                ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.309     ; 1.268      ;
; -1.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.287     ; 1.278      ;
; -1.567 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.287     ; 1.207      ;
; -1.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.287     ; 1.198      ;
; -1.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.309     ; 1.100      ;
; -1.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.309     ; 1.097      ;
; -1.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.287     ; 1.041      ;
; -1.398 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.287     ; 1.038      ;
; -1.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.287     ; 1.020      ;
; -1.344 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.309     ; 0.962      ;
; -1.311 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                       ; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.309     ; 0.929      ;
; 6.312  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.013     ; 3.662      ;
; 6.369  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.602      ;
; 6.390  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.581      ;
; 6.391  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.580      ;
; 6.405  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.566      ;
; 6.422  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.013     ; 3.552      ;
; 6.425  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.013     ; 3.549      ;
; 6.436  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.535      ;
; 6.443  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 3.530      ;
; 6.468  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.503      ;
; 6.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.483      ;
; 6.580  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.391      ;
; 6.685  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.286      ;
; 6.737  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.013     ; 3.237      ;
; 6.940  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 3.031      ;
; 6.975  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.983      ;
; 6.975  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.983      ;
; 6.997  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 2.971      ;
; 7.000  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.958      ;
; 7.018  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 2.950      ;
; 7.019  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 2.949      ;
; 7.022  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.013     ; 2.952      ;
; 7.033  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 2.935      ;
; 7.042  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 2.919      ;
; 7.042  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 2.919      ;
; 7.050  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 2.921      ;
; 7.053  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 2.918      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 2.904      ;
; 7.067  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 2.894      ;
; 7.068  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.905      ;
; 7.068  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.905      ;
; 7.068  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.905      ;
; 7.068  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.905      ;
; 7.068  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.905      ;
; 7.071  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.899      ;
; 7.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 2.892      ;
; 7.089  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 2.872      ;
; 7.089  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 2.872      ;
; 7.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 2.872      ;
; 7.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 2.871      ;
; 7.101  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.856      ;
; 7.101  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 2.870      ;
; 7.106  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 2.855      ;
; 7.106  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 2.855      ;
; 7.110  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 2.861      ;
; 7.114  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.844      ;
; 7.114  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.844      ;
; 7.114  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 2.847      ;
; 7.115  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 2.856      ;
; 7.116  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 2.852      ;
; 7.119  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 2.852      ;
; 7.125  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.845      ;
; 7.125  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.845      ;
; 7.125  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.845      ;
; 7.125  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.845      ;
; 7.125  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.845      ;
; 7.131  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.026     ; 2.830      ;
; 7.132  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.013     ; 2.842      ;
; 7.135  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.013     ; 2.839      ;
; 7.139  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.819      ;
; 7.146  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.824      ;
; 7.146  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.824      ;
; 7.146  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.824      ;
; 7.146  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.824      ;
; 7.146  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.824      ;
; 7.146  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.016     ; 2.825      ;
; 7.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.823      ;
; 7.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.823      ;
; 7.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.823      ;
; 7.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.823      ;
; 7.147  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.823      ;
; 7.153  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.820      ;
; 7.161  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.809      ;
; 7.161  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.809      ;
; 7.161  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.809      ;
; 7.161  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.809      ;
; 7.161  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.017     ; 2.809      ;
; 7.167  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 2.801      ;
; 7.168  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.027     ; 2.792      ;
; 7.170  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.788      ;
; 7.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.782      ;
; 7.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.782      ;
; 7.176  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.019     ; 2.792      ;
; 7.178  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.772      ;
; 7.178  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.795      ;
; 7.178  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.795      ;
; 7.178  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.795      ;
; 7.178  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.795      ;
; 7.178  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.014     ; 2.795      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.340  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.559      ;
; 8.516  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 1.383      ;
; 8.557  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.343      ;
; 8.587  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.313      ;
; 8.629  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.271      ;
; 8.689  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.211      ;
; 8.693  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.207      ;
; 8.707  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.193      ;
; 8.786  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.114      ;
; 8.786  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.114      ;
; 9.125  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 0.775      ;
; 36.994 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.961      ;
; 36.995 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.960      ;
; 37.016 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.938      ;
; 37.048 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.907      ;
; 37.049 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.906      ;
; 37.070 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.884      ;
; 37.098 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.856      ;
; 37.152 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.802      ;
; 37.194 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.760      ;
; 37.198 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.757      ;
; 37.199 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.756      ;
; 37.220 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.734      ;
; 37.248 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.706      ;
; 37.268 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.686      ;
; 37.273 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.684      ;
; 37.274 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.683      ;
; 37.278 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.679      ;
; 37.279 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.678      ;
; 37.280 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.677      ;
; 37.281 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.676      ;
; 37.292 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.663      ;
; 37.293 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.662      ;
; 37.295 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.661      ;
; 37.300 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.656      ;
; 37.302 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.652      ;
; 37.302 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.654      ;
; 37.309 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.646      ;
; 37.310 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.645      ;
; 37.314 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.640      ;
; 37.322 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.632      ;
; 37.329 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.626      ;
; 37.330 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.625      ;
; 37.331 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.623      ;
; 37.331 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.624      ;
; 37.335 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.622      ;
; 37.336 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.621      ;
; 37.343 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.614      ;
; 37.344 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.613      ;
; 37.352 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.602      ;
; 37.357 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.599      ;
; 37.365 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.591      ;
; 37.366 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.589      ;
; 37.367 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.588      ;
; 37.372 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.583      ;
; 37.377 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.579      ;
; 37.382 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.574      ;
; 37.383 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.572      ;
; 37.384 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.572      ;
; 37.388 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.566      ;
; 37.388 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.569      ;
; 37.389 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.568      ;
; 37.396 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.558      ;
; 37.398 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.556      ;
; 37.400 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.557      ;
; 37.401 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.556      ;
; 37.410 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.546      ;
; 37.413 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.541      ;
; 37.415 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.542      ;
; 37.416 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.541      ;
; 37.422 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.534      ;
; 37.426 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.529      ;
; 37.434 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.520      ;
; 37.437 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.519      ;
; 37.439 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.517      ;
; 37.447 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.509      ;
; 37.451 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.506      ;
; 37.452 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.505      ;
; 37.464 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.491      ;
; 37.465 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.490      ;
; 37.470 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.484      ;
; 37.472 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.482      ;
; 37.473 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.483      ;
; 37.473 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.483      ;
; 37.478 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.478      ;
; 37.480 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.476      ;
; 37.486 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.468      ;
; 37.492 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.462      ;
; 37.492 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.464      ;
; 37.504 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.452      ;
; 37.506 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.448      ;
; 37.506 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.448      ;
; 37.506 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.448      ;
; 37.506 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.448      ;
; 37.509 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.033     ; 2.445      ;
; 37.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.438      ;
; 37.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.437      ;
; 37.519 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 2.437      ;
; 37.521 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.436      ;
; 37.522 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 2.435      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'eth_rx_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.309      ; 0.966      ;
; -0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.288      ; 1.004      ;
; -0.444 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.288      ; 1.008      ;
; -0.418 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.309      ; 1.055      ;
; -0.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.288      ; 1.035      ;
; -0.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.287      ; 1.034      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.288      ; 1.063      ;
; -0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.287      ; 1.067      ;
; -0.365 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.309      ; 1.108      ;
; -0.340 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.309      ; 1.133      ;
; -0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk  ; 0.000        ; 1.309      ; 1.176      ;
; 0.197  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.335      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.202  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.162      ; 0.468      ;
; 0.203  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.341      ;
; 0.204  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.162      ; 0.470      ;
; 0.208  ; udp_32_to_16bit:comb_5|udp_rec_data_16[6]                                                                                                                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.181      ; 0.493      ;
; 0.208  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.314      ;
; 0.210  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.318      ;
; 0.211  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.319      ;
; 0.211  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.317      ;
; 0.212  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.162      ; 0.478      ;
; 0.213  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.319      ;
; 0.214  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.319      ;
; 0.215  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.151      ; 0.470      ;
; 0.215  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.320      ;
; 0.216  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.323      ;
; 0.217  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.324      ;
; 0.217  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.324      ;
; 0.220  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.327      ;
; 0.221  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.162      ; 0.487      ;
; 0.221  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.326      ;
; 0.223  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.285      ; 0.612      ;
; 0.231  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.340      ;
; 0.241  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.285      ; 0.630      ;
; 0.250  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.274      ; 0.628      ;
; 0.254  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.285      ; 0.643      ;
; 0.263  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.401      ;
; 0.264  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.373      ;
; 0.271  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[8]                                                                                                                          ; udp_32_to_16bit:comb_5|udp_rec_data_16[8]                                                                                                                                           ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.376      ;
; 0.273  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.382      ;
; 0.275  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[12]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[12]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.380      ;
; 0.275  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[15]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[15]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.380      ;
; 0.277  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.415      ;
; 0.277  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[11]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[11]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.382      ;
; 0.279  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.385      ;
; 0.280  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.388      ;
; 0.280  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.387      ;
; 0.281  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.387      ;
; 0.282  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.387      ;
; 0.284  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.392      ;
; 0.284  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.392      ;
; 0.285  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.392      ;
; 0.285  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.391      ;
; 0.285  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.390      ;
; 0.286  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.392      ;
; 0.286  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.391      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.425      ;
; 0.287  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.393      ;
; 0.288  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.397      ;
; 0.288  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.025      ; 0.397      ;
; 0.289  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[25]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[9]                                                                                                                                           ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.006      ; 0.379      ;
; 0.289  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                             ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.395      ;
; 0.289  ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                                                                                                            ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.021      ; 0.394      ;
; 0.290  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.397      ;
; 0.292  ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.398      ;
; 0.296  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.024      ; 0.404      ;
; 0.296  ; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9]                                                                                                                                        ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.023      ; 0.403      ;
; 0.297  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[30]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[14]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.006      ; 0.387      ;
; 0.298  ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.011      ; 0.393      ;
; 0.299  ; udp:u_udp|ip_receive:u_ip_receive|rec_data[29]                                                                                                                         ; udp_32_to_16bit:comb_5|udp_rec_data_16[13]                                                                                                                                          ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.006      ; 0.389      ;
; 0.302  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.055     ; 0.331      ;
; 0.303  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.055     ; 0.332      ;
; 0.305  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.443      ;
; 0.307  ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6]                                                                                                                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                                                                                                                         ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.011      ; 0.402      ;
; 0.310  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.055     ; 0.339      ;
; 0.312  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.055     ; 0.341      ;
; 0.316  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; -0.055     ; 0.345      ;
; 0.317  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.054      ; 0.455      ;
; 0.318  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; udp_32_to_16bit:comb_5|udp_rec_data_16[10]                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.058      ; 0.480      ;
; 0.319  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                         ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                                      ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.425      ;
; 0.320  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                          ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                                       ; eth_rx_clk                                            ; eth_rx_clk  ; 0.000        ; 0.022      ; 0.426      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.139 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.468      ;
; 0.139 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.464      ;
; 0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.466      ;
; 0.143 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.471      ;
; 0.145 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.470      ;
; 0.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.478      ;
; 0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.475      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.482      ;
; 0.161 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.484      ;
; 0.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.496      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.320      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.488      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.360      ;
; 0.244 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.568      ;
; 0.249 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.573      ;
; 0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.579      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.585      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.588      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.587      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.395      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.218      ; 0.615      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.470      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.487      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.490      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.490      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.501      ;
; 0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.371      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.555      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.408      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.569      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.307 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.590      ;
; 0.309 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.314 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.614      ;
; 0.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.617      ;
; 0.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.634      ;
; 0.353 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.635      ;
; 0.367 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.664      ;
; 0.388 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.670      ;
; 0.391 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.512      ;
; 0.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.396 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.517      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.522      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.524      ;
; 0.415 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.535      ;
; 0.425 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.545      ;
; 0.429 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.711      ;
; 0.440 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.560      ;
; 0.444 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.632      ;
; 0.446 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.450 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.656      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.474 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.477 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 8.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.792      ;
; 8.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.792      ;
; 8.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.792      ;
; 8.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.792      ;
; 8.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.792      ;
; 8.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.792      ;
; 8.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.792      ;
; 8.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.792      ;
; 8.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.792      ;
; 8.108 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 1.792      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.784      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.784      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.784      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.784      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.784      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.784      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.784      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.784      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.784      ;
; 8.118 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 1.784      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.602      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.602      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.602      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.602      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.602      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.602      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.602      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.602      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.602      ;
; 8.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.602      ;
; 8.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.594      ;
; 8.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.594      ;
; 8.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.594      ;
; 8.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.594      ;
; 8.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.594      ;
; 8.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.594      ;
; 8.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.594      ;
; 8.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.594      ;
; 8.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.594      ;
; 8.315 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.594      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.541      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.541      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.541      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.541      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.541      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.541      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.541      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.541      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.541      ;
; 8.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 1.541      ;
; 8.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.533      ;
; 8.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.533      ;
; 8.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.533      ;
; 8.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.533      ;
; 8.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.533      ;
; 8.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.533      ;
; 8.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.533      ;
; 8.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.533      ;
; 8.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.533      ;
; 8.376 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 1.533      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.312      ;
; 1.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.312      ;
; 1.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.312      ;
; 1.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.312      ;
; 1.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.312      ;
; 1.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.312      ;
; 1.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.312      ;
; 1.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.312      ;
; 1.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.312      ;
; 1.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.312      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.313      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.313      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.313      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.313      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.313      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.313      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.313      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.313      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.313      ;
; 1.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.313      ;
; 1.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.354      ;
; 1.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.354      ;
; 1.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.354      ;
; 1.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.354      ;
; 1.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.354      ;
; 1.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.354      ;
; 1.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.354      ;
; 1.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.354      ;
; 1.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.354      ;
; 1.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.354      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.355      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.355      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.355      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.355      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.355      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.355      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.355      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.355      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.355      ;
; 1.161 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.355      ;
; 1.350 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.539      ;
; 1.350 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.539      ;
; 1.350 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.539      ;
; 1.350 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.539      ;
; 1.350 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.539      ;
; 1.350 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.539      ;
; 1.350 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.539      ;
; 1.350 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.539      ;
; 1.350 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.539      ;
; 1.350 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_v[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.539      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.540      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[5] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.540      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[6] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.540      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.540      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.540      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[3] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.540      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[4] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.540      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[8] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.540      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[9] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.540      ;
; 1.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; vga_driver:u_vga_driver|cnt_h[7] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.540      ;
+-------+-------------------------------------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rx_clk'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; eth_rx_clk ; Rise       ; eth_rx_clk                                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[0]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[1]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[2]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[3]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cnt[4]                                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[10]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[11]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[12]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[13]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[14]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[15]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[5]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[6]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[7]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[8]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[9]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[10]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[11]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[12]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[13]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[14]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[15]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[1]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[2]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[3]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[4]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[5]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[6]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[7]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[8]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|data_cnt[9]                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10]                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12]                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13]                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14]                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15]                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]                                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; eth_rx_clk ; Rise       ; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                                                                                                                                        ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                              ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                               ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                   ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                     ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                     ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                     ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                              ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                    ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.799 ; 20.029       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                    ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                    ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                    ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                    ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                    ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                    ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                    ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                    ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                    ;
; 19.799 ; 20.015       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                    ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; eth_rx_data[*]  ; eth_rx_clk ; 1.606 ; 2.341 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[0] ; eth_rx_clk ; 1.395 ; 2.057 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[1] ; eth_rx_clk ; 1.353 ; 1.989 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[2] ; eth_rx_clk ; 1.606 ; 2.341 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[3] ; eth_rx_clk ; 1.262 ; 1.900 ; Rise       ; eth_rx_clk                                            ;
; eth_rxdv        ; eth_rx_clk ; 2.230 ; 2.956 ; Rise       ; eth_rx_clk                                            ;
; rst_n           ; clk        ; 1.832 ; 2.145 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 2.535 ; 3.165 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 2.328 ; 2.925 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 2.474 ; 3.087 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 2.532 ; 3.136 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 2.527 ; 3.140 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 2.126 ; 2.701 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 2.463 ; 3.055 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 2.524 ; 3.165 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 2.527 ; 3.125 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 2.535 ; 3.134 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 2.276 ; 2.866 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 2.318 ; 2.892 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 2.226 ; 2.800 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 2.076 ; 2.634 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 1.975 ; 2.527 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 2.357 ; 2.973 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 2.357 ; 2.934 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; eth_rx_data[*]  ; eth_rx_clk ; -1.002 ; -1.622 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[0] ; eth_rx_clk ; -1.002 ; -1.622 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[1] ; eth_rx_clk ; -1.110 ; -1.730 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[2] ; eth_rx_clk ; -1.145 ; -1.801 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[3] ; eth_rx_clk ; -1.022 ; -1.653 ; Rise       ; eth_rx_clk                                            ;
; eth_rxdv        ; eth_rx_clk ; -1.337 ; -2.005 ; Rise       ; eth_rx_clk                                            ;
; rst_n           ; clk        ; -1.437 ; -1.782 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; -1.621 ; -2.161 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; -1.966 ; -2.554 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; -2.100 ; -2.699 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; -2.160 ; -2.756 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; -2.155 ; -2.759 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; -1.766 ; -2.328 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; -2.093 ; -2.678 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; -2.153 ; -2.784 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; -2.156 ; -2.747 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; -2.163 ; -2.755 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; -1.910 ; -2.487 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; -1.955 ; -2.523 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; -1.862 ; -2.423 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; -1.718 ; -2.264 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; -1.621 ; -2.161 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; -1.988 ; -2.589 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; -1.993 ; -2.564 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; vga_hs          ; clk        ; 3.152  ; 3.251  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]      ; clk        ; 4.986  ; 5.190  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]     ; clk        ; 4.740  ; 4.909  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]     ; clk        ; 4.811  ; 4.993  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]     ; clk        ; 4.510  ; 4.649  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]     ; clk        ; 4.704  ; 4.868  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]     ; clk        ; 4.969  ; 5.169  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]     ; clk        ; 4.658  ; 4.815  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]     ; clk        ; 4.723  ; 4.895  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]     ; clk        ; 4.846  ; 5.024  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]     ; clk        ; 4.879  ; 5.069  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]     ; clk        ; 4.986  ; 5.190  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10]    ; clk        ; 4.698  ; 4.878  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11]    ; clk        ; 4.430  ; 4.554  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12]    ; clk        ; 4.696  ; 4.853  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13]    ; clk        ; 4.565  ; 4.715  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14]    ; clk        ; 4.561  ; 4.706  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15]    ; clk        ; 4.666  ; 4.813  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs          ; clk        ; 3.273  ; 3.389  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 3.766  ; 3.567  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]  ; clk        ; 2.346  ; 2.261  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]  ; clk        ; 2.700  ; 2.571  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]  ; clk        ; 2.829  ; 2.685  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]  ; clk        ; 2.489  ; 2.392  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]  ; clk        ; 2.661  ; 2.549  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]  ; clk        ; 2.401  ; 2.308  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]  ; clk        ; 2.616  ; 2.507  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]  ; clk        ; 2.624  ; 2.492  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]  ; clk        ; 2.891  ; 2.733  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]  ; clk        ; 2.853  ; 2.702  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10] ; clk        ; 3.766  ; 3.567  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11] ; clk        ; 2.860  ; 2.705  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[12] ; clk        ; 2.652  ; 2.524  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]     ; clk        ; 2.772  ; 2.647  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]    ; clk        ; 2.772  ; 2.647  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]    ; clk        ; 2.602  ; 2.485  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n     ; clk        ; 2.561  ; 2.447  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cke       ; clk        ; 2.400  ; 2.509  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n      ; clk        ; 2.047  ; 2.007  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 3.246  ; 3.393  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 2.326  ; 2.411  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 2.323  ; 2.415  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 2.310  ; 2.398  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 2.385  ; 2.482  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 2.391  ; 2.487  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 3.246  ; 3.393  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 2.401  ; 2.478  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 2.319  ; 2.411  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 2.627  ; 2.766  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 2.302  ; 2.387  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 2.451  ; 2.559  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 2.530  ; 2.667  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 2.459  ; 2.569  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 2.377  ; 2.484  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 2.399  ; 2.513  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 2.357  ; 2.468  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n     ; clk        ; 2.524  ; 2.420  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n      ; clk        ; 2.312  ; 2.237  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ; -0.544 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_clk       ; clk        ;        ; -0.498 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; vga_hs          ; clk        ; 2.495  ; 2.636  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]      ; clk        ; 2.740  ; 2.888  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]     ; clk        ; 3.142  ; 3.326  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]     ; clk        ; 3.221  ; 3.422  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]     ; clk        ; 2.740  ; 2.888  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]     ; clk        ; 3.119  ; 3.301  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]     ; clk        ; 3.376  ; 3.590  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]     ; clk        ; 3.072  ; 3.248  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]     ; clk        ; 3.137  ; 3.332  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]     ; clk        ; 3.331  ; 3.527  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]     ; clk        ; 3.228  ; 3.419  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]     ; clk        ; 3.393  ; 3.619  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10]    ; clk        ; 3.204  ; 3.415  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11]    ; clk        ; 2.977  ; 3.142  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12]    ; clk        ; 3.200  ; 3.379  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13]    ; clk        ; 2.998  ; 3.174  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14]    ; clk        ; 3.082  ; 3.260  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15]    ; clk        ; 3.189  ; 3.370  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs          ; clk        ; 2.545  ; 2.698  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 2.074  ; 1.992  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]  ; clk        ; 2.074  ; 1.992  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]  ; clk        ; 2.412  ; 2.288  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]  ; clk        ; 2.536  ; 2.398  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]  ; clk        ; 2.209  ; 2.116  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]  ; clk        ; 2.376  ; 2.267  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]  ; clk        ; 2.127  ; 2.037  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]  ; clk        ; 2.334  ; 2.229  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]  ; clk        ; 2.344  ; 2.216  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]  ; clk        ; 2.601  ; 2.448  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]  ; clk        ; 2.564  ; 2.417  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10] ; clk        ; 3.476  ; 3.283  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11] ; clk        ; 2.571  ; 2.421  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[12] ; clk        ; 2.371  ; 2.246  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]     ; clk        ; 2.319  ; 2.207  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]    ; clk        ; 2.483  ; 2.362  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]    ; clk        ; 2.319  ; 2.207  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n     ; clk        ; 2.283  ; 2.172  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cke       ; clk        ; 2.128  ; 2.234  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n      ; clk        ; 1.786  ; 1.747  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 2.030  ; 2.112  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 2.053  ; 2.134  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 2.050  ; 2.139  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 2.038  ; 2.123  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 2.109  ; 2.202  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 2.115  ; 2.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 2.973  ; 3.117  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 2.124  ; 2.198  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 2.047  ; 2.135  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 2.345  ; 2.479  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 2.030  ; 2.112  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 2.176  ; 2.280  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 2.251  ; 2.384  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 2.184  ; 2.290  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 2.104  ; 2.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 2.126  ; 2.236  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 2.086  ; 2.193  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n     ; clk        ; 2.244  ; 2.144  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n      ; clk        ; 2.040  ; 1.968  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ; -0.779 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_clk       ; clk        ;        ; -0.734 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 2.026 ; 2.025 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 2.458 ; 2.444 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 2.526 ; 2.513 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 2.395 ; 2.382 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 2.396 ; 2.383 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 2.161 ; 2.148 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 3.084 ; 3.119 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 2.458 ; 2.444 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 2.396 ; 2.383 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 2.373 ; 2.372 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 2.149 ; 2.136 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 2.204 ; 2.203 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 2.026 ; 2.025 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 2.204 ; 2.203 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 2.204 ; 2.203 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 2.216 ; 2.215 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 2.216 ; 2.215 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 1.775 ; 1.774 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 2.180 ; 2.166 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 2.253 ; 2.240 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 2.127 ; 2.114 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 2.128 ; 2.115 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 1.902 ; 1.889 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 2.826 ; 2.861 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 2.180 ; 2.166 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 2.128 ; 2.115 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 2.108 ; 2.107 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 1.891 ; 1.878 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 1.946 ; 1.945 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 1.775 ; 1.774 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 1.946 ; 1.945 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 1.946 ; 1.945 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 1.957 ; 1.956 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 1.957 ; 1.956 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 2.066     ; 2.067     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 2.530     ; 2.544     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 2.621     ; 2.634     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 2.476     ; 2.489     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 2.478     ; 2.491     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 2.218     ; 2.231     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 3.185     ; 3.150     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 2.530     ; 2.544     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 2.478     ; 2.491     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 2.452     ; 2.453     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 2.204     ; 2.217     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 2.271     ; 2.272     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 2.066     ; 2.067     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 2.271     ; 2.272     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 2.271     ; 2.272     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 2.285     ; 2.286     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 2.285     ; 2.286     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; clk        ; 1.814     ; 1.815     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 2.249     ; 2.263     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 2.344     ; 2.357     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 2.204     ; 2.217     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 2.206     ; 2.219     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 1.957     ; 1.970     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 2.924     ; 2.889     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 2.249     ; 2.263     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 2.206     ; 2.219     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 2.184     ; 2.185     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 1.943     ; 1.956     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 2.010     ; 2.011     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 1.814     ; 1.815     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 2.010     ; 2.011     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 2.010     ; 2.011     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 2.024     ; 2.025     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 2.024     ; 2.025     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -5.813   ; -0.764 ; 5.741    ; 1.116   ; -3.201              ;
;  clk                                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 9.594               ;
;  eth_rx_clk                                            ; -5.813   ; -0.764 ; N/A      ; N/A     ; -3.201              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 6.204    ; 0.186  ; 5.741    ; 1.116   ; 19.719              ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; -4.903   ; 0.139  ; N/A      ; N/A     ; 4.717               ;
; Design-wide TNS                                        ; -807.983 ; -1.322 ; 0.0      ; 0.0     ; -376.372            ;
;  clk                                                   ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  eth_rx_clk                                            ; -798.233 ; -1.322 ; N/A      ; N/A     ; -376.372            ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; -9.750   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; eth_rx_data[*]  ; eth_rx_clk ; 3.194 ; 3.509 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[0] ; eth_rx_clk ; 2.880 ; 3.081 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[1] ; eth_rx_clk ; 2.745 ; 3.009 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[2] ; eth_rx_clk ; 3.194 ; 3.509 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[3] ; eth_rx_clk ; 2.559 ; 2.838 ; Rise       ; eth_rx_clk                                            ;
; eth_rxdv        ; eth_rx_clk ; 4.856 ; 4.982 ; Rise       ; eth_rx_clk                                            ;
; rst_n           ; clk        ; 3.854 ; 3.908 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 5.354 ; 5.570 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 4.831 ; 5.099 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 5.155 ; 5.346 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 5.340 ; 5.532 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 5.354 ; 5.557 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 4.398 ; 4.629 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 5.241 ; 5.405 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 5.322 ; 5.570 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 5.316 ; 5.505 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 5.310 ; 5.513 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 4.735 ; 4.946 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 4.860 ; 5.067 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 4.622 ; 4.806 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 4.267 ; 4.488 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 4.032 ; 4.286 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 4.924 ; 5.152 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 4.926 ; 5.153 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; eth_rx_data[*]  ; eth_rx_clk ; -1.002 ; -1.622 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[0] ; eth_rx_clk ; -1.002 ; -1.622 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[1] ; eth_rx_clk ; -1.110 ; -1.730 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[2] ; eth_rx_clk ; -1.145 ; -1.801 ; Rise       ; eth_rx_clk                                            ;
;  eth_rx_data[3] ; eth_rx_clk ; -1.022 ; -1.653 ; Rise       ; eth_rx_clk                                            ;
; eth_rxdv        ; eth_rx_clk ; -1.337 ; -2.005 ; Rise       ; eth_rx_clk                                            ;
; rst_n           ; clk        ; -1.437 ; -1.782 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; -1.621 ; -2.161 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; -1.966 ; -2.554 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; -2.100 ; -2.699 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; -2.160 ; -2.756 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; -2.155 ; -2.759 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; -1.766 ; -2.328 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; -2.093 ; -2.678 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; -2.153 ; -2.784 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; -2.156 ; -2.747 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; -2.163 ; -2.755 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; -1.910 ; -2.487 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; -1.955 ; -2.523 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; -1.862 ; -2.423 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; -1.718 ; -2.264 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; -1.621 ; -2.161 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; -1.988 ; -2.589 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; -1.993 ; -2.564 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; vga_hs          ; clk        ; 7.140  ; 6.972  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]      ; clk        ; 11.601 ; 11.267 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]     ; clk        ; 11.002 ; 10.699 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]     ; clk        ; 11.194 ; 10.873 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]     ; clk        ; 10.508 ; 10.221 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]     ; clk        ; 10.913 ; 10.623 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]     ; clk        ; 11.466 ; 11.138 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]     ; clk        ; 10.886 ; 10.562 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]     ; clk        ; 11.004 ; 10.715 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]     ; clk        ; 11.266 ; 10.907 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]     ; clk        ; 11.316 ; 11.000 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]     ; clk        ; 11.601 ; 11.267 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10]    ; clk        ; 10.930 ; 10.638 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11]    ; clk        ; 10.253 ; 9.980  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12]    ; clk        ; 10.902 ; 10.559 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13]    ; clk        ; 10.625 ; 10.337 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14]    ; clk        ; 10.596 ; 10.294 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15]    ; clk        ; 10.828 ; 10.496 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs          ; clk        ; 7.411  ; 7.335  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 7.341  ; 7.440  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]  ; clk        ; 4.935  ; 5.008  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]  ; clk        ; 5.625  ; 5.789  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]  ; clk        ; 5.887  ; 6.090  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]  ; clk        ; 5.231  ; 5.341  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]  ; clk        ; 5.530  ; 5.681  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]  ; clk        ; 5.002  ; 5.067  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]  ; clk        ; 5.428  ; 5.585  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]  ; clk        ; 5.488  ; 5.602  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]  ; clk        ; 5.925  ; 6.109  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]  ; clk        ; 5.870  ; 6.045  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10] ; clk        ; 7.341  ; 7.440  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11] ; clk        ; 5.875  ; 6.067  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[12] ; clk        ; 5.489  ; 5.632  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]     ; clk        ; 5.761  ; 5.943  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]    ; clk        ; 5.761  ; 5.943  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]    ; clk        ; 5.469  ; 5.603  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n     ; clk        ; 5.344  ; 5.526  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cke       ; clk        ; 5.373  ; 5.223  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n      ; clk        ; 4.369  ; 4.466  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 6.677  ; 6.651  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 5.202  ; 5.074  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 5.249  ; 5.120  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 5.212  ; 5.072  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 5.425  ; 5.247  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 5.423  ; 5.238  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 6.677  ; 6.651  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 5.447  ; 5.239  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 5.243  ; 5.118  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 5.919  ; 5.777  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 5.195  ; 5.068  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 5.500  ; 5.336  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 5.725  ; 5.583  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 5.522  ; 5.359  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 5.303  ; 5.189  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 5.350  ; 5.233  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 5.276  ; 5.162  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n     ; clk        ; 5.316  ; 5.511  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n      ; clk        ; 4.916  ; 5.079  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ; 1.223  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_clk       ; clk        ;        ; 1.115  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; vga_hs          ; clk        ; 2.495  ; 2.636  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_rgb[*]      ; clk        ; 2.740  ; 2.888  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[0]     ; clk        ; 3.142  ; 3.326  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[1]     ; clk        ; 3.221  ; 3.422  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[2]     ; clk        ; 2.740  ; 2.888  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[3]     ; clk        ; 3.119  ; 3.301  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[4]     ; clk        ; 3.376  ; 3.590  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[5]     ; clk        ; 3.072  ; 3.248  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[6]     ; clk        ; 3.137  ; 3.332  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[7]     ; clk        ; 3.331  ; 3.527  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[8]     ; clk        ; 3.228  ; 3.419  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[9]     ; clk        ; 3.393  ; 3.619  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[10]    ; clk        ; 3.204  ; 3.415  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[11]    ; clk        ; 2.977  ; 3.142  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[12]    ; clk        ; 3.200  ; 3.379  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[13]    ; clk        ; 2.998  ; 3.174  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[14]    ; clk        ; 3.082  ; 3.260  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_rgb[15]    ; clk        ; 3.189  ; 3.370  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs          ; clk        ; 2.545  ; 2.698  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]   ; clk        ; 2.074  ; 1.992  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[0]  ; clk        ; 2.074  ; 1.992  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[1]  ; clk        ; 2.412  ; 2.288  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[2]  ; clk        ; 2.536  ; 2.398  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[3]  ; clk        ; 2.209  ; 2.116  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[4]  ; clk        ; 2.376  ; 2.267  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[5]  ; clk        ; 2.127  ; 2.037  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[6]  ; clk        ; 2.334  ; 2.229  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[7]  ; clk        ; 2.344  ; 2.216  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[8]  ; clk        ; 2.601  ; 2.448  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[9]  ; clk        ; 2.564  ; 2.417  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[10] ; clk        ; 3.476  ; 3.283  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[11] ; clk        ; 2.571  ; 2.421  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_addr[12] ; clk        ; 2.371  ; 2.246  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ba[*]     ; clk        ; 2.319  ; 2.207  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[0]    ; clk        ; 2.483  ; 2.362  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_ba[1]    ; clk        ; 2.319  ; 2.207  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cas_n     ; clk        ; 2.283  ; 2.172  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cke       ; clk        ; 2.128  ; 2.234  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_cs_n      ; clk        ; 1.786  ; 1.747  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_data[*]   ; clk        ; 2.030  ; 2.112  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[0]  ; clk        ; 2.053  ; 2.134  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[1]  ; clk        ; 2.050  ; 2.139  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[2]  ; clk        ; 2.038  ; 2.123  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[3]  ; clk        ; 2.109  ; 2.202  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[4]  ; clk        ; 2.115  ; 2.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[5]  ; clk        ; 2.973  ; 3.117  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[6]  ; clk        ; 2.124  ; 2.198  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[7]  ; clk        ; 2.047  ; 2.135  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[8]  ; clk        ; 2.345  ; 2.479  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[9]  ; clk        ; 2.030  ; 2.112  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[10] ; clk        ; 2.176  ; 2.280  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[11] ; clk        ; 2.251  ; 2.384  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[12] ; clk        ; 2.184  ; 2.290  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[13] ; clk        ; 2.104  ; 2.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[14] ; clk        ; 2.126  ; 2.236  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
;  sdram_data[15] ; clk        ; 2.086  ; 2.193  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_ras_n     ; clk        ; 2.244  ; 2.144  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_we_n      ; clk        ; 2.040  ; 1.968  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; clk        ; -0.779 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_clk       ; clk        ;        ; -0.734 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; eth_tx_en      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; sdram_data[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_clk     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rxdv       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[2] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_data[3] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; eth_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; eth_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_tx_en      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; eth_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; eth_rx_clk                                            ; eth_rx_clk                                            ; 5760     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk                                            ; 15       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2055     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 22       ; 0        ; 0        ; 0        ;
; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 5641     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; eth_rx_clk                                            ; eth_rx_clk                                            ; 5760     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; eth_rx_clk                                            ; 15       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 2055     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 22       ; 0        ; 0        ; 0        ;
; eth_rx_clk                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; 5641     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 60       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                         ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 60       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 606   ; 606  ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 339   ; 339  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Oct 25 09:31:26 2018
Info: Command: quartus_sta eth_sdram_vga -c eth_sdram_vga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'eth_sdram_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name eth_rx_clk eth_rx_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.813
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.813            -798.233 eth_rx_clk 
    Info (332119):    -4.903              -9.750 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.204               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.764              -1.322 eth_rx_clk 
    Info (332119):     0.408               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5.741
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.741               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.734               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -376.112 eth_rx_clk 
    Info (332119):     4.718               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.934               0.000 clk 
    Info (332119):    19.721               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.274
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.274            -740.968 eth_rx_clk 
    Info (332119):    -4.453              -8.821 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.446               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.749
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.749              -1.297 eth_rx_clk 
    Info (332119):     0.391               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5.945
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.945               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.451               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -376.372 eth_rx_clk 
    Info (332119):     4.717               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.943               0.000 clk 
    Info (332119):    19.719               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.885
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.885            -216.353 eth_rx_clk 
    Info (332119):    -1.650              -3.288 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     8.340               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.507              -0.955 eth_rx_clk 
    Info (332119):     0.139               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 8.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.108               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.116               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -278.601 eth_rx_clk 
    Info (332119):     4.734               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.594               0.000 clk 
    Info (332119):    19.736               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Thu Oct 25 09:31:29 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


