
==============================================================================
XRT Build Version: 2.16.204 (2023.2)
       Build Date: 2023-10-12 06:45:18
          Hash ID: fa4c0045003fed0acea4593788dce5ef6d0b66ee
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.2) on 2023-10-11-15:42:10
   Version:                2.16.204
   Kernels:                krnl_proj_split, cmac_0, networklayer
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          63b6e5ed-21c2-342b-0f68-f2bdedec415d
   UUID (IINTF):           b7ac1abe1e3e1cb686d5a81232452676
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u55c
   Name:                   gen3x16_xdma_3
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3513633)
   Created:
               Fri Apr  1 11:16:28 2022   FPGA Device:            xcu55c
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au55c:1.0
   Board Part:             xilinx.com:au55c:part0:1.0
   Platform VBNV:          xilinx_u55c_gen3x16_xdma_3_202210_1
   Static UUID:            b7ac1abe-1e3e-1cb6-86d5-a81232452676
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 300 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  300 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x220000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x240000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x260000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x280000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x2a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x2c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x2e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x300000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x320000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x340000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x360000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x380000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x3a0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x3c0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x3e0000000
   Address Size: 0x20000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         dc_0
   Index:        39
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        40
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_2
   Index:        41
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_3
   Index:        42
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: krnl_proj_split

Definition
----------
   Signature: krnl_proj_split (stream<hls::axis<ap_uint<512>, 1, 1, 16, '8', false>, 0>& input_stream, stream<hls::axis<ap_uint<512>, 1, 1, 16, '8', false>, 0>& output_stream, void* processed_bytes, void* processed_cycles)

Ports
-----
   Port:          INPUT_STREAM
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          OUTPUT_STREAM
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x40
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        krnl_proj_split_0
   Base Address: 0xc20000

   Argument:          input_stream
   Register Offset:   0x0
   Port:              INPUT_STREAM
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          output_stream
   Register Offset:   0x0
   Port:              OUTPUT_STREAM
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          processed_bytes
   Register Offset:   0x10
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          processed_cycles
   Register Offset:   0x28
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: cmac_0

Definition
----------
   Signature: cmac_0 (uint gt_reset_reg, uint reset_reg, uint mode, uint conf_tx, uint conf_rx, uint core_mode, uint version, uint gt_loopback, uint user_reg0, uint stat_tx_status, uint stat_rx_status, uint stat_status, uint stat_rx_block_lock, uint stat_rx_lane_sync, uint stat_rx_lane_sync_err, uint stat_an_link_ctl, uint stat_lt_status, uint stat_pm_tick, uint stat_cycle_count, uint stat_tx_total_packets, uint stat_tx_total_good_packets, uint stat_tx_total_bytes, uint stat_tx_total_good_bytes, uint stat_tx_total_packets_64B, uint stat_tx_total_packets_65_127B, uint stat_tx_total_packets_128_255B, uint stat_tx_total_packets_256_511B, uint stat_tx_total_packets_512_1023B, uint stat_tx_total_packets_1024_1518B, uint stat_tx_total_packets_1519_1522B, uint stat_tx_total_packets_1523_1548B, uint stat_tx_total_packets_1549_2047B, uint stat_tx_total_packets_2048_4095B, uint stat_tx_total_packets_4096_8191B, uint stat_tx_total_packets_8192_9215B, uint stat_tx_total_packets_large, uint stat_tx_total_packets_small, uint stat_tx_total_bad_fcs, uint stat_tx_pause, uint stat_tx_user_pause, uint stat_rx_total_packets, uint stat_rx_total_good_packets, uint stat_rx_total_bytes, uint stat_rx_total_good_bytes, uint stat_rx_total_packets_64B, uint stat_rx_total_packets_65_127B, uint stat_rx_total_packets_128_255B, uint stat_rx_total_packets_256_511B, uint stat_rx_total_packets_512_1023B, uint stat_rx_total_packets_1024_1518B, uint stat_rx_total_packets_1519_1522B, uint stat_rx_total_packets_1523_1548B, uint stat_rx_total_packets_1549_2047B, uint stat_rx_total_packets_2048_4095B, uint stat_rx_total_packets_4096_8191B, uint stat_rx_total_packets_8192_9215B, uint stat_rx_total_packets_large, uint stat_rx_total_packets_small, uint stat_rx_total_packets_undersize, uint stat_rx_total_packets_fragmented, uint stat_rx_total_packets_oversize, uint stat_rx_total_packets_toolong, uint stat_rx_total_packets_jabber, uint stat_rx_total_bad_fcs, uint stat_rx_packets_bad_fcs, uint stat_rx_stomped_fcs, uint stat_rx_pause, uint stat_rx_user_pause, uint rsfec_config_ind_corr, uint rsfec_config_enable, stream<ap_axiu<512,0,0,0>>& S_AXIS, stream<ap_axiu<512,0,0,0>>& M_AXIS)

Ports
-----
   Port:          S_AXILITE
   Mode:          slave
   Range (bytes): 0x2000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXIS
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          M_AXIS
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

--------------------------
Instance:        cmac_0
   Base Address: 0xc00000

   Argument:          gt_reset_reg
   Register Offset:   0x0000
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          reset_reg
   Register Offset:   0x0004
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          mode
   Register Offset:   0x0008
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          conf_tx
   Register Offset:   0x000C
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          conf_rx
   Register Offset:   0x0014
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          core_mode
   Register Offset:   0x0020
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          version
   Register Offset:   0x0024
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          gt_loopback
   Register Offset:   0x0090
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          user_reg0
   Register Offset:   0x00CC
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_status
   Register Offset:   0x0200
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_status
   Register Offset:   0x0204
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_status
   Register Offset:   0x0208
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_block_lock
   Register Offset:   0x020C
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_lane_sync
   Register Offset:   0x0210
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_lane_sync_err
   Register Offset:   0x0214
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_an_link_ctl
   Register Offset:   0x0260
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_lt_status
   Register Offset:   0x0264
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_pm_tick
   Register Offset:   0x02B0
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_cycle_count
   Register Offset:   0x02B8
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets
   Register Offset:   0x0500
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_good_packets
   Register Offset:   0x0508
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_bytes
   Register Offset:   0x0510
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_good_bytes
   Register Offset:   0x0518
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_64B
   Register Offset:   0x0520
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_65_127B
   Register Offset:   0x0528
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_128_255B
   Register Offset:   0x0530
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_256_511B
   Register Offset:   0x0538
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_512_1023B
   Register Offset:   0x0540
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_1024_1518B
   Register Offset:   0x0548
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_1519_1522B
   Register Offset:   0x0550
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_1523_1548B
   Register Offset:   0x0558
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_1549_2047B
   Register Offset:   0x0560
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_2048_4095B
   Register Offset:   0x0568
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_4096_8191B
   Register Offset:   0x0570
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_8192_9215B
   Register Offset:   0x0578
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_large
   Register Offset:   0x0580
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_packets_small
   Register Offset:   0x0588
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_total_bad_fcs
   Register Offset:   0x05B8
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_pause
   Register Offset:   0x05F0
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_tx_user_pause
   Register Offset:   0x05F8
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets
   Register Offset:   0x0608
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_good_packets
   Register Offset:   0x0610
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_bytes
   Register Offset:   0x0618
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_good_bytes
   Register Offset:   0x0620
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_64B
   Register Offset:   0x0628
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_65_127B
   Register Offset:   0x0630
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_128_255B
   Register Offset:   0x0638
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_256_511B
   Register Offset:   0x0640
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_512_1023B
   Register Offset:   0x0648
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_1024_1518B
   Register Offset:   0x0650
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_1519_1522B
   Register Offset:   0x0658
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_1523_1548B
   Register Offset:   0x0660
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_1549_2047B
   Register Offset:   0x0668
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_2048_4095B
   Register Offset:   0x0670
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_4096_8191B
   Register Offset:   0x0678
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_8192_9215B
   Register Offset:   0x0680
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_large
   Register Offset:   0x0688
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_small
   Register Offset:   0x0690
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_undersize
   Register Offset:   0x0698
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_fragmented
   Register Offset:   0x06A0
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_oversize
   Register Offset:   0x06A8
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_toolong
   Register Offset:   0x06B0
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_packets_jabber
   Register Offset:   0x06B8
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_total_bad_fcs
   Register Offset:   0x06C0
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_packets_bad_fcs
   Register Offset:   0x06C8
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_stomped_fcs
   Register Offset:   0x06D0
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_pause
   Register Offset:   0x06F8
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          stat_rx_user_pause
   Register Offset:   0x0700
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          rsfec_config_ind_corr
   Register Offset:   0x1000
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          rsfec_config_enable
   Register Offset:   0x107C
   Port:              S_AXILITE
   Memory:            <not applicable>

   Argument:          S_AXIS
   Register Offset:   0x0
   Port:              S_AXIS
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)

   Argument:          M_AXIS
   Register Offset:   0x0
   Port:              M_AXIS
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)
Kernel: networklayer

Definition
----------
   Signature: networklayer (uint mac_address, uint ip_address, uint gateway, uint ip_mask, uint eth_in_cycles, uint eth_in_bytes, uint eth_in_packets, uint pkth_in_cycles, uint pkth_in_bytes, uint pkth_in_packets, uint arp_in_cycles, uint arp_in_bytes, uint arp_in_packets, uint arp_out_cycles, uint arp_out_bytes, uint arp_out_packets, uint icmp_in_cycles, uint icmp_in_bytes, uint icmp_in_packets, uint icmp_out_cycles, uint icmp_out_bytes, uint icmp_out_packets, uint ethhi_out_cycles, uint ethhi_out_bytes, uint ethhi_out_packets, uint eth_out_cycles, uint eth_out_bytes, uint eth_out_packets, uint udp_in_cycles, uint udp_in_bytes, uint udp_in_packets, uint app_out_cycles, uint app_out_bytes, uint app_out_packets, uint udp_out_cycles, uint udp_out_bytes, uint udp_out_packets, uint app_in_cycles, uint app_in_bytes, uint app_in_packets, uint debug_reset_counters, uint udp_number_sockets, uint udp_theirIP_offset, uint udp_theirPort_offset, uint udp_myPort_offset, uint udp_valid_offset, uint arp_discovery, uint arp_valid_offset, uint arp_ip_addr_offset, uint arp_mac_addr_offset, stream<ap_axiu<512,0,0,16>>& S_AXIS_sk2nl, stream<ap_axiu<512,96,0,16>>& M_AXIS_nl2sk, stream<ap_axiu<512,0,0,0>>& S_AXIS_eth2nl, stream<ap_axiu<512,0,0,0>>& M_AXIS_nl2eth)

Ports
-----
   Port:          S_AXIL_nl
   Mode:          slave
   Range (bytes): 0x2000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXIS_sk2nl
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          S_AXIS_eth2nl
   Mode:          read_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          M_AXIS_nl2sk
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

   Port:          M_AXIS_nl2eth
   Mode:          write_only
   Range (bytes): 
   Data Width:    512 bits
   Port Type:     stream

--------------------------
Instance:        networklayer_0
   Base Address: 0xc10000

   Argument:          mac_address
   Register Offset:   0x0010
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          ip_address
   Register Offset:   0x0018
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          gateway
   Register Offset:   0x001C
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          ip_mask
   Register Offset:   0x0020
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          eth_in_cycles
   Register Offset:   0x0400
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          eth_in_bytes
   Register Offset:   0x0408
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          eth_in_packets
   Register Offset:   0x0410
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          pkth_in_cycles
   Register Offset:   0x0418
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          pkth_in_bytes
   Register Offset:   0x0420
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          pkth_in_packets
   Register Offset:   0x0428
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          arp_in_cycles
   Register Offset:   0x0430
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          arp_in_bytes
   Register Offset:   0x0438
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          arp_in_packets
   Register Offset:   0x0440
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          arp_out_cycles
   Register Offset:   0x0448
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          arp_out_bytes
   Register Offset:   0x0450
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          arp_out_packets
   Register Offset:   0x0458
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          icmp_in_cycles
   Register Offset:   0x0460
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          icmp_in_bytes
   Register Offset:   0x0468
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          icmp_in_packets
   Register Offset:   0x0470
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          icmp_out_cycles
   Register Offset:   0x0478
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          icmp_out_bytes
   Register Offset:   0x0480
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          icmp_out_packets
   Register Offset:   0x0488
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          ethhi_out_cycles
   Register Offset:   0x0490
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          ethhi_out_bytes
   Register Offset:   0x0498
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          ethhi_out_packets
   Register Offset:   0x04A0
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          eth_out_cycles
   Register Offset:   0x04A8
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          eth_out_bytes
   Register Offset:   0x04B0
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          eth_out_packets
   Register Offset:   0x04B8
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_in_cycles
   Register Offset:   0x04C0
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_in_bytes
   Register Offset:   0x04C8
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_in_packets
   Register Offset:   0x04D0
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          app_out_cycles
   Register Offset:   0x04D8
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          app_out_bytes
   Register Offset:   0x04E0
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          app_out_packets
   Register Offset:   0x04E8
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_out_cycles
   Register Offset:   0x04F0
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_out_bytes
   Register Offset:   0x04F8
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_out_packets
   Register Offset:   0x0500
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          app_in_cycles
   Register Offset:   0x0508
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          app_in_bytes
   Register Offset:   0x0510
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          app_in_packets
   Register Offset:   0x0518
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          debug_reset_counters
   Register Offset:   0x05F0
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_number_sockets
   Register Offset:   0x0810
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_theirIP_offset
   Register Offset:   0x0820
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_theirPort_offset
   Register Offset:   0x08A0
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_myPort_offset
   Register Offset:   0x0920
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          udp_valid_offset
   Register Offset:   0x09A0
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          arp_discovery
   Register Offset:   0x1010
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          arp_valid_offset
   Register Offset:   0x1100
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          arp_ip_addr_offset
   Register Offset:   0x1400
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          arp_mac_addr_offset
   Register Offset:   0x1800
   Port:              S_AXIL_nl
   Memory:            <not applicable>

   Argument:          S_AXIS_sk2nl
   Register Offset:   0x0
   Port:              S_AXIS_sk2nl
   Memory:            dc_3 (MEM_STREAMING_CONNECTION)

   Argument:          M_AXIS_nl2sk
   Register Offset:   0x0
   Port:              M_AXIS_nl2sk
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          S_AXIS_eth2nl
   Register Offset:   0x0
   Port:              S_AXIS_eth2nl
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          M_AXIS_nl2eth
   Register Offset:   0x0
   Port:              M_AXIS_nl2eth
   Memory:            dc_2 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.2 - 2023-10-11-15:42:10 (SW BUILD: 4026344)
   Command Line:  v++ --advanced.param compiler.userPostSysLinkOverlayTcl=/home/m2_2/shared/dat480-final/Ethernet/post_sys_link.tcl --config configuration_project_split_if0.tmp.ini --connectivity.nk cmac_0:1:cmac_0 --connectivity.nk networklayer:1:networklayer_0 --connectivity.nk krnl_proj_split:1:krnl_proj_split_0 --connectivity.slr cmac_0:SLR1 --connectivity.slr networklayer_0:SLR1 --connectivity.slr krnl_proj_split_0:SLR1 --connectivity.stream_connect cmac_0.M_AXIS:networklayer_0.S_AXIS_eth2nl --connectivity.stream_connect networklayer_0.M_AXIS_nl2eth:cmac_0.S_AXIS --connectivity.stream_connect networklayer_0.M_AXIS_nl2sk:krnl_proj_split_0.input_stream --connectivity.stream_connect krnl_proj_split_0.output_stream:networklayer_0.S_AXIS_sk2nl --input_files NetLayers/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/networklayer.xo --input_files Ethernet/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/cmac_0.xo --input_files Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split.xo --jobs 2 --link --optimize 0 --output project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/vnx_project_split_if0.xclbin --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --report_level 0 --save-temps --target hw --temp_dir ./project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1 --user_ip_repo_paths /home/m2_2/shared/dat480-final/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM --vivado.prop run.impl_1.strategy=Performance_NetDelay_low 
   Options:       --advanced.param compiler.userPostSysLinkOverlayTcl=/home/m2_2/shared/dat480-final/Ethernet/post_sys_link.tcl
                  --config configuration_project_split_if0.tmp.ini
                  --connectivity.nk cmac_0:1:cmac_0
                  --connectivity.nk networklayer:1:networklayer_0
                  --connectivity.nk krnl_proj_split:1:krnl_proj_split_0
                  --connectivity.slr cmac_0:SLR1
                  --connectivity.slr networklayer_0:SLR1
                  --connectivity.slr krnl_proj_split_0:SLR1
                  --connectivity.stream_connect cmac_0.M_AXIS:networklayer_0.S_AXIS_eth2nl
                  --connectivity.stream_connect networklayer_0.M_AXIS_nl2eth:cmac_0.S_AXIS
                  --connectivity.stream_connect networklayer_0.M_AXIS_nl2sk:krnl_proj_split_0.input_stream
                  --connectivity.stream_connect krnl_proj_split_0.output_stream:networklayer_0.S_AXIS_sk2nl
                  --input_files NetLayers/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/networklayer.xo
                  --input_files Ethernet/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/cmac_0.xo
                  --input_files Project_kernels_HLS_split/_x.xilinx_u55c_gen3x16_xdma_3_202210_1/krnl_proj_split.xo
                  --jobs 2
                  --link
                  --optimize 0
                  --output project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/vnx_project_split_if0.xclbin
                  --platform xilinx_u55c_gen3x16_xdma_3_202210_1
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1
                  --user_ip_repo_paths /home/m2_2/shared/dat480-final/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM
                  --vivado.prop run.impl_1.strategy=Performance_NetDelay_low 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
