Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov 10 18:40:35 2020
| Host         : a10 running 64-bit Linux Mint 18.3 Sylvia
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |            5 |
| Yes          | No                    | No                     |              26 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------+-----------------------+------------------+----------------+
|    Clock Signal   |           Enable Signal          |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------+----------------------------------+-----------------------+------------------+----------------+
|  sysclk_IBUF_BUFG | uart_tx/r_Tx_Done_i_1_n_0        |                       |                1 |              2 |
|  sysclk_IBUF_BUFG | uart_tx/r_Tx_Active_i_1_n_0      |                       |                1 |              2 |
|  sysclk_IBUF_BUFG |                                  |                       |                5 |             20 |
|  sysclk_IBUF_BUFG | uart_tx/r_Clock_Count[9]_i_1_n_0 |                       |                4 |             22 |
|  sysclk_IBUF_BUFG |                                  | debouncer_enable/idle |                5 |             34 |
+-------------------+----------------------------------+-----------------------+------------------+----------------+


