{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732431981173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732431981174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 02:06:20 2024 " "Processing started: Sun Nov 24 02:06:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732431981174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431981174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431981174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732431981874 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732431981874 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rom_style src/char_rom.v(27) " "Unrecognized synthesis attribute \"rom_style\" at src/char_rom.v(27)" {  } { { "src/char_rom.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/char_rom.v" 27 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_rom " "Found entity 1: ascii_rom" {  } { { "src/char_rom.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/char_rom.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/clock_divider.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992475 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(70) " "Verilog HDL warning at data_memory.v(70): extended using \"x\" or \"z\"" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732431992479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sum4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sum4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "src/sum4.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/sum4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/register_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "src/register_unit.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/register_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "src/pc.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_3.v(16) " "Verilog HDL warning at mux_3.v(16): extended using \"x\" or \"z\"" {  } { { "src/mux_3.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/mux_3.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732431992540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "src/mux_3.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/mux_3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "src/mux_2.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/mux_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "src/instruction_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/instruction_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/imm_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/imm_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_generator " "Found entity 1: imm_generator" {  } { { "src/imm_generator.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/imm_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/control_unit.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/branch_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/branch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "src/branch_unit.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/branch_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992555 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(43) " "Verilog HDL warning at alu.v(43): extended using \"x\" or \"z\"" {  } { { "src/alu.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/alu.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1732431992557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "src/top_level.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clock50_25.v 1 1 " "Found 1 design units, including 1 entities, in source file src/clock50_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock50_25 " "Found entity 1: clock50_25" {  } { { "src/clock50_25.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/clock50_25.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "src/vga_controller.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_vga_display " "Found entity 1: top_vga_display" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file src/to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_ascii " "Found entity 1: to_ascii" {  } { { "src/to_ascii.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/to_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_hex_ascii.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_hex_ascii.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_hex_ascii " "Found entity 1: bin_to_hex_ascii" {  } { { "src/bin_to_hex_ascii.sv" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/bin_to_hex_ascii.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ascii_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ascii_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_test " "Found entity 1: ascii_test" {  } { { "src/ascii_test.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/ascii_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/char_rom_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/char_rom_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/char_rom_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fixed_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fixed_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_text_rom " "Found entity 1: fixed_text_rom" {  } { { "src/fixed_rom.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/fixed_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "src/decoder.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ascii " "Found entity 1: bin_to_ascii" {  } { { "src/bin_to_ascii.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/bin_to_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_hex_ascii_2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_hex_ascii_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_hex_ascii_2 " "Found entity 1: bin_to_hex_ascii_2" {  } { { "src/bin_to_hex_ascii_2.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/bin_to_hex_ascii_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_ascii_5.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_ascii_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ascii_5 " "Found entity 1: bin_to_ascii_5" {  } { { "src/bin_to_ascii_5.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/bin_to_ascii_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_ascii_3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bin_to_ascii_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_ascii_3 " "Found entity 1: bin_to_ascii_3" {  } { { "src/bin_to_ascii_3.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/bin_to_ascii_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732431992800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431992800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732431993020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core " "Elaborating entity \"core\" for hierarchy \"core:core\"" {  } { { "src/top_level.v" "core" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_level.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 core.v(170) " "Verilog HDL assignment warning at core.v(170): truncated value with size 5 to match size of target (3)" {  } { { "src/core.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732431993085 "|top_level|core:core"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd core.v(4) " "Output port \"rd\" at core.v(4) has no driver" {  } { { "src/core.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732431993085 "|top_level|core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc core:core\|pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"core:core\|pc:program_counter\"" {  } { { "src/core.v" "program_counter" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 core:core\|sum4:sum " "Elaborating entity \"sum4\" for hierarchy \"core:core\|sum4:sum\"" {  } { { "src/core.v" "sum" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory core:core\|instruction_memory:instructionmemory " "Elaborating entity \"instruction_memory\" for hierarchy \"core:core\|instruction_memory:instructionmemory\"" {  } { { "src/core.v" "instructionmemory" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit core:core\|control_unit:controlunit " "Elaborating entity \"control_unit\" for hierarchy \"core:core\|control_unit:controlunit\"" {  } { { "src/core.v" "controlunit" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit core:core\|register_unit:unidadderegistros " "Elaborating entity \"register_unit\" for hierarchy \"core:core\|register_unit:unidadderegistros\"" {  } { { "src/core.v" "unidadderegistros" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993222 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_unit.v(60) " "Verilog HDL Always Construct warning at register_unit.v(60): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "src/register_unit.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/register_unit.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732431993236 "|top_level|core:core|register_unit:unidadderegistros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_generator core:core\|imm_generator:immgen " "Elaborating entity \"imm_generator\" for hierarchy \"core:core\|imm_generator:immgen\"" {  } { { "src/core.v" "immgen" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 imm_generator.v(15) " "Verilog HDL assignment warning at imm_generator.v(15): truncated value with size 40 to match size of target (32)" {  } { { "src/imm_generator.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/imm_generator.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732431993413 "|top_level|core:core|imm_generator:immgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit core:core\|branch_unit:branchunit " "Elaborating entity \"branch_unit\" for hierarchy \"core:core\|branch_unit:branchunit\"" {  } { { "src/core.v" "branchunit" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 core:core\|mux_2:mux_2_1_alu_a " "Elaborating entity \"mux_2\" for hierarchy \"core:core\|mux_2:mux_2_1_alu_a\"" {  } { { "src/core.v" "mux_2_1_alu_a" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"core:core\|alu:alu\"" {  } { { "src/core.v" "alu" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory core:core\|data_memory:datamemory_1 " "Elaborating entity \"data_memory\" for hierarchy \"core:core\|data_memory:datamemory_1\"" {  } { { "src/core.v" "datamemory_1" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993481 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_memory.v(17) " "Verilog HDL Case Statement warning at data_memory.v(17): incomplete case statement has no default case item" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1732431993540 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993540 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993540 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[0\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[1\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993541 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[2\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[3\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[4\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993542 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[5\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[6\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[7\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[8\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993543 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[9\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[10\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[11\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993544 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[12\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[13\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[14\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993545 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[15\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[16\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993546 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[17\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[18\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[19\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993547 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[20\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[21\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993548 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[22\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[23\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[24\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993549 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[25\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[26\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[27\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[28\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993550 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[29\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[30\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[31\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[32\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993551 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[33\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[34\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[35\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[36\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993552 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[37\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[38\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[39\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[40\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993553 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[41\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[42\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993554 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[43\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[44\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[45\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[46\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993555 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[47\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[48\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[49\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993556 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[50\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[51\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[52\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[53\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993557 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[54\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[55\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[56\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[57\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993558 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[58\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[59\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[60\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[61\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993559 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[62\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[63\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[64\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[64\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[65\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[65\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993560 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[66\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[66\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[67\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[67\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993561 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[68\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[68\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[69\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[69\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[70\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[70\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[71\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[71\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993562 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[72\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[72\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[73\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[73\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[74\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[74\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[75\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[75\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993563 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[76\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[76\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[77\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[77\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[78\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[78\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993564 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[79\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[79\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[80\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[80\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[81\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[81\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[82\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[82\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993565 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[83\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[83\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[84\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[84\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[85\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[85\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993566 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[86\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[86\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[87\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[87\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[88\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[88\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993567 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[89\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[89\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[90\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[90\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[91\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[91\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993568 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[92\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[92\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[93\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[93\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[94\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[94\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[95\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[95\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993569 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[96\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[96\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[97\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[97\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[98\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[98\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[99\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[99\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993570 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[100\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[100\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[101\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[101\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[102\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[102\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[103\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[103\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993571 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[104\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[104\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[105\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[105\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[106\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[106\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993572 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[107\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[107\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[108\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[108\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[109\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[109\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[110\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[110\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993573 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[111\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[111\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[112\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[112\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[113\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[113\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[114\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[114\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993574 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[115\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[115\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[116\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[116\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[117\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[117\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993575 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[118\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[118\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[119\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[119\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[120\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[120\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[121\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[121\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993576 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[122\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[122\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[123\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[123\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[124\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[124\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[125\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[125\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993577 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[126\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[126\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[0\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[0\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[1\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[1\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[2\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[2\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[3\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[3\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[4\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[4\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[5\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[5\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[6\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[6\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[127\]\[7\] data_memory.v(16) " "Inferred latch for \"memory\[127\]\[7\]\" at data_memory.v(16)" {  } { { "src/data_memory.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/data_memory.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993578 "|top_level|core:core|data_memory:datamemory_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 core:core\|mux_3:mux3a1_1 " "Elaborating entity \"mux_3\" for hierarchy \"core:core\|mux_3:mux3a1_1\"" {  } { { "src/core.v" "mux3a1_1" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/core.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "src/top_level.v" "vga" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_level.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock50_25 vga_controller:vga\|clock50_25:c " "Elaborating entity \"clock50_25\" for hierarchy \"vga_controller:vga\|clock50_25:c\"" {  } { { "src/vga_controller.v" "c" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/vga_controller.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_vga_display top_vga_display:display " "Elaborating entity \"top_vga_display\" for hierarchy \"top_vga_display:display\"" {  } { { "src/top_level.v" "display" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_level.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top_vga_display.v(95) " "Verilog HDL assignment warning at top_vga_display.v(95): truncated value with size 32 to match size of target (3)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top_vga_display.v(100) " "Verilog HDL assignment warning at top_vga_display.v(100): truncated value with size 32 to match size of target (3)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "case_ top_vga_display.v(115) " "Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable \"case_\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "case_2 top_vga_display.v(115) " "Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable \"case_2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value top_vga_display.v(115) " "Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ascii top_vga_display.v(115) " "Verilog HDL Always Construct warning at top_vga_display.v(115): inferring latch(es) for variable \"ascii\", which holds its previous value in one or more paths through the always construct" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[0\] top_vga_display.v(115) " "Inferred latch for \"ascii\[0\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[1\] top_vga_display.v(115) " "Inferred latch for \"ascii\[1\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[2\] top_vga_display.v(115) " "Inferred latch for \"ascii\[2\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[3\] top_vga_display.v(115) " "Inferred latch for \"ascii\[3\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[4\] top_vga_display.v(115) " "Inferred latch for \"ascii\[4\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[5\] top_vga_display.v(115) " "Inferred latch for \"ascii\[5\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993691 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[6\] top_vga_display.v(115) " "Inferred latch for \"ascii\[6\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ascii\[7\] top_vga_display.v(115) " "Inferred latch for \"ascii\[7\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] top_vga_display.v(115) " "Inferred latch for \"value\[0\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] top_vga_display.v(115) " "Inferred latch for \"value\[1\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] top_vga_display.v(115) " "Inferred latch for \"value\[2\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] top_vga_display.v(115) " "Inferred latch for \"value\[3\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] top_vga_display.v(115) " "Inferred latch for \"value\[4\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] top_vga_display.v(115) " "Inferred latch for \"value\[5\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[6\] top_vga_display.v(115) " "Inferred latch for \"value\[6\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[7\] top_vga_display.v(115) " "Inferred latch for \"value\[7\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[8\] top_vga_display.v(115) " "Inferred latch for \"value\[8\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[9\] top_vga_display.v(115) " "Inferred latch for \"value\[9\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[10\] top_vga_display.v(115) " "Inferred latch for \"value\[10\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[11\] top_vga_display.v(115) " "Inferred latch for \"value\[11\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[12\] top_vga_display.v(115) " "Inferred latch for \"value\[12\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[13\] top_vga_display.v(115) " "Inferred latch for \"value\[13\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[14\] top_vga_display.v(115) " "Inferred latch for \"value\[14\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[15\] top_vga_display.v(115) " "Inferred latch for \"value\[15\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[16\] top_vga_display.v(115) " "Inferred latch for \"value\[16\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993692 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[17\] top_vga_display.v(115) " "Inferred latch for \"value\[17\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[18\] top_vga_display.v(115) " "Inferred latch for \"value\[18\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[19\] top_vga_display.v(115) " "Inferred latch for \"value\[19\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[20\] top_vga_display.v(115) " "Inferred latch for \"value\[20\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[21\] top_vga_display.v(115) " "Inferred latch for \"value\[21\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[22\] top_vga_display.v(115) " "Inferred latch for \"value\[22\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[23\] top_vga_display.v(115) " "Inferred latch for \"value\[23\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[24\] top_vga_display.v(115) " "Inferred latch for \"value\[24\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[25\] top_vga_display.v(115) " "Inferred latch for \"value\[25\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[26\] top_vga_display.v(115) " "Inferred latch for \"value\[26\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[27\] top_vga_display.v(115) " "Inferred latch for \"value\[27\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[28\] top_vga_display.v(115) " "Inferred latch for \"value\[28\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[29\] top_vga_display.v(115) " "Inferred latch for \"value\[29\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[30\] top_vga_display.v(115) " "Inferred latch for \"value\[30\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[31\] top_vga_display.v(115) " "Inferred latch for \"value\[31\]\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_2.11 top_vga_display.v(115) " "Inferred latch for \"case_2.11\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_2.10 top_vga_display.v(115) " "Inferred latch for \"case_2.10\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_2.01 top_vga_display.v(115) " "Inferred latch for \"case_2.01\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_2.00 top_vga_display.v(115) " "Inferred latch for \"case_2.00\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_.11 top_vga_display.v(115) " "Inferred latch for \"case_.11\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_.10 top_vga_display.v(115) " "Inferred latch for \"case_.10\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_.01 top_vga_display.v(115) " "Inferred latch for \"case_.01\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "case_.00 top_vga_display.v(115) " "Inferred latch for \"case_.00\" at top_vga_display.v(115)" {  } { { "src/top_vga_display.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732431993693 "|top_level|top_vga_display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_hex_ascii top_vga_display:display\|bin_to_hex_ascii:to_hex " "Elaborating entity \"bin_to_hex_ascii\" for hierarchy \"top_vga_display:display\|bin_to_hex_ascii:to_hex\"" {  } { { "src/top_vga_display.v" "to_hex" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_ascii top_vga_display:display\|bin_to_hex_ascii:to_hex\|to_ascii:digit7 " "Elaborating entity \"to_ascii\" for hierarchy \"top_vga_display:display\|bin_to_hex_ascii:to_hex\|to_ascii:digit7\"" {  } { { "src/bin_to_hex_ascii.sv" "digit7" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/bin_to_hex_ascii.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_hex_ascii_2 top_vga_display:display\|bin_to_hex_ascii_2:to_hex_2 " "Elaborating entity \"bin_to_hex_ascii_2\" for hierarchy \"top_vga_display:display\|bin_to_hex_ascii_2:to_hex_2\"" {  } { { "src/top_vga_display.v" "to_hex_2" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_ascii top_vga_display:display\|bin_to_ascii:to_ascii " "Elaborating entity \"bin_to_ascii\" for hierarchy \"top_vga_display:display\|bin_to_ascii:to_ascii\"" {  } { { "src/top_vga_display.v" "to_ascii" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_ascii_5 top_vga_display:display\|bin_to_ascii_5:to_ascii_5 " "Elaborating entity \"bin_to_ascii_5\" for hierarchy \"top_vga_display:display\|bin_to_ascii_5:to_ascii_5\"" {  } { { "src/top_vga_display.v" "to_ascii_5" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_ascii_3 top_vga_display:display\|bin_to_ascii_3:to_ascii_3 " "Elaborating entity \"bin_to_ascii_3\" for hierarchy \"top_vga_display:display\|bin_to_ascii_3:to_ascii_3\"" {  } { { "src/top_vga_display.v" "to_ascii_3" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_text_rom top_vga_display:display\|fixed_text_rom:fixed_rom " "Elaborating entity \"fixed_text_rom\" for hierarchy \"top_vga_display:display\|fixed_text_rom:fixed_rom\"" {  } { { "src/top_vga_display.v" "fixed_rom" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993825 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3840 0 4095 fixed_rom.v(8) " "Verilog HDL warning at fixed_rom.v(8): number of words (3840) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "src/fixed_rom.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/fixed_rom.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1732431993839 "|top_level|top_vga_display:display|fixed_text_rom:fixed_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fixed.data_a 0 fixed_rom.v(5) " "Net \"fixed.data_a\" at fixed_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "src/fixed_rom.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/fixed_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732431993910 "|top_level|top_vga_display:display|fixed_text_rom:fixed_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fixed.waddr_a 0 fixed_rom.v(5) " "Net \"fixed.waddr_a\" at fixed_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "src/fixed_rom.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/fixed_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732431993910 "|top_level|top_vga_display:display|fixed_text_rom:fixed_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fixed.we_a 0 fixed_rom.v(5) " "Net \"fixed.we_a\" at fixed_rom.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "src/fixed_rom.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/fixed_rom.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732431993910 "|top_level|top_vga_display:display|fixed_text_rom:fixed_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_test top_vga_display:display\|ascii_test:test " "Elaborating entity \"ascii_test\" for hierarchy \"top_vga_display:display\|ascii_test:test\"" {  } { { "src/top_vga_display.v" "test" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/top_vga_display.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 ascii_test.v(25) " "Verilog HDL assignment warning at ascii_test.v(25): truncated value with size 12 to match size of target (11)" {  } { { "src/ascii_test.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/ascii_test.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732431993949 "|top_level|top_vga_display:display|ascii_test:test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom top_vga_display:display\|ascii_test:test\|char_rom:rom " "Elaborating entity \"char_rom\" for hierarchy \"top_vga_display:display\|ascii_test:test\|char_rom:rom\"" {  } { { "src/ascii_test.v" "rom" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/ascii_test.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732431993951 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2020 0 4095 char_rom_file.v(10) " "Verilog HDL warning at char_rom_file.v(10): number of words (2020) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/char_rom_file.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1732431993963 "|top_level|top_vga_display:display|ascii_test:test|char_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 char_rom_file.v(7) " "Net \"rom.data_a\" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/char_rom_file.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732431994035 "|top_level|top_vga_display:display|ascii_test:test|char_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 char_rom_file.v(7) " "Net \"rom.waddr_a\" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/char_rom_file.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732431994035 "|top_level|top_vga_display:display|ascii_test:test|char_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 char_rom_file.v(7) " "Net \"rom.we_a\" at char_rom_file.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "src/char_rom_file.v" "" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/char_rom_file.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732431994036 "|top_level|top_vga_display:display|ascii_test:test|char_rom:rom"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top_vga_display:display\|ascii_test:test\|char_rom:rom\|rom " "RAM logic \"top_vga_display:display\|ascii_test:test\|char_rom:rom\|rom\" is uninferred due to asynchronous read logic" {  } { { "src/char_rom_file.v" "rom" { Text "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/src/char_rom_file.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1732431996128 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1732431996128 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/db/top_level.ram0_char_rom_78878f8d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/db/top_level.ram0_char_rom_78878f8d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1732431996161 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/db/top_level.ram0_fixed_text_rom_8cc2656d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/amirh/OneDrive/Documentos/ARQUITECTURA/Ensamblador monociclo/Quartus/db/top_level.ram0_fixed_text_rom_8cc2656d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1732431996192 ""}
