tdpram_4096x32.v,verilog,xil_defaultlib,../../../../rv32i.gen/sources_1/ip/tdpram_4096x32/sim/tdpram_4096x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
