
*** Running vivado
    with args -log test_env.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 357.336 ; gain = 99.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:46]
INFO: [Synth 8-638] synthesizing module 'mpg' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/mpg.vhd:42]
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/mpg.vhd:56]
WARNING: [Synth 8-614] signal 'btn' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/mpg.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'mpg' (1#1) [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/mpg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'ssd' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/ssd.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ssd' (2#1) [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/ssd.vhd:43]
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/instruction_fetch.vhd:48]
INFO: [Synth 8-638] synthesizing module 'rom_prog' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/rom_prog.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'rom_prog' (3#1) [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/rom_prog.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (4#1) [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/instruction_fetch.vhd:48]
INFO: [Synth 8-638] synthesizing module 'instruction_decode' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/instruction_decode.vhd:49]
INFO: [Synth 8-638] synthesizing module 'reg_file' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/reg_file.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (5#1) [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/reg_file.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'instruction_decode' (6#1) [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/instruction_decode.vhd:49]
INFO: [Synth 8-638] synthesizing module 'control_unit' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/control_unit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (7#1) [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/control_unit.vhd:47]
INFO: [Synth 8-638] synthesizing module 'execution_unit' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/execution_unit.vhd:51]
WARNING: [Synth 8-614] signal 'rd2' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/execution_unit.vhd:91]
WARNING: [Synth 8-614] signal 'ext_imm' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/execution_unit.vhd:91]
WARNING: [Synth 8-614] signal 'alu_res_aux' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/execution_unit.vhd:91]
WARNING: [Synth 8-3848] Net test in module/entity execution_unit does not have driver. [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/execution_unit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'execution_unit' (8#1) [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/execution_unit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'data_memory' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/data_memory.vhd:46]
WARNING: [Synth 8-614] signal 'address' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/data_memory.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (9#1) [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/data_memory.vhd:46]
WARNING: [Synth 8-614] signal 'current_instruction' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:133]
WARNING: [Synth 8-614] signal 'next_instr_address' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:133]
WARNING: [Synth 8-614] signal 'rf_rs' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:133]
WARNING: [Synth 8-614] signal 'rf_rt' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:133]
WARNING: [Synth 8-614] signal 'ext_imm' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:133]
WARNING: [Synth 8-614] signal 'alu_res' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:133]
WARNING: [Synth 8-614] signal 'mem_data' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:133]
WARNING: [Synth 8-614] signal 'write_data_reg' is read in the process but is not in the sensitivity list [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:133]
WARNING: [Synth 8-3848] Net jump in module/entity test_env does not have driver. [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'test_env' (10#1) [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/test_env.vhd:46]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[15]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[14]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[13]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[12]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[11]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[10]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[9]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[8]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[7]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[6]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[5]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[4]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[3]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[2]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[1]
WARNING: [Synth 8-3331] design execution_unit has unconnected port test[0]
WARNING: [Synth 8-3331] design instruction_decode has unconnected port instruction[15]
WARNING: [Synth 8-3331] design instruction_decode has unconnected port instruction[14]
WARNING: [Synth 8-3331] design instruction_decode has unconnected port instruction[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.598 ; gain = 154.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.598 ; gain = 154.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 412.598 ; gain = 154.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 733.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 733.344 ; gain = 475.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 733.344 ; gain = 475.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 733.344 ; gain = 475.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'q1_reg' [A:/Fpga ramp up/Mips-1 id/MIPS.srcs/sources_1/new/mpg.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 733.344 ; gain = 475.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---RAMs : 
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	 257 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ssd 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module rom_prog 
Detailed RTL Component Info : 
+---Muxes : 
	 257 Input     16 Bit        Muxes := 1     
Module instruction_fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module reg_file 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
Module instruction_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
Module execution_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
Module data_memory 
Detailed RTL Component Info : 
+---RAMs : 
	              256 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design test_env has port led[5] driven by constant 1
WARNING: [Synth 8-3917] design test_env has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design test_env has port led[1] driven by constant 0
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 733.344 ; gain = 475.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                    | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------------+-----------+----------------------+-----------------+
|test_env    | DataMemory/ram_reg                            | Implied   | 16 x 16              | RAM16X1S x 16   | 
|test_env    | InstructionDecode/register_file/registers_reg | Implied   | 8 x 16               | RAM32M x 6      | 
+------------+-----------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 737.582 ; gain = 479.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 737.879 ; gain = 480.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                    | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------------------------------------+-----------+----------------------+-----------------+
|test_env    | DataMemory/ram_reg                            | Implied   | 16 x 16              | RAM16X1S x 16   | 
|test_env    | InstructionDecode/register_file/registers_reg | Implied   | 8 x 16               | RAM32M x 6      | 
+------------+-----------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 753.363 ; gain = 495.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.363 ; gain = 495.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.363 ; gain = 495.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.363 ; gain = 495.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.363 ; gain = 495.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.363 ; gain = 495.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.363 ; gain = 495.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    16|
|3     |LUT1     |     4|
|4     |LUT2     |     9|
|5     |LUT3     |    20|
|6     |LUT4     |    37|
|7     |LUT5     |     9|
|8     |LUT6     |    41|
|9     |MUXF7    |    15|
|10    |RAM16X1S |    16|
|11    |RAM32M   |     6|
|12    |FDCE     |    16|
|13    |FDRE     |    40|
|14    |LD       |     4|
|15    |IBUF     |     8|
|16    |OBUF     |    23|
|17    |OBUFT    |     4|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+-------------------+------+
|      |Instance              |Module             |Cells |
+------+----------------------+-------------------+------+
|1     |top                   |                   |   269|
|2     |  DataMemory          |data_memory        |    17|
|3     |  ExecutionUnit       |execution_unit     |     8|
|4     |  InstructionDecode   |instruction_decode |    60|
|5     |    register_file     |reg_file           |    60|
|6     |  InstructionFetch    |instruction_fetch  |    84|
|7     |  mono_pulse_if_reset |mpg                |     4|
|8     |  mono_pulse_if_wen   |mpg_0              |    29|
|9     |  mono_pulse_mem_wen  |mpg_1              |     3|
|10    |  mono_pulse_rf_wen   |mpg_2              |     3|
|11    |  seven_seg_display   |ssd                |    25|
+------+----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.363 ; gain = 495.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 753.363 ; gain = 174.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 753.363 ; gain = 495.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LD => LDCE: 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 756.875 ; gain = 512.164
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'A:/Fpga ramp up/Mips-1 id/MIPS.runs/synth_1/test_env.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 756.875 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 29 00:49:53 2018...
