Memory Management Simulator
Type 'help' for commands

memsim> Switched to Cache Simulator mode
memsim> L1 initialized: 1024 bytes, 64 byte blocks, 4-way associative, 4 sets
memsim> Address 0x0: MISS
memsim> Address 0x40: MISS
memsim> Address 0x80: MISS
memsim> Address 0xc0: MISS
memsim> Address 0x0: HIT
memsim> Address 0x40: HIT
memsim> Address 0x100: MISS
memsim> Address 0x140: MISS
memsim> Address 0x180: MISS
memsim> Address 0x1c0: MISS
memsim> Address 0x0: HIT
memsim> 
=== L1 Statistics ===
Total accesses: 11
Hits: 3
Misses: 8
Hit ratio: 27.27%
Miss ratio: 72.73%
============================

memsim> Cache statistics reset
memsim> Address 0x3e8: MISS
memsim> Address 0x7d0: MISS
memsim> Address 0xbb8: MISS
memsim> Address 0x3e8: HIT
memsim> 
=== L1 Statistics ===
Total accesses: 4
Hits: 1
Misses: 3
Hit ratio: 25.00%
Miss ratio: 75.00%
============================

memsim> Exiting simulator...
