[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-10T21:33:09+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello everyone,<br/> I have just started to use MounRiver Studio with the CH32V307 microcontroller. I have some experience with the STM Cube IDE, so figured that they have a lot in common in terms of looks. </p> <p>The STM has this very nice Library Documentation: <a href=\"http://stm32.kosyak.info/doc/index.html\">http://stm32.kosyak.info/doc/index.html</a></p> <p>Is there something similar for the MounRiver and the C functions used in it?</p> <p>I tried already to find something on the net and there is nothing except the examples on github. </p> <p>Many thanks for your help! </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/sasasasa1100\"> /u/sasasasa1100 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j8a340/mounriver_studio_library_reference_for_cc/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j8a340/mounriver_studio_library_reference_for_cc/\">[comments]</a>",
        "id": 2291511,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j8a340/mounriver_studio_library_reference_for_cc",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "MounRiver Studio Library Reference for C/C++",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-10T17:31:25+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>1, M1 8xspacemit x60 1.8ghz 2, Eswin eic7700x , 4x1.4 mhz</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/dragon_Bridge_34\"> /u/dragon_Bridge_34 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j848pv/what_is_the_best_soc_riscv64/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j848pv/what_is_the_best_soc_riscv64/\">[comments]</a></span>",
        "id": 2289390,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j848pv/what_is_the_best_soc_riscv64",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "What is the best SoC, riscV64",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-10T16:33:32+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>vvp a.out.vvp Say nothing ? Does it mean there&#39;s no flaws in the design ? Help please.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Full-Engineering-418\"> /u/Full-Engineering-418 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j82tz1/i_make_a_microcontroller_in_risc_v_but_vvp/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j82tz1/i_make_a_microcontroller_in_risc_v_but_vvp/\">[comments]</a></span>",
        "id": 2289391,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j82tz1/i_make_a_microcontroller_in_risc_v_but_vvp",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "I make a microcontroller in RISC V but vvp returns nothing",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-10T13:33:55+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j7ypqf/blog_to_boldly_bigendian_where_no_one_has/\"> <img src=\"https://external-preview.redd.it/w180i-qKmsSRd141Ty5oFvgYVelBGottQIbX64VWgjY.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=d800185d625d2b16c5d1ef5fcca94f419f99c8f6\" alt=\"Blog: To boldly big-endian where no one has big-endianded before\" title=\"Blog: To boldly big-endian where no one has big-endianded before\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/CT_Kernel\"> /u/CT_Kernel </a> <br/> <span><a href=\"https://www.codethink.co.uk/articles/risc-v-big-endian-support-runtime-testing/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j7ypqf/blog_to_boldly_bigendian_where_no_one_has/\">[comments]</a></span> </td></tr></table>",
        "id": 2287713,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j7ypqf/blog_to_boldly_bigendian_where_no_one_has",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/w180i-qKmsSRd141Ty5oFvgYVelBGottQIbX64VWgjY.jpg?width=640&crop=smart&auto=webp&s=d800185d625d2b16c5d1ef5fcca94f419f99c8f6",
        "title": "Blog: To boldly big-endian where no one has big-endianded before",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-10T12:50:50+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><code>mvendorid</code> is somehow retreived by kernel and thus my module can decode the vendor name. But when it comes to processor name, I&#39;m not finding any Registers specification which encode an ASCII string like the x86 CPUID or even a bunch of bits to guess a name from. Not sure about the Device Tree neither. What would you suggest?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/CyrIng\"> /u/CyrIng </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j7xuwy/decode_the_processor_name/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j7xuwy/decode_the_processor_name/\">[comments]</a></span>",
        "id": 2286969,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j7xuwy/decode_the_processor_name",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Decode the processor name",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-10T11:40:27+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j7wmj4/orange_pi_rv2_248g_ddr_octacore_riscv_development/\"> <img src=\"https://external-preview.redd.it/s0dmc1sMeoUB40NxiSM7s0gCH-sABzGPRKx9gfAEPm8.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=3fdfd715813d54f137cf021570c7bb8790117c1d\" alt=\"Orange Pi RV2 2/4/8G DDR Octa-Core RISC-V Development Board - 8Core RISC-V, 2Tops AI, PCIe, USB3.0 and so on - AnalogLamb - 39.9USD\" title=\"Orange Pi RV2 2/4/8G DDR Octa-Core RISC-V Development Board - 8Core RISC-V, 2Tops AI, PCIe, USB3.0 and so on - AnalogLamb - 39.9USD\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Capable_Ad7236\"> /u/Capable_Ad7236 </a> <br/> <span><a href=\"https://www.analoglamb.com/shop/ai/orange-pi-rv2-2g-octa-core-risc-v-development-board/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j7wmj4/orange_pi_rv2_248g_ddr_octacore_riscv_development/\">[comments]</a></span> </td></tr></table>",
        "id": 2286968,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j7wmj4/orange_pi_rv2_248g_ddr_octacore_riscv_development",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/s0dmc1sMeoUB40NxiSM7s0gCH-sABzGPRKx9gfAEPm8.jpg?width=640&crop=smart&auto=webp&s=3fdfd715813d54f137cf021570c7bb8790117c1d",
        "title": "Orange Pi RV2 2/4/8G DDR Octa-Core RISC-V Development Board - 8Core RISC-V, 2Tops AI, PCIe, USB3.0 and so on - AnalogLamb - 39.9USD",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-03-10T09:43:27+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1j7uxjb/dcroma_riscv_ai_pc_riscv_mainboard_ii_for/\"> <img src=\"https://external-preview.redd.it/VSPE5Peac9SlXvRvLzt7b2unB0uFflEvttdvGllc_DM.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=9a8a6014455be3deb88d80efbddaa31675656a19\" alt=\"DC-ROMA RISC-V AI PC, RISC-V Mainboard II for Framework Laptop 13 (preorder)\" title=\"DC-ROMA RISC-V AI PC, RISC-V Mainboard II for Framework Laptop 13 (preorder)\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/camel-cdr-\"> /u/camel-cdr- </a> <br/> <span><a href=\"https://store.deepcomputing.io/products/dc-roma-ai-pc-risc-v-mainboard-ii-for-framework-laptop-13\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1j7uxjb/dcroma_riscv_ai_pc_riscv_mainboard_ii_for/\">[comments]</a></span> </td></tr></table>",
        "id": 2285893,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1j7uxjb/dcroma_riscv_ai_pc_riscv_mainboard_ii_for",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/VSPE5Peac9SlXvRvLzt7b2unB0uFflEvttdvGllc_DM.jpg?width=640&crop=smart&auto=webp&s=9a8a6014455be3deb88d80efbddaa31675656a19",
        "title": "DC-ROMA RISC-V AI PC, RISC-V Mainboard II for Framework Laptop 13 (preorder)",
        "vote": 0
    }
]