`timescale 1ns/1ps
module tb_aludec();
input logic [5:0] funct;
input logic [1:0] aluop;

clc = ~clk #5;

$initial
begin
	// R-Type
	aluop = 2'b10; 
	// Add
	funct = 6'b100000; #10;
	// sub
	funct = 6'b100010; #10;
	// and
	funct = 6'b100100; #10;
	// or
	funct = 6'b100101; #10;
	// slt
	funct = 6'b101010; #10;

	// lw/sw/addi
	aluop = 2'b00; #10;

	// beq
	aluop = 2'b01; #10;

end
$final

endmodule
