// Seed: 3466708146
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5,
    id_6
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = id_4 == id_2;
  id_8(
      .id_0(1'b0), .id_1(1)
  );
  wire id_9;
  supply0 id_10 = 0;
  assign id_5 = 1'b0;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    output tri id_2,
    output wand id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    input uwire id_7
    , id_20,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    output logic id_12,
    output logic id_13,
    input uwire id_14,
    input supply0 id_15,
    output supply1 id_16,
    output wand id_17,
    output supply1 id_18
);
  always @(negedge 1)
    if (1'b0)
      if (id_6)
        if (id_15 != 1) begin
          id_0 <= 1;
        end else if (1) begin
          if (~id_10) begin
            $display(~id_11, id_9);
            id_2 = id_6 == 1;
            id_17 += 1;
            id_12 <= ("");
          end else id_13 <= 1;
        end else begin
          id_0 <= 1;
        end
  module_0(
      id_20, id_20, id_20, id_20, id_20, id_20, id_20
  );
endmodule
