// Seed: 3518066750
module module_0 (
    output wor id_0,
    output tri id_1,
    input uwire id_2,
    input supply1 id_3,
    output wire id_4
);
  logic id_6;
  wire  id_7;
  initial $clog2(59);
  ;
  supply1 id_8;
  assign module_1.id_2 = 0;
  logic id_9;
  assign id_8 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    output supply1 id_3,
    input tri id_4,
    output tri id_5,
    output wand id_6
);
  assign id_3 = 1;
  xor primCall (id_5, id_2, id_1, id_4, id_0);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_2,
      id_5
  );
endmodule
