////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : SSeg7_Dev.vf
// /___/   /\     Timestamp : 08/11/2020 13:49:37
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -sympath C:/neko/lab3/ipcore_dir -intstyle ise -family kintex7 -verilog C:/neko/lab3/SSeg7_Dev.vf -w C:/neko/lab3/SSeg7_Dev.sch
//Design Name: SSeg7_Dev
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module SSeg7_Dev(clk, 
                 flash, 
                 Hexs, 
                 LES, 
                 point, 
                 rst, 
                 Start, 
                 SW0, 
                 seg_clk, 
                 seg_clrn, 
                 seg_out, 
                 SEG_PEN);

    input clk;
    input flash;
    input [31:0] Hexs;
    input [7:0] LES;
    input [7:0] point;
    input rst;
    input Start;
    input SW0;
   output seg_clk;
   output seg_clrn;
   output seg_out;
   output SEG_PEN;
   
   wire [63:0] XLXN_1;
   wire [63:0] XLXN_2;
   wire [63:0] XLXN_9;
   
   MUX2T1_64  MUXSH2M (.I0(XLXN_1[63:0]), 
                      .I1(XLXN_2[63:0]), 
                      .s(SW0), 
                      .o(XLXN_9[63:0]));
   HexTo8SEG  SM1 (.flash(flash), 
                  .Hexs(Hexs[31:0]), 
                  .LES(LES[7:0]), 
                  .point(point[7:0]), 
                  .SEG_TXT(XLXN_1[63:0]));
   SSeg_map  SM3 (.Disp_num({Hexs[31:0], Hexs[31:0]}), 
                 .Seg_map(XLXN_2[63:0]));
   P2S  XLXI_1 (.clk(clk), 
               .P_Data(XLXN_9[63:0]), 
               .rst(rst), 
               .Serial(Start), 
               .EN(SEG_PEN), 
               .sout(seg_out), 
               .s_clk(seg_clk), 
               .s_clrn(seg_clrn));
endmodule
