vhdl work "C:\Xilinx\Projects\DLP-FGPA\lab1\and_gate.vhd"
