--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 177217 paths analyzed, 990 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.312ns.
--------------------------------------------------------------------------------
Slack:                  6.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.240ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.715 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_0 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   M_ball_speed_q[3]
                                                       M_ball_speed_q_0
    SLICE_X4Y46.A2       net (fanout=2)        0.910   M_ball_speed_q[0]
    SLICE_X4Y46.COUT     Topcya                0.482   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lutdi11
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     13.240ns (2.289ns logic, 10.951ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  6.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.232ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.715 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_0 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.AQ       Tcko                  0.476   M_ball_speed_q[3]
                                                       M_ball_speed_q_0
    SLICE_X4Y46.A2       net (fanout=2)        0.910   M_ball_speed_q[0]
    SLICE_X4Y46.COUT     Topcya                0.474   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lut<0>1
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     13.232ns (2.281ns logic, 10.951ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  6.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.117ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.715 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.BQ       Tcko                  0.476   M_ball_speed_q[3]
                                                       M_ball_speed_q_1
    SLICE_X4Y46.A3       net (fanout=2)        0.787   M_ball_speed_q[1]
    SLICE_X4Y46.COUT     Topcya                0.482   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lutdi11
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     13.117ns (2.289ns logic, 10.828ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  6.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.109ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.715 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.BQ       Tcko                  0.476   M_ball_speed_q[3]
                                                       M_ball_speed_q_1
    SLICE_X4Y46.A3       net (fanout=2)        0.787   M_ball_speed_q[1]
    SLICE_X4Y46.COUT     Topcya                0.474   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lut<0>1
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     13.109ns (2.281ns logic, 10.828ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_21 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.998ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.715 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_21 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.CQ       Tcko                  0.525   M_speeds_q[21]
                                                       M_speeds_q_21
    SLICE_X4Y48.C1       net (fanout=1)        0.942   M_speeds_q[21]
    SLICE_X4Y48.COUT     Topcyc                0.351   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lutdi10
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.998ns (2.021ns logic, 10.977ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  6.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_21 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.975ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.715 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_21 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.CQ       Tcko                  0.525   M_speeds_q[21]
                                                       M_speeds_q_21
    SLICE_X4Y48.C1       net (fanout=1)        0.942   M_speeds_q[21]
    SLICE_X4Y48.COUT     Topcyc                0.328   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lut<10>
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.975ns (1.998ns logic, 10.977ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  6.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_17 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.936ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.715 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_17 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.525   M_speeds_q[21]
                                                       M_speeds_q_17
    SLICE_X4Y48.B2       net (fanout=2)        0.748   M_speeds_q[17]
    SLICE_X4Y48.COUT     Topcyb                0.483   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lut<9>
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.936ns (2.153ns logic, 10.783ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.996ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.715 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   M_ball_speed_q[3]
                                                       M_ball_speed_q_3
    SLICE_X4Y46.B3       net (fanout=2)        0.665   M_ball_speed_q[3]
    SLICE_X4Y46.COUT     Topcyb                0.483   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lut<1>1
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.996ns (2.290ns logic, 10.706ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  6.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_17 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.926ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.715 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_17 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.525   M_speeds_q[21]
                                                       M_speeds_q_17
    SLICE_X4Y48.A4       net (fanout=2)        0.739   M_speeds_q[17]
    SLICE_X4Y48.COUT     Topcya                0.482   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lutdi8
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.926ns (2.152ns logic, 10.774ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  6.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_17 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.918ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.715 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_17 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.525   M_speeds_q[21]
                                                       M_speeds_q_17
    SLICE_X4Y48.A4       net (fanout=2)        0.739   M_speeds_q[17]
    SLICE_X4Y48.COUT     Topcya                0.474   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lut<8>
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.918ns (2.144ns logic, 10.774ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  6.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_6 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.978ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_6 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.CQ       Tcko                  0.476   M_ball_speed_q[7]
                                                       M_ball_speed_q_6
    SLICE_X4Y46.D2       net (fanout=2)        0.787   M_ball_speed_q[6]
    SLICE_X4Y46.COUT     Topcyd                0.343   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lutdi31
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.978ns (2.150ns logic, 10.828ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  6.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_14 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.914ns (Levels of Logic = 6)
  Clock Path Skew:      -0.101ns (0.715 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_14 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.CQ       Tcko                  0.476   M_ball_speed_q[15]
                                                       M_ball_speed_q_14
    SLICE_X4Y47.D2       net (fanout=2)        0.819   M_ball_speed_q[14]
    SLICE_X4Y47.COUT     Topcyd                0.343   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_lutdi71
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.914ns (2.057ns logic, 10.857ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  6.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_11 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.972ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_11 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   M_ball_speed_q[11]
                                                       M_ball_speed_q_11
    SLICE_X4Y47.B2       net (fanout=2)        0.737   M_ball_speed_q[11]
    SLICE_X4Y47.COUT     Topcyb                0.483   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_lut<5>
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.972ns (2.197ns logic, 10.775ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  6.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_16 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.903ns (Levels of Logic = 5)
  Clock Path Skew:      -0.100ns (0.715 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_16 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   M_ball_speed_q[19]
                                                       M_ball_speed_q_16
    SLICE_X4Y48.A2       net (fanout=3)        0.765   M_ball_speed_q[16]
    SLICE_X4Y48.COUT     Topcya                0.482   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lutdi8
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.903ns (2.103ns logic, 10.800ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  6.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_8 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.960ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_8 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.AQ       Tcko                  0.476   M_ball_speed_q[11]
                                                       M_ball_speed_q_8
    SLICE_X4Y47.A2       net (fanout=2)        0.726   M_ball_speed_q[8]
    SLICE_X4Y47.COUT     Topcya                0.482   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_lutdi41
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.960ns (2.196ns logic, 10.764ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  6.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_16 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.895ns (Levels of Logic = 5)
  Clock Path Skew:      -0.100ns (0.715 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_16 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.AQ       Tcko                  0.476   M_ball_speed_q[19]
                                                       M_ball_speed_q_16
    SLICE_X4Y48.A2       net (fanout=3)        0.765   M_ball_speed_q[16]
    SLICE_X4Y48.COUT     Topcya                0.474   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lut<8>
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.895ns (2.095ns logic, 10.800ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  6.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_8 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.952ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_8 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.AQ       Tcko                  0.476   M_ball_speed_q[11]
                                                       M_ball_speed_q_8
    SLICE_X4Y47.A2       net (fanout=2)        0.726   M_ball_speed_q[8]
    SLICE_X4Y47.COUT     Topcya                0.474   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_lut<4>1
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.952ns (2.188ns logic, 10.764ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  6.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_15 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.885ns (Levels of Logic = 6)
  Clock Path Skew:      -0.101ns (0.715 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_15 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_ball_speed_q[15]
                                                       M_ball_speed_q_15
    SLICE_X4Y47.D3       net (fanout=2)        0.790   M_ball_speed_q[15]
    SLICE_X4Y47.COUT     Topcyd                0.343   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_lutdi71
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.885ns (2.057ns logic, 10.828ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  6.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_6 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.947ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_6 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.CQ       Tcko                  0.476   M_ball_speed_q[7]
                                                       M_ball_speed_q_6
    SLICE_X4Y46.D2       net (fanout=2)        0.787   M_ball_speed_q[6]
    SLICE_X4Y46.COUT     Topcyd                0.312   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lut<3>1
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.947ns (2.119ns logic, 10.828ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  6.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_14 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.883ns (Levels of Logic = 6)
  Clock Path Skew:      -0.101ns (0.715 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_14 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.CQ       Tcko                  0.476   M_ball_speed_q[15]
                                                       M_ball_speed_q_14
    SLICE_X4Y47.D2       net (fanout=2)        0.819   M_ball_speed_q[14]
    SLICE_X4Y47.COUT     Topcyd                0.312   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_lut<7>1
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.883ns (2.026ns logic, 10.857ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_4 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.924ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_4 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.476   M_ball_speed_q[7]
                                                       M_ball_speed_q_4
    SLICE_X4Y46.C2       net (fanout=2)        0.725   M_ball_speed_q[4]
    SLICE_X4Y46.COUT     Topcyc                0.351   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lutdi21
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.924ns (2.158ns logic, 10.766ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  7.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_15 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.854ns (Levels of Logic = 6)
  Clock Path Skew:      -0.101ns (0.715 - 0.816)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_15 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.DQ       Tcko                  0.476   M_ball_speed_q[15]
                                                       M_ball_speed_q_15
    SLICE_X4Y47.D3       net (fanout=2)        0.790   M_ball_speed_q[15]
    SLICE_X4Y47.COUT     Topcyd                0.312   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_lut<7>1
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.854ns (2.026ns logic, 10.828ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  7.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_speeds_q_17 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.843ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.715 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_speeds_q_17 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AQ       Tcko                  0.525   M_speeds_q[21]
                                                       M_speeds_q_17
    SLICE_X4Y48.B2       net (fanout=2)        0.748   M_speeds_q[17]
    SLICE_X4Y48.COUT     Topcyb                0.390   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lutdi9
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.843ns (2.060ns logic, 10.783ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  7.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_20 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.715 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_20 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.AQ       Tcko                  0.476   M_ball_speed_q[21]
                                                       M_ball_speed_q_20
    SLICE_X4Y48.C3       net (fanout=8)        0.835   M_ball_speed_q[20]
    SLICE_X4Y48.COUT     Topcyc                0.351   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lutdi10
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.842ns (1.972ns logic, 10.870ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  7.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.903ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.715 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.DQ       Tcko                  0.476   M_ball_speed_q[3]
                                                       M_ball_speed_q_3
    SLICE_X4Y46.B3       net (fanout=2)        0.665   M_ball_speed_q[3]
    SLICE_X4Y46.COUT     Topcyb                0.390   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lutdi12
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.903ns (2.197ns logic, 10.706ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  7.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_4 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.901ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.715 - 0.753)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_4 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y46.AQ       Tcko                  0.476   M_ball_speed_q[7]
                                                       M_ball_speed_q_4
    SLICE_X4Y46.C2       net (fanout=2)        0.725   M_ball_speed_q[4]
    SLICE_X4Y46.COUT     Topcyc                0.328   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lut<2>1
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.901ns (2.135ns logic, 10.766ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  7.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.886ns (Levels of Logic = 7)
  Clock Path Skew:      -0.037ns (0.715 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.CQ       Tcko                  0.476   M_ball_speed_q[3]
                                                       M_ball_speed_q_2
    SLICE_X4Y46.B4       net (fanout=2)        0.555   M_ball_speed_q[2]
    SLICE_X4Y46.COUT     Topcyb                0.483   Mcompar_n0057_cy[3]
                                                       Mcompar_n0057_lut<1>1
                                                       Mcompar_n0057_cy<3>
    SLICE_X4Y47.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[3]
    SLICE_X4Y47.COUT     Tbyp                  0.093   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.886ns (2.290ns logic, 10.596ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  7.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_20 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.819ns (Levels of Logic = 5)
  Clock Path Skew:      -0.099ns (0.715 - 0.814)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_20 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y50.AQ       Tcko                  0.476   M_ball_speed_q[21]
                                                       M_ball_speed_q_20
    SLICE_X4Y48.C3       net (fanout=8)        0.835   M_ball_speed_q[20]
    SLICE_X4Y48.COUT     Topcyc                0.328   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lut<10>
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.819ns (1.949ns logic, 10.870ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  7.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_11 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.879ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.715 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_11 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.476   M_ball_speed_q[11]
                                                       M_ball_speed_q_11
    SLICE_X4Y47.B2       net (fanout=2)        0.737   M_ball_speed_q[11]
    SLICE_X4Y47.COUT     Topcyb                0.390   Mcompar_n0057_cy[7]
                                                       Mcompar_n0057_lutdi5
                                                       Mcompar_n0057_cy<7>
    SLICE_X4Y48.CIN      net (fanout=1)        0.003   Mcompar_n0057_cy[7]
    SLICE_X4Y48.COUT     Tbyp                  0.093   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.879ns (2.104ns logic, 10.775ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  7.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_ball_speed_q_19 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.100ns (0.715 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_ball_speed_q_19 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.DQ       Tcko                  0.476   M_ball_speed_q[19]
                                                       M_ball_speed_q_19
    SLICE_X4Y48.B3       net (fanout=3)        0.672   M_ball_speed_q[19]
    SLICE_X4Y48.COUT     Topcyb                0.483   Mcompar_n0057_cy[11]
                                                       Mcompar_n0057_lut<9>
                                                       Mcompar_n0057_cy<11>
    SLICE_X11Y29.B2      net (fanout=74)       3.163   Mcompar_n0057_cy[11]
    SLICE_X11Y29.B       Tilo                  0.259   M_alu_a[1]
                                                       Mmux_M_alu_a93
    SLICE_X15Y32.C3      net (fanout=6)        1.352   M_alu_a[2]
    SLICE_X15Y32.C       Tilo                  0.259   Mmux_M_alu_a101
                                                       alu/out<2>1
    SLICE_X11Y31.A2      net (fanout=1)        1.274   alu/out[2]
    SLICE_X11Y31.A       Tilo                  0.259   N128
                                                       alu/out<2>2
    SLICE_X12Y44.D3      net (fanout=6)        1.839   M_alu_out[2]
    SLICE_X12Y44.D       Tilo                  0.254   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3-In3
    SLICE_X11Y30.CX      net (fanout=1)        2.407   M_state_q_FSM_FFd3-In
    SLICE_X11Y30.CLK     Tdick                 0.114   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                     12.811ns (2.104ns logic, 10.707ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_sync_out/CLK
  Logical resource: button_start/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_sync_out/CLK
  Logical resource: button_p1/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_sync_out/CLK
  Logical resource: button_p2/button_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_0/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_1/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_2/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[3]/CLK
  Logical resource: M_delay_q_3/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_4/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_5/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_6/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[7]/CLK
  Logical resource: M_delay_q_7/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_8/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_9/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_10/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[11]/CLK
  Logical resource: M_delay_q_11/CK
  Location pin: SLICE_X0Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[15]/CLK
  Logical resource: M_delay_q_12/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[15]/CLK
  Logical resource: M_delay_q_13/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[15]/CLK
  Logical resource: M_delay_q_14/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[15]/CLK
  Logical resource: M_delay_q_15/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[19]/CLK
  Logical resource: M_delay_q_16/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[19]/CLK
  Logical resource: M_delay_q_17/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[19]/CLK
  Logical resource: M_delay_q_18/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[19]/CLK
  Logical resource: M_delay_q_19/CK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[23]/CLK
  Logical resource: M_delay_q_20/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[23]/CLK
  Logical resource: M_delay_q_21/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[23]/CLK
  Logical resource: M_delay_q_22/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[23]/CLK
  Logical resource: M_delay_q_23/CK
  Location pin: SLICE_X0Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_delay_q[24]/CLK
  Logical resource: M_delay_q_24/CK
  Location pin: SLICE_X0Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: button_p2/button_cond/M_ctr_q[3]/CLK
  Logical resource: button_p2/button_cond/M_ctr_q_0/CK
  Location pin: SLICE_X16Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.312|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 177217 paths, 0 nets, and 1433 connections

Design statistics:
   Minimum period:  13.312ns{1}   (Maximum frequency:  75.120MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 16:32:51 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



