Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Nov  4 10:00:56 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/Desktop/timing42.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (320)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (60)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (320)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[24] (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/G
wbtoaxi_u/wbs_dat_o_reg[10]/G
wbtoaxi_u/wbs_dat_o_reg[11]/G
wbtoaxi_u/wbs_dat_o_reg[12]/G
wbtoaxi_u/wbs_dat_o_reg[13]/G
wbtoaxi_u/wbs_dat_o_reg[14]/G
wbtoaxi_u/wbs_dat_o_reg[15]/G
wbtoaxi_u/wbs_dat_o_reg[16]/G
wbtoaxi_u/wbs_dat_o_reg[17]/G
wbtoaxi_u/wbs_dat_o_reg[18]/G
wbtoaxi_u/wbs_dat_o_reg[19]/G
wbtoaxi_u/wbs_dat_o_reg[1]/G
wbtoaxi_u/wbs_dat_o_reg[20]/G
wbtoaxi_u/wbs_dat_o_reg[21]/G
wbtoaxi_u/wbs_dat_o_reg[22]/G
wbtoaxi_u/wbs_dat_o_reg[23]/G
wbtoaxi_u/wbs_dat_o_reg[24]/G
wbtoaxi_u/wbs_dat_o_reg[25]/G
wbtoaxi_u/wbs_dat_o_reg[26]/G
wbtoaxi_u/wbs_dat_o_reg[27]/G
wbtoaxi_u/wbs_dat_o_reg[28]/G
wbtoaxi_u/wbs_dat_o_reg[29]/G
wbtoaxi_u/wbs_dat_o_reg[2]/G
wbtoaxi_u/wbs_dat_o_reg[30]/G
wbtoaxi_u/wbs_dat_o_reg[31]/G
wbtoaxi_u/wbs_dat_o_reg[3]/G
wbtoaxi_u/wbs_dat_o_reg[4]/G
wbtoaxi_u/wbs_dat_o_reg[5]/G
wbtoaxi_u/wbs_dat_o_reg[6]/G
wbtoaxi_u/wbs_dat_o_reg[7]/G
wbtoaxi_u/wbs_dat_o_reg[8]/G
wbtoaxi_u/wbs_dat_o_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[25] (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/G
wbtoaxi_u/wbs_dat_o_reg[10]/G
wbtoaxi_u/wbs_dat_o_reg[11]/G
wbtoaxi_u/wbs_dat_o_reg[12]/G
wbtoaxi_u/wbs_dat_o_reg[13]/G
wbtoaxi_u/wbs_dat_o_reg[14]/G
wbtoaxi_u/wbs_dat_o_reg[15]/G
wbtoaxi_u/wbs_dat_o_reg[16]/G
wbtoaxi_u/wbs_dat_o_reg[17]/G
wbtoaxi_u/wbs_dat_o_reg[18]/G
wbtoaxi_u/wbs_dat_o_reg[19]/G
wbtoaxi_u/wbs_dat_o_reg[1]/G
wbtoaxi_u/wbs_dat_o_reg[20]/G
wbtoaxi_u/wbs_dat_o_reg[21]/G
wbtoaxi_u/wbs_dat_o_reg[22]/G
wbtoaxi_u/wbs_dat_o_reg[23]/G
wbtoaxi_u/wbs_dat_o_reg[24]/G
wbtoaxi_u/wbs_dat_o_reg[25]/G
wbtoaxi_u/wbs_dat_o_reg[26]/G
wbtoaxi_u/wbs_dat_o_reg[27]/G
wbtoaxi_u/wbs_dat_o_reg[28]/G
wbtoaxi_u/wbs_dat_o_reg[29]/G
wbtoaxi_u/wbs_dat_o_reg[2]/G
wbtoaxi_u/wbs_dat_o_reg[30]/G
wbtoaxi_u/wbs_dat_o_reg[31]/G
wbtoaxi_u/wbs_dat_o_reg[3]/G
wbtoaxi_u/wbs_dat_o_reg[4]/G
wbtoaxi_u/wbs_dat_o_reg[5]/G
wbtoaxi_u/wbs_dat_o_reg[6]/G
wbtoaxi_u/wbs_dat_o_reg[7]/G
wbtoaxi_u/wbs_dat_o_reg[8]/G
wbtoaxi_u/wbs_dat_o_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[26] (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/G
wbtoaxi_u/wbs_dat_o_reg[10]/G
wbtoaxi_u/wbs_dat_o_reg[11]/G
wbtoaxi_u/wbs_dat_o_reg[12]/G
wbtoaxi_u/wbs_dat_o_reg[13]/G
wbtoaxi_u/wbs_dat_o_reg[14]/G
wbtoaxi_u/wbs_dat_o_reg[15]/G
wbtoaxi_u/wbs_dat_o_reg[16]/G
wbtoaxi_u/wbs_dat_o_reg[17]/G
wbtoaxi_u/wbs_dat_o_reg[18]/G
wbtoaxi_u/wbs_dat_o_reg[19]/G
wbtoaxi_u/wbs_dat_o_reg[1]/G
wbtoaxi_u/wbs_dat_o_reg[20]/G
wbtoaxi_u/wbs_dat_o_reg[21]/G
wbtoaxi_u/wbs_dat_o_reg[22]/G
wbtoaxi_u/wbs_dat_o_reg[23]/G
wbtoaxi_u/wbs_dat_o_reg[24]/G
wbtoaxi_u/wbs_dat_o_reg[25]/G
wbtoaxi_u/wbs_dat_o_reg[26]/G
wbtoaxi_u/wbs_dat_o_reg[27]/G
wbtoaxi_u/wbs_dat_o_reg[28]/G
wbtoaxi_u/wbs_dat_o_reg[29]/G
wbtoaxi_u/wbs_dat_o_reg[2]/G
wbtoaxi_u/wbs_dat_o_reg[30]/G
wbtoaxi_u/wbs_dat_o_reg[31]/G
wbtoaxi_u/wbs_dat_o_reg[3]/G
wbtoaxi_u/wbs_dat_o_reg[4]/G
wbtoaxi_u/wbs_dat_o_reg[5]/G
wbtoaxi_u/wbs_dat_o_reg[6]/G
wbtoaxi_u/wbs_dat_o_reg[7]/G
wbtoaxi_u/wbs_dat_o_reg[8]/G
wbtoaxi_u/wbs_dat_o_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[27] (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/G
wbtoaxi_u/wbs_dat_o_reg[10]/G
wbtoaxi_u/wbs_dat_o_reg[11]/G
wbtoaxi_u/wbs_dat_o_reg[12]/G
wbtoaxi_u/wbs_dat_o_reg[13]/G
wbtoaxi_u/wbs_dat_o_reg[14]/G
wbtoaxi_u/wbs_dat_o_reg[15]/G
wbtoaxi_u/wbs_dat_o_reg[16]/G
wbtoaxi_u/wbs_dat_o_reg[17]/G
wbtoaxi_u/wbs_dat_o_reg[18]/G
wbtoaxi_u/wbs_dat_o_reg[19]/G
wbtoaxi_u/wbs_dat_o_reg[1]/G
wbtoaxi_u/wbs_dat_o_reg[20]/G
wbtoaxi_u/wbs_dat_o_reg[21]/G
wbtoaxi_u/wbs_dat_o_reg[22]/G
wbtoaxi_u/wbs_dat_o_reg[23]/G
wbtoaxi_u/wbs_dat_o_reg[24]/G
wbtoaxi_u/wbs_dat_o_reg[25]/G
wbtoaxi_u/wbs_dat_o_reg[26]/G
wbtoaxi_u/wbs_dat_o_reg[27]/G
wbtoaxi_u/wbs_dat_o_reg[28]/G
wbtoaxi_u/wbs_dat_o_reg[29]/G
wbtoaxi_u/wbs_dat_o_reg[2]/G
wbtoaxi_u/wbs_dat_o_reg[30]/G
wbtoaxi_u/wbs_dat_o_reg[31]/G
wbtoaxi_u/wbs_dat_o_reg[3]/G
wbtoaxi_u/wbs_dat_o_reg[4]/G
wbtoaxi_u/wbs_dat_o_reg[5]/G
wbtoaxi_u/wbs_dat_o_reg[6]/G
wbtoaxi_u/wbs_dat_o_reg[7]/G
wbtoaxi_u/wbs_dat_o_reg[8]/G
wbtoaxi_u/wbs_dat_o_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[28] (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/G
wbtoaxi_u/wbs_dat_o_reg[10]/G
wbtoaxi_u/wbs_dat_o_reg[11]/G
wbtoaxi_u/wbs_dat_o_reg[12]/G
wbtoaxi_u/wbs_dat_o_reg[13]/G
wbtoaxi_u/wbs_dat_o_reg[14]/G
wbtoaxi_u/wbs_dat_o_reg[15]/G
wbtoaxi_u/wbs_dat_o_reg[16]/G
wbtoaxi_u/wbs_dat_o_reg[17]/G
wbtoaxi_u/wbs_dat_o_reg[18]/G
wbtoaxi_u/wbs_dat_o_reg[19]/G
wbtoaxi_u/wbs_dat_o_reg[1]/G
wbtoaxi_u/wbs_dat_o_reg[20]/G
wbtoaxi_u/wbs_dat_o_reg[21]/G
wbtoaxi_u/wbs_dat_o_reg[22]/G
wbtoaxi_u/wbs_dat_o_reg[23]/G
wbtoaxi_u/wbs_dat_o_reg[24]/G
wbtoaxi_u/wbs_dat_o_reg[25]/G
wbtoaxi_u/wbs_dat_o_reg[26]/G
wbtoaxi_u/wbs_dat_o_reg[27]/G
wbtoaxi_u/wbs_dat_o_reg[28]/G
wbtoaxi_u/wbs_dat_o_reg[29]/G
wbtoaxi_u/wbs_dat_o_reg[2]/G
wbtoaxi_u/wbs_dat_o_reg[30]/G
wbtoaxi_u/wbs_dat_o_reg[31]/G
wbtoaxi_u/wbs_dat_o_reg[3]/G
wbtoaxi_u/wbs_dat_o_reg[4]/G
wbtoaxi_u/wbs_dat_o_reg[5]/G
wbtoaxi_u/wbs_dat_o_reg[6]/G
wbtoaxi_u/wbs_dat_o_reg[7]/G
wbtoaxi_u/wbs_dat_o_reg[8]/G
wbtoaxi_u/wbs_dat_o_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[29] (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/G
wbtoaxi_u/wbs_dat_o_reg[10]/G
wbtoaxi_u/wbs_dat_o_reg[11]/G
wbtoaxi_u/wbs_dat_o_reg[12]/G
wbtoaxi_u/wbs_dat_o_reg[13]/G
wbtoaxi_u/wbs_dat_o_reg[14]/G
wbtoaxi_u/wbs_dat_o_reg[15]/G
wbtoaxi_u/wbs_dat_o_reg[16]/G
wbtoaxi_u/wbs_dat_o_reg[17]/G
wbtoaxi_u/wbs_dat_o_reg[18]/G
wbtoaxi_u/wbs_dat_o_reg[19]/G
wbtoaxi_u/wbs_dat_o_reg[1]/G
wbtoaxi_u/wbs_dat_o_reg[20]/G
wbtoaxi_u/wbs_dat_o_reg[21]/G
wbtoaxi_u/wbs_dat_o_reg[22]/G
wbtoaxi_u/wbs_dat_o_reg[23]/G
wbtoaxi_u/wbs_dat_o_reg[24]/G
wbtoaxi_u/wbs_dat_o_reg[25]/G
wbtoaxi_u/wbs_dat_o_reg[26]/G
wbtoaxi_u/wbs_dat_o_reg[27]/G
wbtoaxi_u/wbs_dat_o_reg[28]/G
wbtoaxi_u/wbs_dat_o_reg[29]/G
wbtoaxi_u/wbs_dat_o_reg[2]/G
wbtoaxi_u/wbs_dat_o_reg[30]/G
wbtoaxi_u/wbs_dat_o_reg[31]/G
wbtoaxi_u/wbs_dat_o_reg[3]/G
wbtoaxi_u/wbs_dat_o_reg[4]/G
wbtoaxi_u/wbs_dat_o_reg[5]/G
wbtoaxi_u/wbs_dat_o_reg[6]/G
wbtoaxi_u/wbs_dat_o_reg[7]/G
wbtoaxi_u/wbs_dat_o_reg[8]/G
wbtoaxi_u/wbs_dat_o_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[30] (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/G
wbtoaxi_u/wbs_dat_o_reg[10]/G
wbtoaxi_u/wbs_dat_o_reg[11]/G
wbtoaxi_u/wbs_dat_o_reg[12]/G
wbtoaxi_u/wbs_dat_o_reg[13]/G
wbtoaxi_u/wbs_dat_o_reg[14]/G
wbtoaxi_u/wbs_dat_o_reg[15]/G
wbtoaxi_u/wbs_dat_o_reg[16]/G
wbtoaxi_u/wbs_dat_o_reg[17]/G
wbtoaxi_u/wbs_dat_o_reg[18]/G
wbtoaxi_u/wbs_dat_o_reg[19]/G
wbtoaxi_u/wbs_dat_o_reg[1]/G
wbtoaxi_u/wbs_dat_o_reg[20]/G
wbtoaxi_u/wbs_dat_o_reg[21]/G
wbtoaxi_u/wbs_dat_o_reg[22]/G
wbtoaxi_u/wbs_dat_o_reg[23]/G
wbtoaxi_u/wbs_dat_o_reg[24]/G
wbtoaxi_u/wbs_dat_o_reg[25]/G
wbtoaxi_u/wbs_dat_o_reg[26]/G
wbtoaxi_u/wbs_dat_o_reg[27]/G
wbtoaxi_u/wbs_dat_o_reg[28]/G
wbtoaxi_u/wbs_dat_o_reg[29]/G
wbtoaxi_u/wbs_dat_o_reg[2]/G
wbtoaxi_u/wbs_dat_o_reg[30]/G
wbtoaxi_u/wbs_dat_o_reg[31]/G
wbtoaxi_u/wbs_dat_o_reg[3]/G
wbtoaxi_u/wbs_dat_o_reg[4]/G
wbtoaxi_u/wbs_dat_o_reg[5]/G
wbtoaxi_u/wbs_dat_o_reg[6]/G
wbtoaxi_u/wbs_dat_o_reg[7]/G
wbtoaxi_u/wbs_dat_o_reg[8]/G
wbtoaxi_u/wbs_dat_o_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_adr_i[31] (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/G
wbtoaxi_u/wbs_dat_o_reg[10]/G
wbtoaxi_u/wbs_dat_o_reg[11]/G
wbtoaxi_u/wbs_dat_o_reg[12]/G
wbtoaxi_u/wbs_dat_o_reg[13]/G
wbtoaxi_u/wbs_dat_o_reg[14]/G
wbtoaxi_u/wbs_dat_o_reg[15]/G
wbtoaxi_u/wbs_dat_o_reg[16]/G
wbtoaxi_u/wbs_dat_o_reg[17]/G
wbtoaxi_u/wbs_dat_o_reg[18]/G
wbtoaxi_u/wbs_dat_o_reg[19]/G
wbtoaxi_u/wbs_dat_o_reg[1]/G
wbtoaxi_u/wbs_dat_o_reg[20]/G
wbtoaxi_u/wbs_dat_o_reg[21]/G
wbtoaxi_u/wbs_dat_o_reg[22]/G
wbtoaxi_u/wbs_dat_o_reg[23]/G
wbtoaxi_u/wbs_dat_o_reg[24]/G
wbtoaxi_u/wbs_dat_o_reg[25]/G
wbtoaxi_u/wbs_dat_o_reg[26]/G
wbtoaxi_u/wbs_dat_o_reg[27]/G
wbtoaxi_u/wbs_dat_o_reg[28]/G
wbtoaxi_u/wbs_dat_o_reg[29]/G
wbtoaxi_u/wbs_dat_o_reg[2]/G
wbtoaxi_u/wbs_dat_o_reg[30]/G
wbtoaxi_u/wbs_dat_o_reg[31]/G
wbtoaxi_u/wbs_dat_o_reg[3]/G
wbtoaxi_u/wbs_dat_o_reg[4]/G
wbtoaxi_u/wbs_dat_o_reg[5]/G
wbtoaxi_u/wbs_dat_o_reg[6]/G
wbtoaxi_u/wbs_dat_o_reg[7]/G
wbtoaxi_u/wbs_dat_o_reg[8]/G
wbtoaxi_u/wbs_dat_o_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_cyc_i (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/G
wbtoaxi_u/wbs_dat_o_reg[10]/G
wbtoaxi_u/wbs_dat_o_reg[11]/G
wbtoaxi_u/wbs_dat_o_reg[12]/G
wbtoaxi_u/wbs_dat_o_reg[13]/G
wbtoaxi_u/wbs_dat_o_reg[14]/G
wbtoaxi_u/wbs_dat_o_reg[15]/G
wbtoaxi_u/wbs_dat_o_reg[16]/G
wbtoaxi_u/wbs_dat_o_reg[17]/G
wbtoaxi_u/wbs_dat_o_reg[18]/G
wbtoaxi_u/wbs_dat_o_reg[19]/G
wbtoaxi_u/wbs_dat_o_reg[1]/G
wbtoaxi_u/wbs_dat_o_reg[20]/G
wbtoaxi_u/wbs_dat_o_reg[21]/G
wbtoaxi_u/wbs_dat_o_reg[22]/G
wbtoaxi_u/wbs_dat_o_reg[23]/G
wbtoaxi_u/wbs_dat_o_reg[24]/G
wbtoaxi_u/wbs_dat_o_reg[25]/G
wbtoaxi_u/wbs_dat_o_reg[26]/G
wbtoaxi_u/wbs_dat_o_reg[27]/G
wbtoaxi_u/wbs_dat_o_reg[28]/G
wbtoaxi_u/wbs_dat_o_reg[29]/G
wbtoaxi_u/wbs_dat_o_reg[2]/G
wbtoaxi_u/wbs_dat_o_reg[30]/G
wbtoaxi_u/wbs_dat_o_reg[31]/G
wbtoaxi_u/wbs_dat_o_reg[3]/G
wbtoaxi_u/wbs_dat_o_reg[4]/G
wbtoaxi_u/wbs_dat_o_reg[5]/G
wbtoaxi_u/wbs_dat_o_reg[6]/G
wbtoaxi_u/wbs_dat_o_reg[7]/G
wbtoaxi_u/wbs_dat_o_reg[8]/G
wbtoaxi_u/wbs_dat_o_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: wbs_stb_i (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/G
wbtoaxi_u/wbs_dat_o_reg[10]/G
wbtoaxi_u/wbs_dat_o_reg[11]/G
wbtoaxi_u/wbs_dat_o_reg[12]/G
wbtoaxi_u/wbs_dat_o_reg[13]/G
wbtoaxi_u/wbs_dat_o_reg[14]/G
wbtoaxi_u/wbs_dat_o_reg[15]/G
wbtoaxi_u/wbs_dat_o_reg[16]/G
wbtoaxi_u/wbs_dat_o_reg[17]/G
wbtoaxi_u/wbs_dat_o_reg[18]/G
wbtoaxi_u/wbs_dat_o_reg[19]/G
wbtoaxi_u/wbs_dat_o_reg[1]/G
wbtoaxi_u/wbs_dat_o_reg[20]/G
wbtoaxi_u/wbs_dat_o_reg[21]/G
wbtoaxi_u/wbs_dat_o_reg[22]/G
wbtoaxi_u/wbs_dat_o_reg[23]/G
wbtoaxi_u/wbs_dat_o_reg[24]/G
wbtoaxi_u/wbs_dat_o_reg[25]/G
wbtoaxi_u/wbs_dat_o_reg[26]/G
wbtoaxi_u/wbs_dat_o_reg[27]/G
wbtoaxi_u/wbs_dat_o_reg[28]/G
wbtoaxi_u/wbs_dat_o_reg[29]/G
wbtoaxi_u/wbs_dat_o_reg[2]/G
wbtoaxi_u/wbs_dat_o_reg[30]/G
wbtoaxi_u/wbs_dat_o_reg[31]/G
wbtoaxi_u/wbs_dat_o_reg[3]/G
wbtoaxi_u/wbs_dat_o_reg[4]/G
wbtoaxi_u/wbs_dat_o_reg[5]/G
wbtoaxi_u/wbs_dat_o_reg[6]/G
wbtoaxi_u/wbs_dat_o_reg[7]/G
wbtoaxi_u/wbs_dat_o_reg[8]/G
wbtoaxi_u/wbs_dat_o_reg[9]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

wbtoaxi_u/wbs_dat_o_reg[0]/D
wbtoaxi_u/wbs_dat_o_reg[10]/D
wbtoaxi_u/wbs_dat_o_reg[11]/D
wbtoaxi_u/wbs_dat_o_reg[12]/D
wbtoaxi_u/wbs_dat_o_reg[13]/D
wbtoaxi_u/wbs_dat_o_reg[14]/D
wbtoaxi_u/wbs_dat_o_reg[15]/D
wbtoaxi_u/wbs_dat_o_reg[16]/D
wbtoaxi_u/wbs_dat_o_reg[17]/D
wbtoaxi_u/wbs_dat_o_reg[18]/D
wbtoaxi_u/wbs_dat_o_reg[19]/D
wbtoaxi_u/wbs_dat_o_reg[1]/D
wbtoaxi_u/wbs_dat_o_reg[20]/D
wbtoaxi_u/wbs_dat_o_reg[21]/D
wbtoaxi_u/wbs_dat_o_reg[22]/D
wbtoaxi_u/wbs_dat_o_reg[23]/D
wbtoaxi_u/wbs_dat_o_reg[24]/D
wbtoaxi_u/wbs_dat_o_reg[25]/D
wbtoaxi_u/wbs_dat_o_reg[26]/D
wbtoaxi_u/wbs_dat_o_reg[27]/D
wbtoaxi_u/wbs_dat_o_reg[28]/D
wbtoaxi_u/wbs_dat_o_reg[29]/D
wbtoaxi_u/wbs_dat_o_reg[2]/D
wbtoaxi_u/wbs_dat_o_reg[30]/D
wbtoaxi_u/wbs_dat_o_reg[31]/D
wbtoaxi_u/wbs_dat_o_reg[3]/D
wbtoaxi_u/wbs_dat_o_reg[4]/D
wbtoaxi_u/wbs_dat_o_reg[5]/D
wbtoaxi_u/wbs_dat_o_reg[6]/D
wbtoaxi_u/wbs_dat_o_reg[7]/D
wbtoaxi_u/wbs_dat_o_reg[8]/D
wbtoaxi_u/wbs_dat_o_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (60)
-------------------------------
 There are 60 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[1]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_sel_i[0]
wbs_sel_i[1]
wbs_sel_i[2]
wbs_sel_i[3]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.261        0.000                      0                  957        0.079        0.000                      0                  957        6.250        0.000                       0                   444  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
wb_clk_i  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            1.261        0.000                      0                  957        0.079        0.000                      0                  957        6.250        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 fir_v/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_v/accumulated_result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.634ns  (logic 9.575ns (70.227%)  route 4.059ns (29.773%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_v/data_length_reg[0]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_v/data_length[0]
                                                                      f  fir_v/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_v/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_v/mult11_carry_i_4_n_0
                                                                      r  fir_v/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_v/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_v/mult11_carry_n_0
                                                                      r  fir_v/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_v/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_v/mult11_carry__0_n_0
                                                                      r  fir_v/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_v/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_v/mult11_carry__1_n_0
                                                                      r  fir_v/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_v/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_v/mult11
                                                                      f  fir_v/RAM_reg_0_15_16_16_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.071 r  fir_v/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_v/wdi[16]
                                                                      r  fir_v/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_v/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_v/mult_result__0_n_106
                                                                      r  fir_v/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_v/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_v/mult_result__1_n_105
                                                                      r  fir_v/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_v/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_v/mult_result_carry_i_3_n_0
                                                                      r  fir_v/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_v/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_v/mult_result_carry_n_0
                                                                      r  fir_v/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  fir_v/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.063    fir_v/mult_result_carry__0_n_0
                                                                      r  fir_v/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.394 r  fir_v/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    15.023    fir_v/mult_result__3[27]
                                                                      r  fir_v/accumulated_result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.325 r  fir_v/accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.325    fir_v/accumulated_result[24]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.754 r  fir_v/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.754    fir_v/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.091 r  fir_v/accumulated_result_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    16.091    fir_v/accumulated_result_reg[28]_i_1_n_6
                         FDCE                                         r  fir_v/accumulated_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439    17.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[29]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_v/accumulated_result_reg[29]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.091    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 fir_v/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_v/accumulated_result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.628ns  (logic 9.569ns (70.214%)  route 4.059ns (29.786%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_v/data_length_reg[0]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_v/data_length[0]
                                                                      f  fir_v/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_v/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_v/mult11_carry_i_4_n_0
                                                                      r  fir_v/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_v/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_v/mult11_carry_n_0
                                                                      r  fir_v/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_v/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_v/mult11_carry__0_n_0
                                                                      r  fir_v/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_v/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_v/mult11_carry__1_n_0
                                                                      r  fir_v/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_v/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_v/mult11
                                                                      f  fir_v/RAM_reg_0_15_16_16_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.071 r  fir_v/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_v/wdi[16]
                                                                      r  fir_v/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_v/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_v/mult_result__0_n_106
                                                                      r  fir_v/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_v/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_v/mult_result__1_n_105
                                                                      r  fir_v/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_v/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_v/mult_result_carry_i_3_n_0
                                                                      r  fir_v/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_v/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_v/mult_result_carry_n_0
                                                                      r  fir_v/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  fir_v/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.063    fir_v/mult_result_carry__0_n_0
                                                                      r  fir_v/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.394 r  fir_v/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    15.023    fir_v/mult_result__3[27]
                                                                      r  fir_v/accumulated_result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.325 r  fir_v/accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.325    fir_v/accumulated_result[24]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.754 r  fir_v/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.754    fir_v/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.085 r  fir_v/accumulated_result_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    16.085    fir_v/accumulated_result_reg[28]_i_1_n_4
                         FDCE                                         r  fir_v/accumulated_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439    17.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[31]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_v/accumulated_result_reg[31]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.085    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 fir_v/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_v/accumulated_result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.553ns  (logic 9.494ns (70.049%)  route 4.059ns (29.951%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_v/data_length_reg[0]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_v/data_length[0]
                                                                      f  fir_v/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_v/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_v/mult11_carry_i_4_n_0
                                                                      r  fir_v/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_v/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_v/mult11_carry_n_0
                                                                      r  fir_v/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_v/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_v/mult11_carry__0_n_0
                                                                      r  fir_v/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_v/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_v/mult11_carry__1_n_0
                                                                      r  fir_v/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_v/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_v/mult11
                                                                      f  fir_v/RAM_reg_0_15_16_16_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.071 r  fir_v/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_v/wdi[16]
                                                                      r  fir_v/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_v/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_v/mult_result__0_n_106
                                                                      r  fir_v/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_v/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_v/mult_result__1_n_105
                                                                      r  fir_v/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_v/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_v/mult_result_carry_i_3_n_0
                                                                      r  fir_v/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_v/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_v/mult_result_carry_n_0
                                                                      r  fir_v/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  fir_v/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.063    fir_v/mult_result_carry__0_n_0
                                                                      r  fir_v/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.394 r  fir_v/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    15.023    fir_v/mult_result__3[27]
                                                                      r  fir_v/accumulated_result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.325 r  fir_v/accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.325    fir_v/accumulated_result[24]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.754 r  fir_v/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.754    fir_v/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.010 r  fir_v/accumulated_result_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    16.010    fir_v/accumulated_result_reg[28]_i_1_n_5
                         FDCE                                         r  fir_v/accumulated_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439    17.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[30]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_v/accumulated_result_reg[30]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 fir_v/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_v/accumulated_result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.529ns  (logic 9.470ns (69.996%)  route 4.059ns (30.004%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_v/data_length_reg[0]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_v/data_length[0]
                                                                      f  fir_v/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_v/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_v/mult11_carry_i_4_n_0
                                                                      r  fir_v/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_v/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_v/mult11_carry_n_0
                                                                      r  fir_v/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_v/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_v/mult11_carry__0_n_0
                                                                      r  fir_v/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_v/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_v/mult11_carry__1_n_0
                                                                      r  fir_v/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_v/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_v/mult11
                                                                      f  fir_v/RAM_reg_0_15_16_16_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.071 r  fir_v/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_v/wdi[16]
                                                                      r  fir_v/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_v/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_v/mult_result__0_n_106
                                                                      r  fir_v/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_v/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_v/mult_result__1_n_105
                                                                      r  fir_v/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_v/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_v/mult_result_carry_i_3_n_0
                                                                      r  fir_v/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_v/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_v/mult_result_carry_n_0
                                                                      r  fir_v/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.063 r  fir_v/mult_result_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000    14.063    fir_v/mult_result_carry__0_n_0
                                                                      r  fir_v/mult_result_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.394 r  fir_v/mult_result_carry__1/O[3]
                         net (fo=2, unplaced)         0.629    15.023    fir_v/mult_result__3[27]
                                                                      r  fir_v/accumulated_result[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.325 r  fir_v/accumulated_result[24]_i_2/O
                         net (fo=1, unplaced)         0.000    15.325    fir_v/accumulated_result[24]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.754 r  fir_v/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.754    fir_v/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.986 r  fir_v/accumulated_result_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.986    fir_v/accumulated_result_reg[28]_i_1_n_7
                         FDCE                                         r  fir_v/accumulated_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439    17.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[28]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_v/accumulated_result_reg[28]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 fir_v/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_v/accumulated_result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.517ns  (logic 9.458ns (69.969%)  route 4.059ns (30.031%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_v/data_length_reg[0]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_v/data_length[0]
                                                                      f  fir_v/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_v/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_v/mult11_carry_i_4_n_0
                                                                      r  fir_v/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_v/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_v/mult11_carry_n_0
                                                                      r  fir_v/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_v/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_v/mult11_carry__0_n_0
                                                                      r  fir_v/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_v/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_v/mult11_carry__1_n_0
                                                                      r  fir_v/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_v/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_v/mult11
                                                                      f  fir_v/RAM_reg_0_15_16_16_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.071 r  fir_v/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_v/wdi[16]
                                                                      r  fir_v/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_v/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_v/mult_result__0_n_106
                                                                      r  fir_v/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_v/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_v/mult_result__1_n_105
                                                                      r  fir_v/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_v/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_v/mult_result_carry_i_3_n_0
                                                                      r  fir_v/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_v/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_v/mult_result_carry_n_0
                                                                      r  fir_v/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.277 r  fir_v/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.906    fir_v/mult_result__3[23]
                                                                      r  fir_v/accumulated_result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.208 r  fir_v/accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.208    fir_v/accumulated_result[20]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.637 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.637    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.974 r  fir_v/accumulated_result_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.974    fir_v/accumulated_result_reg[24]_i_1_n_6
                         FDCE                                         r  fir_v/accumulated_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439    17.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[25]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_v/accumulated_result_reg[25]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 fir_v/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_v/accumulated_result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.511ns  (logic 9.452ns (69.956%)  route 4.059ns (30.044%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_v/data_length_reg[0]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_v/data_length[0]
                                                                      f  fir_v/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_v/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_v/mult11_carry_i_4_n_0
                                                                      r  fir_v/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_v/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_v/mult11_carry_n_0
                                                                      r  fir_v/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_v/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_v/mult11_carry__0_n_0
                                                                      r  fir_v/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_v/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_v/mult11_carry__1_n_0
                                                                      r  fir_v/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_v/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_v/mult11
                                                                      f  fir_v/RAM_reg_0_15_16_16_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.071 r  fir_v/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_v/wdi[16]
                                                                      r  fir_v/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_v/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_v/mult_result__0_n_106
                                                                      r  fir_v/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_v/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_v/mult_result__1_n_105
                                                                      r  fir_v/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_v/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_v/mult_result_carry_i_3_n_0
                                                                      r  fir_v/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_v/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_v/mult_result_carry_n_0
                                                                      r  fir_v/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.277 r  fir_v/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.906    fir_v/mult_result__3[23]
                                                                      r  fir_v/accumulated_result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.208 r  fir_v/accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.208    fir_v/accumulated_result[20]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.637 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.637    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.968 r  fir_v/accumulated_result_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.968    fir_v/accumulated_result_reg[24]_i_1_n_4
                         FDCE                                         r  fir_v/accumulated_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439    17.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[27]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_v/accumulated_result_reg[27]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.968    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 fir_v/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_v/accumulated_result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 9.377ns (69.788%)  route 4.059ns (30.212%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_v/data_length_reg[0]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_v/data_length[0]
                                                                      f  fir_v/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_v/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_v/mult11_carry_i_4_n_0
                                                                      r  fir_v/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_v/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_v/mult11_carry_n_0
                                                                      r  fir_v/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_v/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_v/mult11_carry__0_n_0
                                                                      r  fir_v/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_v/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_v/mult11_carry__1_n_0
                                                                      r  fir_v/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_v/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_v/mult11
                                                                      f  fir_v/RAM_reg_0_15_16_16_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.071 r  fir_v/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_v/wdi[16]
                                                                      r  fir_v/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_v/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_v/mult_result__0_n_106
                                                                      r  fir_v/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_v/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_v/mult_result__1_n_105
                                                                      r  fir_v/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_v/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_v/mult_result_carry_i_3_n_0
                                                                      r  fir_v/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_v/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_v/mult_result_carry_n_0
                                                                      r  fir_v/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.277 r  fir_v/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.906    fir_v/mult_result__3[23]
                                                                      r  fir_v/accumulated_result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.208 r  fir_v/accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.208    fir_v/accumulated_result[20]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.637 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.637    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    15.893 r  fir_v/accumulated_result_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    15.893    fir_v/accumulated_result_reg[24]_i_1_n_5
                         FDCE                                         r  fir_v/accumulated_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439    17.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[26]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_v/accumulated_result_reg[26]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.893    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 fir_v/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_v/accumulated_result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.412ns  (logic 9.353ns (69.734%)  route 4.059ns (30.266%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_v/data_length_reg[0]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_v/data_length[0]
                                                                      f  fir_v/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_v/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_v/mult11_carry_i_4_n_0
                                                                      r  fir_v/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_v/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_v/mult11_carry_n_0
                                                                      r  fir_v/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_v/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_v/mult11_carry__0_n_0
                                                                      r  fir_v/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_v/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_v/mult11_carry__1_n_0
                                                                      r  fir_v/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_v/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_v/mult11
                                                                      f  fir_v/RAM_reg_0_15_16_16_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.071 r  fir_v/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_v/wdi[16]
                                                                      r  fir_v/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_v/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_v/mult_result__0_n_106
                                                                      r  fir_v/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_v/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_v/mult_result__1_n_105
                                                                      r  fir_v/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_v/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_v/mult_result_carry_i_3_n_0
                                                                      r  fir_v/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.937 r  fir_v/mult_result_carry/CO[3]
                         net (fo=1, unplaced)         0.009    13.946    fir_v/mult_result_carry_n_0
                                                                      r  fir_v/mult_result_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    14.277 r  fir_v/mult_result_carry__0/O[3]
                         net (fo=2, unplaced)         0.629    14.906    fir_v/mult_result__3[23]
                                                                      r  fir_v/accumulated_result[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    15.208 r  fir_v/accumulated_result[20]_i_2/O
                         net (fo=1, unplaced)         0.000    15.208    fir_v/accumulated_result[20]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.637 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.637    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.869 r  fir_v/accumulated_result_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    15.869    fir_v/accumulated_result_reg[24]_i_1_n_7
                         FDCE                                         r  fir_v/accumulated_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439    17.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[24]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_v/accumulated_result_reg[24]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 fir_v/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_v/accumulated_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.120ns  (logic 9.267ns (70.630%)  route 3.853ns (29.370%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_v/data_length_reg[0]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_v/data_length[0]
                                                                      f  fir_v/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_v/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_v/mult11_carry_i_4_n_0
                                                                      r  fir_v/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_v/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_v/mult11_carry_n_0
                                                                      r  fir_v/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_v/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_v/mult11_carry__0_n_0
                                                                      r  fir_v/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_v/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_v/mult11_carry__1_n_0
                                                                      r  fir_v/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_v/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_v/mult11
                                                                      f  fir_v/RAM_reg_0_15_16_16_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.071 r  fir_v/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_v/wdi[16]
                                                                      r  fir_v/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_v/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_v/mult_result__0_n_106
                                                                      r  fir_v/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_v/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_v/mult_result__1_n_105
                                                                      r  fir_v/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_v/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_v/mult_result_carry_i_3_n_0
                                                                      r  fir_v/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.047 r  fir_v/mult_result_carry/O[3]
                         net (fo=2, unplaced)         0.432    14.479    fir_v/mult_result__3[19]
                                                                      r  fir_v/accumulated_result[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.332    14.811 r  fir_v/accumulated_result[16]_i_2/O
                         net (fo=1, unplaced)         0.000    14.811    fir_v/accumulated_result[16]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.240 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.240    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.577 r  fir_v/accumulated_result_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    15.577    fir_v/accumulated_result_reg[20]_i_1_n_6
                         FDCE                                         r  fir_v/accumulated_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439    17.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[21]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_v/accumulated_result_reg[21]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.577    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 fir_v/data_length_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            fir_v/accumulated_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (wb_clk_i rise@15.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        13.114ns  (logic 9.261ns (70.617%)  route 3.853ns (29.383%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/data_length_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_v/data_length_reg[0]/Q
                         net (fo=5, unplaced)         0.769     3.703    fir_v/data_length[0]
                                                                      f  fir_v/mult11_carry_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.022 r  fir_v/mult11_carry_i_4/O
                         net (fo=1, unplaced)         0.000     4.022    fir_v/mult11_carry_i_4_n_0
                                                                      r  fir_v/mult11_carry/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.598 r  fir_v/mult11_carry/CO[3]
                         net (fo=1, unplaced)         0.009     4.607    fir_v/mult11_carry_n_0
                                                                      r  fir_v/mult11_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  fir_v/mult11_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.724    fir_v/mult11_carry__0_n_0
                                                                      r  fir_v/mult11_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  fir_v/mult11_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.841    fir_v/mult11_carry__1_n_0
                                                                      r  fir_v/mult11_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 f  fir_v/mult11_carry__2/CO[3]
                         net (fo=32, unplaced)        0.989     5.947    fir_v/mult11
                                                                      f  fir_v/RAM_reg_0_15_16_16_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.071 r  fir_v/RAM_reg_0_15_16_16_i_1/O
                         net (fo=3, unplaced)         0.800     6.871    fir_v/wdi[16]
                                                                      r  fir_v/mult_result__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    10.907 r  fir_v/mult_result__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    10.962    fir_v/mult_result__0_n_106
                                                                      r  fir_v/mult_result__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.480 r  fir_v/mult_result__1/P[0]
                         net (fo=2, unplaced)         0.800    13.280    fir_v/mult_result__1_n_105
                                                                      r  fir_v/mult_result_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.404 r  fir_v/mult_result_carry_i_3/O
                         net (fo=1, unplaced)         0.000    13.404    fir_v/mult_result_carry_i_3_n_0
                                                                      r  fir_v/mult_result_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.047 r  fir_v/mult_result_carry/O[3]
                         net (fo=2, unplaced)         0.432    14.479    fir_v/mult_result__3[19]
                                                                      r  fir_v/accumulated_result[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.332    14.811 r  fir_v/accumulated_result[16]_i_2/O
                         net (fo=1, unplaced)         0.000    14.811    fir_v/accumulated_result[16]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    15.240 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    15.240    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.571 r  fir_v/accumulated_result_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    15.571    fir_v/accumulated_result_reg[20]_i_1_n_4
                         FDCE                                         r  fir_v/accumulated_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000    15.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439    17.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[23]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDCE (Setup_fdce_C_D)        0.076    17.352    fir_v/accumulated_result_reg[23]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -15.571    
  -------------------------------------------------------------------
                         slack                                  1.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fir_v/axilite_write_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/axilite_write_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/axilite_write_data_reg[4]/Q
                         net (fo=2, unplaced)         0.145     0.970    tap_ram/RAM_reg_0_15_4_4/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_4_4/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_4_4/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_4_4/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fir_v/axilite_write_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.147ns (50.269%)  route 0.145ns (49.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/axilite_write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/axilite_write_data_reg[5]/Q
                         net (fo=2, unplaced)         0.145     0.970    tap_ram/RAM_reg_0_15_5_5/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_5_5/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_v/axilite_write_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/axilite_write_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/axilite_write_data_reg[0]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_ram/RAM_reg_0_15_0_0/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_0_0/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_v/axilite_write_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/axilite_write_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/axilite_write_data_reg[10]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_ram/RAM_reg_0_15_10_10/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_10_10/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_10_10/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_10_10/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_v/axilite_write_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/axilite_write_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/axilite_write_data_reg[11]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_ram/RAM_reg_0_15_11_11/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_11_11/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_v/axilite_write_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/axilite_write_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/axilite_write_data_reg[12]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_ram/RAM_reg_0_15_12_12/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_12_12/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_12_12/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_12_12/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_v/axilite_write_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/axilite_write_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/axilite_write_data_reg[13]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_ram/RAM_reg_0_15_13_13/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_13_13/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_v/axilite_write_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/axilite_write_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/axilite_write_data_reg[14]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_ram/RAM_reg_0_15_14_14/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_14_14/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_14_14/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_v/axilite_write_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/axilite_write_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/axilite_write_data_reg[15]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_ram/RAM_reg_0_15_15_15/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_15_15/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 fir_v/axilite_write_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tap_ram/RAM_reg_0_15_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.147ns (49.767%)  route 0.148ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/axilite_write_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/axilite_write_data_reg[16]/Q
                         net (fo=3, unplaced)         0.148     0.973    tap_ram/RAM_reg_0_15_16_16/D
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    tap_ram/RAM_reg_0_15_16_16/WCLK
                         RAMS32                                       r  tap_ram/RAM_reg_0_15_16_16/SP/CLK
                         clock pessimism             -0.210     0.823    
                         RAMS32 (Hold_rams32_CLK_I)
                                                      0.068     0.891    tap_ram/RAM_reg_0_15_16_16/SP
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056               user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.000      12.424               user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.000      12.845               wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               delay_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               delay_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               delay_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               delay_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               wbs_ack_o_user_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               wbs_dat_o_user_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000               wbs_dat_o_user_reg[10]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         7.500       6.250                data_ram/RAM_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_we_i
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.212ns  (logic 3.978ns (55.163%)  route 3.233ns (44.837%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_we_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_we_i
                                                                      r  wbs_we_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_we_i_IBUF_inst/O
                         net (fo=25, unplaced)        0.800     1.771    fir_v/wbs_we_i_IBUF
                                                                      r  fir_v/data_received[31]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/data_received[31]_i_3/O
                         net (fo=1, unplaced)         1.111     3.006    fir_v/data_received[31]_i_3_n_0
                                                                      r  fir_v/data_received[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  fir_v/data_received[31]_i_1/O
                         net (fo=36, unplaced)        0.523     3.653    fir_v/data_received0
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.777 r  fir_v/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.577    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.212 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.212    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 3.978ns (60.179%)  route 2.632ns (39.821%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      f  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.513     2.408    fir_v_n_39
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.532 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.052    wbtoaxi_u/wbs_dat_o[0]_0
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[0]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.176 r  wbtoaxi_u/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.976    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.611 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.611    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 3.978ns (60.179%)  route 2.632ns (39.821%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      f  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.513     2.408    fir_v_n_39
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.532 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.052    wbtoaxi_u/wbs_dat_o[0]_0
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[10]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.176 r  wbtoaxi_u/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.976    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.611 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.611    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 3.978ns (60.179%)  route 2.632ns (39.821%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      f  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.513     2.408    fir_v_n_39
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.532 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.052    wbtoaxi_u/wbs_dat_o[0]_0
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[11]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.176 r  wbtoaxi_u/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.976    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.611 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.611    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 3.978ns (60.179%)  route 2.632ns (39.821%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      f  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.513     2.408    fir_v_n_39
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.532 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.052    wbtoaxi_u/wbs_dat_o[0]_0
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[12]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.176 r  wbtoaxi_u/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.976    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.611 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.611    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 3.978ns (60.179%)  route 2.632ns (39.821%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      f  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.513     2.408    fir_v_n_39
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.532 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.052    wbtoaxi_u/wbs_dat_o[0]_0
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[13]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.176 r  wbtoaxi_u/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.976    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.611 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.611    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 3.978ns (60.179%)  route 2.632ns (39.821%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      f  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.513     2.408    fir_v_n_39
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.532 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.052    wbtoaxi_u/wbs_dat_o[0]_0
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[14]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.176 r  wbtoaxi_u/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.976    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.611 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.611    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 3.978ns (60.179%)  route 2.632ns (39.821%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      f  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.513     2.408    fir_v_n_39
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.532 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.052    wbtoaxi_u/wbs_dat_o[0]_0
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[15]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.176 r  wbtoaxi_u/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.976    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.611 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.611    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 3.978ns (60.179%)  route 2.632ns (39.821%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      f  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.513     2.408    fir_v_n_39
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.532 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.052    wbtoaxi_u/wbs_dat_o[0]_0
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[16]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.176 r  wbtoaxi_u/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.976    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.611 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.611    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.611ns  (logic 3.978ns (60.179%)  route 2.632ns (39.821%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      f  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      f  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.513     2.408    fir_v_n_39
                                                                      f  wbs_dat_o_OBUF[31]_inst_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     2.532 r  wbs_dat_o_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.520     3.052    wbtoaxi_u/wbs_dat_o[0]_0
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[17]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     3.176 r  wbtoaxi_u/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.976    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.611 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     6.611    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbtoaxi_u/wbs_dat_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      f  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    fir_v/wbs_adr_i_IBUF[0]
                                                                      f  fir_v/wbs_dat_o_reg[0]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  fir_v/wbs_dat_o_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    wbtoaxi_u/D[0]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbtoaxi_u/wbs_dat_o_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      f  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    fir_v/wbs_adr_i_IBUF[0]
                                                                      f  fir_v/wbs_dat_o_reg[10]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  fir_v/wbs_dat_o_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    wbtoaxi_u/D[10]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbtoaxi_u/wbs_dat_o_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      f  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    fir_v/wbs_adr_i_IBUF[0]
                                                                      f  fir_v/wbs_dat_o_reg[11]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  fir_v/wbs_dat_o_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    wbtoaxi_u/D[11]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbtoaxi_u/wbs_dat_o_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      f  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    fir_v/wbs_adr_i_IBUF[0]
                                                                      f  fir_v/wbs_dat_o_reg[12]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  fir_v/wbs_dat_o_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    wbtoaxi_u/D[12]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbtoaxi_u/wbs_dat_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      f  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    fir_v/wbs_adr_i_IBUF[0]
                                                                      f  fir_v/wbs_dat_o_reg[13]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  fir_v/wbs_dat_o_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    wbtoaxi_u/D[13]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbtoaxi_u/wbs_dat_o_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      f  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    fir_v/wbs_adr_i_IBUF[0]
                                                                      f  fir_v/wbs_dat_o_reg[14]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  fir_v/wbs_dat_o_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    wbtoaxi_u/D[14]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbtoaxi_u/wbs_dat_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      f  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    fir_v/wbs_adr_i_IBUF[0]
                                                                      f  fir_v/wbs_dat_o_reg[15]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  fir_v/wbs_dat_o_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    wbtoaxi_u/D[15]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbtoaxi_u/wbs_dat_o_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      f  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    fir_v/wbs_adr_i_IBUF[0]
                                                                      f  fir_v/wbs_dat_o_reg[16]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  fir_v/wbs_dat_o_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    wbtoaxi_u/D[16]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbtoaxi_u/wbs_dat_o_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      f  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    fir_v/wbs_adr_i_IBUF[0]
                                                                      f  fir_v/wbs_dat_o_reg[17]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  fir_v/wbs_dat_o_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    wbtoaxi_u/D[17]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[0]
                            (input port)
  Destination:            wbtoaxi_u/wbs_dat_o_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[0]
                                                                      f  wbs_adr_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[0]_inst/O
                         net (fo=38, unplaced)        0.337     0.538    fir_v/wbs_adr_i_IBUF[0]
                                                                      f  fir_v/wbs_dat_o_reg[18]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  fir_v/wbs_dat_o_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    wbtoaxi_u/D[18]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_v/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 3.655ns (52.724%)  route 3.278ns (47.276%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_v/current_state_reg[1]/Q
                         net (fo=8, unplaced)         0.844     3.778    fir_v/current_state[1]
                                                                      r  fir_v/data_received[31]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.073 r  fir_v/data_received[31]_i_3/O
                         net (fo=1, unplaced)         1.111     5.184    fir_v/data_received[31]_i_3_n_0
                                                                      r  fir_v/data_received[31]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.308 r  fir_v/data_received[31]_i_1/O
                         net (fo=36, unplaced)        0.523     5.831    fir_v/data_received0
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.955 r  fir_v/wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.755    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.390 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.390    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_user_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.407ns (69.923%)  route 1.466ns (30.077%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_user_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_user_reg[0]/Q
                         net (fo=1, unplaced)         0.666     3.600    wbtoaxi_u/Q[0]
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.895 r  wbtoaxi_u/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.330    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_user_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.407ns (69.923%)  route 1.466ns (30.077%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_user_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_user_reg[10]/Q
                         net (fo=1, unplaced)         0.666     3.600    wbtoaxi_u/Q[10]
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.895 r  wbtoaxi_u/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.330    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_user_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.407ns (69.923%)  route 1.466ns (30.077%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_user_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_user_reg[11]/Q
                         net (fo=1, unplaced)         0.666     3.600    wbtoaxi_u/Q[11]
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.895 r  wbtoaxi_u/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.330    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_user_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.407ns (69.923%)  route 1.466ns (30.077%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_user_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_user_reg[12]/Q
                         net (fo=1, unplaced)         0.666     3.600    wbtoaxi_u/Q[12]
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.895 r  wbtoaxi_u/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.330    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_user_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.407ns (69.923%)  route 1.466ns (30.077%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_user_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_user_reg[13]/Q
                         net (fo=1, unplaced)         0.666     3.600    wbtoaxi_u/Q[13]
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[13]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.895 r  wbtoaxi_u/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.330    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_user_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.407ns (69.923%)  route 1.466ns (30.077%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_user_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_user_reg[14]/Q
                         net (fo=1, unplaced)         0.666     3.600    wbtoaxi_u/Q[14]
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.895 r  wbtoaxi_u/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.330    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_user_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.407ns (69.923%)  route 1.466ns (30.077%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_user_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_user_reg[15]/Q
                         net (fo=1, unplaced)         0.666     3.600    wbtoaxi_u/Q[15]
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[15]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.895 r  wbtoaxi_u/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.330    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_user_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.407ns (69.923%)  route 1.466ns (30.077%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_user_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_user_reg[16]/Q
                         net (fo=1, unplaced)         0.666     3.600    wbtoaxi_u/Q[16]
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.895 r  wbtoaxi_u/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.330    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_dat_o_user_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 3.407ns (69.923%)  route 1.466ns (30.077%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDRE                                         r  wbs_dat_o_user_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  wbs_dat_o_user_reg[17]/Q
                         net (fo=1, unplaced)         0.666     3.600    wbtoaxi_u/Q[17]
                                                                      r  wbtoaxi_u/wbs_dat_o_OBUF[17]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.895 r  wbtoaxi_u/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.695    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.330 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.330    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_v/accumulated_result_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbtoaxi_u/wbs_dat_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/accumulated_result_reg[0]/Q
                         net (fo=2, unplaced)         0.317     1.142    fir_v/accumulated_result_reg[0]
                                                                      r  fir_v/wbs_dat_o_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.240 r  fir_v/wbs_dat_o_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    wbtoaxi_u/D[0]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_v/accumulated_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbtoaxi_u/wbs_dat_o_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/accumulated_result_reg[10]/Q
                         net (fo=2, unplaced)         0.317     1.142    fir_v/accumulated_result_reg[10]
                                                                      r  fir_v/wbs_dat_o_reg[10]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.240 r  fir_v/wbs_dat_o_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    wbtoaxi_u/D[10]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_v/accumulated_result_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbtoaxi_u/wbs_dat_o_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/accumulated_result_reg[11]/Q
                         net (fo=2, unplaced)         0.317     1.142    fir_v/accumulated_result_reg[11]
                                                                      r  fir_v/wbs_dat_o_reg[11]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.240 r  fir_v/wbs_dat_o_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    wbtoaxi_u/D[11]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_v/accumulated_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbtoaxi_u/wbs_dat_o_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/accumulated_result_reg[12]/Q
                         net (fo=2, unplaced)         0.317     1.142    fir_v/accumulated_result_reg[12]
                                                                      r  fir_v/wbs_dat_o_reg[12]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.240 r  fir_v/wbs_dat_o_reg[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    wbtoaxi_u/D[12]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_v/accumulated_result_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbtoaxi_u/wbs_dat_o_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/accumulated_result_reg[13]/Q
                         net (fo=2, unplaced)         0.317     1.142    fir_v/accumulated_result_reg[13]
                                                                      r  fir_v/wbs_dat_o_reg[13]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.240 r  fir_v/wbs_dat_o_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    wbtoaxi_u/D[13]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_v/accumulated_result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbtoaxi_u/wbs_dat_o_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/accumulated_result_reg[14]/Q
                         net (fo=2, unplaced)         0.317     1.142    fir_v/accumulated_result_reg[14]
                                                                      r  fir_v/wbs_dat_o_reg[14]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.240 r  fir_v/wbs_dat_o_reg[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    wbtoaxi_u/D[14]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_v/accumulated_result_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbtoaxi_u/wbs_dat_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/accumulated_result_reg[15]/Q
                         net (fo=2, unplaced)         0.317     1.142    fir_v/accumulated_result_reg[15]
                                                                      r  fir_v/wbs_dat_o_reg[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.240 r  fir_v/wbs_dat_o_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    wbtoaxi_u/D[15]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_v/accumulated_result_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbtoaxi_u/wbs_dat_o_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/accumulated_result_reg[16]/Q
                         net (fo=2, unplaced)         0.317     1.142    fir_v/accumulated_result_reg[16]
                                                                      r  fir_v/wbs_dat_o_reg[16]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.240 r  fir_v/wbs_dat_o_reg[16]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    wbtoaxi_u/D[16]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_v/accumulated_result_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbtoaxi_u/wbs_dat_o_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/accumulated_result_reg[17]/Q
                         net (fo=2, unplaced)         0.317     1.142    fir_v/accumulated_result_reg[17]
                                                                      r  fir_v/wbs_dat_o_reg[17]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.240 r  fir_v/wbs_dat_o_reg[17]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    wbtoaxi_u/D[17]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_v/accumulated_result_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            wbtoaxi_u/wbs_dat_o_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.245ns (43.596%)  route 0.317ns (56.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.114     0.678    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_v/accumulated_result_reg[18]/Q
                         net (fo=2, unplaced)         0.317     1.142    fir_v/accumulated_result_reg[18]
                                                                      r  fir_v/wbs_dat_o_reg[18]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.240 r  fir_v/wbs_dat_o_reg[18]_i_1/O
                         net (fo=1, unplaced)         0.000     1.240    wbtoaxi_u/D[18]
                         LDCE                                         r  wbtoaxi_u/wbs_dat_o_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay           701 Endpoints
Min Delay           701 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            fir_v/accumulated_result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.277ns  (logic 2.951ns (55.912%)  route 2.327ns (44.088%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      r  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      r  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.966     2.861    fir_v/wbs_stb_i
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.985 f  fir_v/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=113, unplaced)       0.552     3.537    fir_v/sm_tvalid_reg_0
                                                                      f  fir_v/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.653 r  fir_v/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.653    fir_v/accumulated_result[0]_i_6_n_0
                                                                      r  fir_v/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.229 r  fir_v/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    fir_v/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.355 r  fir_v/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.355    fir_v/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  fir_v/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.472    fir_v/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.589 r  fir_v/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.589    fir_v/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.706 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.706    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.823 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.823    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.940 r  fir_v/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.940    fir_v/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.277 r  fir_v/accumulated_result_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.277    fir_v/accumulated_result_reg[28]_i_1_n_6
                         FDCE                                         r  fir_v/accumulated_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439     2.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[29]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            fir_v/accumulated_result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 2.945ns (55.861%)  route 2.327ns (44.139%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      r  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      r  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.966     2.861    fir_v/wbs_stb_i
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.985 f  fir_v/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=113, unplaced)       0.552     3.537    fir_v/sm_tvalid_reg_0
                                                                      f  fir_v/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.653 r  fir_v/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.653    fir_v/accumulated_result[0]_i_6_n_0
                                                                      r  fir_v/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.229 r  fir_v/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    fir_v/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.355 r  fir_v/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.355    fir_v/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  fir_v/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.472    fir_v/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.589 r  fir_v/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.589    fir_v/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.706 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.706    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.823 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.823    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.940 r  fir_v/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.940    fir_v/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.271 r  fir_v/accumulated_result_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.271    fir_v/accumulated_result_reg[28]_i_1_n_4
                         FDCE                                         r  fir_v/accumulated_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439     2.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[31]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            fir_v/accumulated_result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.196ns  (logic 2.870ns (55.224%)  route 2.327ns (44.776%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      r  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      r  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.966     2.861    fir_v/wbs_stb_i
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.985 f  fir_v/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=113, unplaced)       0.552     3.537    fir_v/sm_tvalid_reg_0
                                                                      f  fir_v/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.653 r  fir_v/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.653    fir_v/accumulated_result[0]_i_6_n_0
                                                                      r  fir_v/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.229 r  fir_v/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    fir_v/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.355 r  fir_v/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.355    fir_v/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  fir_v/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.472    fir_v/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.589 r  fir_v/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.589    fir_v/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.706 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.706    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.823 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.823    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.940 r  fir_v/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.940    fir_v/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.196 r  fir_v/accumulated_result_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     5.196    fir_v/accumulated_result_reg[28]_i_1_n_5
                         FDCE                                         r  fir_v/accumulated_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439     2.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[30]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            fir_v/accumulated_result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.172ns  (logic 2.846ns (55.017%)  route 2.327ns (44.983%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      r  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      r  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.966     2.861    fir_v/wbs_stb_i
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.985 f  fir_v/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=113, unplaced)       0.552     3.537    fir_v/sm_tvalid_reg_0
                                                                      f  fir_v/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.653 r  fir_v/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.653    fir_v/accumulated_result[0]_i_6_n_0
                                                                      r  fir_v/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.229 r  fir_v/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    fir_v/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.355 r  fir_v/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.355    fir_v/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  fir_v/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.472    fir_v/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.589 r  fir_v/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.589    fir_v/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.706 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.706    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.823 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.823    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.940 r  fir_v/accumulated_result_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.940    fir_v/accumulated_result_reg[24]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.172 r  fir_v/accumulated_result_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     5.172    fir_v/accumulated_result_reg[28]_i_1_n_7
                         FDCE                                         r  fir_v/accumulated_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439     2.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[28]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            fir_v/accumulated_result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 2.834ns (54.912%)  route 2.327ns (45.088%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      r  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      r  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.966     2.861    fir_v/wbs_stb_i
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.985 f  fir_v/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=113, unplaced)       0.552     3.537    fir_v/sm_tvalid_reg_0
                                                                      f  fir_v/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.653 r  fir_v/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.653    fir_v/accumulated_result[0]_i_6_n_0
                                                                      r  fir_v/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.229 r  fir_v/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    fir_v/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.355 r  fir_v/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.355    fir_v/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  fir_v/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.472    fir_v/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.589 r  fir_v/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.589    fir_v/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.706 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.706    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.823 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.823    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.160 r  fir_v/accumulated_result_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.160    fir_v/accumulated_result_reg[24]_i_1_n_6
                         FDCE                                         r  fir_v/accumulated_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439     2.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[25]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            fir_v/accumulated_result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 2.828ns (54.860%)  route 2.327ns (45.140%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      r  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      r  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.966     2.861    fir_v/wbs_stb_i
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.985 f  fir_v/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=113, unplaced)       0.552     3.537    fir_v/sm_tvalid_reg_0
                                                                      f  fir_v/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.653 r  fir_v/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.653    fir_v/accumulated_result[0]_i_6_n_0
                                                                      r  fir_v/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.229 r  fir_v/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    fir_v/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.355 r  fir_v/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.355    fir_v/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  fir_v/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.472    fir_v/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.589 r  fir_v/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.589    fir_v/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.706 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.706    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.823 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.823    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.154 r  fir_v/accumulated_result_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.154    fir_v/accumulated_result_reg[24]_i_1_n_4
                         FDCE                                         r  fir_v/accumulated_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439     2.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[27]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            fir_v/accumulated_result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 2.753ns (54.193%)  route 2.327ns (45.807%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      r  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      r  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.966     2.861    fir_v/wbs_stb_i
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.985 f  fir_v/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=113, unplaced)       0.552     3.537    fir_v/sm_tvalid_reg_0
                                                                      f  fir_v/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.653 r  fir_v/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.653    fir_v/accumulated_result[0]_i_6_n_0
                                                                      r  fir_v/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.229 r  fir_v/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    fir_v/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.355 r  fir_v/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.355    fir_v/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  fir_v/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.472    fir_v/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.589 r  fir_v/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.589    fir_v/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.706 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.706    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.823 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.823    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.079 r  fir_v/accumulated_result_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     5.079    fir_v/accumulated_result_reg[24]_i_1_n_5
                         FDCE                                         r  fir_v/accumulated_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439     2.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[26]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            fir_v/accumulated_result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 2.729ns (53.976%)  route 2.327ns (46.024%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      r  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      r  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.966     2.861    fir_v/wbs_stb_i
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.985 f  fir_v/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=113, unplaced)       0.552     3.537    fir_v/sm_tvalid_reg_0
                                                                      f  fir_v/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.653 r  fir_v/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.653    fir_v/accumulated_result[0]_i_6_n_0
                                                                      r  fir_v/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.229 r  fir_v/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    fir_v/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.355 r  fir_v/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.355    fir_v/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  fir_v/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.472    fir_v/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.589 r  fir_v/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.589    fir_v/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.706 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.706    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.823 r  fir_v/accumulated_result_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.823    fir_v/accumulated_result_reg[20]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     5.055 r  fir_v/accumulated_result_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     5.055    fir_v/accumulated_result_reg[24]_i_1_n_7
                         FDCE                                         r  fir_v/accumulated_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439     2.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[24]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            fir_v/accumulated_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.043ns  (logic 2.717ns (53.866%)  route 2.327ns (46.134%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      r  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      r  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.966     2.861    fir_v/wbs_stb_i
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.985 f  fir_v/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=113, unplaced)       0.552     3.537    fir_v/sm_tvalid_reg_0
                                                                      f  fir_v/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.653 r  fir_v/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.653    fir_v/accumulated_result[0]_i_6_n_0
                                                                      r  fir_v/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.229 r  fir_v/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    fir_v/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.355 r  fir_v/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.355    fir_v/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  fir_v/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.472    fir_v/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.589 r  fir_v/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.589    fir_v/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.706 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.706    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.043 r  fir_v/accumulated_result_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     5.043    fir_v/accumulated_result_reg[20]_i_1_n_6
                         FDCE                                         r  fir_v/accumulated_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439     2.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[21]/C

Slack:                    inf
  Source:                 wbs_adr_i[26]
                            (input port)
  Destination:            fir_v/accumulated_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 2.711ns (53.811%)  route 2.327ns (46.189%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_adr_i[26] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[26]
                                                                      r  wbs_adr_i_IBUF[26]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wbs_adr_i_IBUF[26]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    fir_v/wbs_adr_i_IBUF[14]
                                                                      r  fir_v/axilite_raddr_received_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 r  fir_v/axilite_raddr_received_i_4/O
                         net (fo=24, unplaced)        0.966     2.861    fir_v/wbs_stb_i
                                                                      r  fir_v/wbs_ack_o_OBUF_inst_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     2.985 f  fir_v/wbs_ack_o_OBUF_inst_i_5/O
                         net (fo=113, unplaced)       0.552     3.537    fir_v/sm_tvalid_reg_0
                                                                      f  fir_v/accumulated_result[0]_i_6/I1
                         LUT2 (Prop_lut2_I1_O)        0.116     3.653 r  fir_v/accumulated_result[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.653    fir_v/accumulated_result[0]_i_6_n_0
                                                                      r  fir_v/accumulated_result_reg[0]_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     4.229 r  fir_v/accumulated_result_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     4.238    fir_v/accumulated_result_reg[0]_i_2_n_0
                                                                      r  fir_v/accumulated_result_reg[4]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.355 r  fir_v/accumulated_result_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.355    fir_v/accumulated_result_reg[4]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[8]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.472 r  fir_v/accumulated_result_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.472    fir_v/accumulated_result_reg[8]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[12]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.589 r  fir_v/accumulated_result_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.589    fir_v/accumulated_result_reg[12]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[16]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.706 r  fir_v/accumulated_result_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.706    fir_v/accumulated_result_reg[16]_i_1_n_0
                                                                      r  fir_v/accumulated_result_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     5.037 r  fir_v/accumulated_result_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     5.037    fir_v/accumulated_result_reg[20]_i_1_n_4
                         FDCE                                         r  fir_v/accumulated_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.439     2.128    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_v/accumulated_result_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=310, unplaced)       0.337     0.538    fir_v/SR[0]
                         FDCE                                         f  fir_v/accumulated_result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_v/accumulated_result_reg[10]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=310, unplaced)       0.337     0.538    fir_v/SR[0]
                         FDCE                                         f  fir_v/accumulated_result_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[10]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_v/accumulated_result_reg[11]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=310, unplaced)       0.337     0.538    fir_v/SR[0]
                         FDCE                                         f  fir_v/accumulated_result_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[11]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_v/accumulated_result_reg[12]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=310, unplaced)       0.337     0.538    fir_v/SR[0]
                         FDCE                                         f  fir_v/accumulated_result_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[12]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_v/accumulated_result_reg[13]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=310, unplaced)       0.337     0.538    fir_v/SR[0]
                         FDCE                                         f  fir_v/accumulated_result_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[13]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_v/accumulated_result_reg[14]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=310, unplaced)       0.337     0.538    fir_v/SR[0]
                         FDCE                                         f  fir_v/accumulated_result_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[14]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_v/accumulated_result_reg[15]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=310, unplaced)       0.337     0.538    fir_v/SR[0]
                         FDCE                                         f  fir_v/accumulated_result_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[15]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_v/accumulated_result_reg[16]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=310, unplaced)       0.337     0.538    fir_v/SR[0]
                         FDCE                                         f  fir_v/accumulated_result_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[16]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_v/accumulated_result_reg[17]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=310, unplaced)       0.337     0.538    fir_v/SR[0]
                         FDCE                                         f  fir_v/accumulated_result_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[17]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            fir_v/accumulated_result_reg[18]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=310, unplaced)       0.337     0.538    fir_v/SR[0]
                         FDCE                                         f  fir_v/accumulated_result_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=446, unplaced)       0.259     1.032    fir_v/wb_clk_i_IBUF_BUFG
                         FDCE                                         r  fir_v/accumulated_result_reg[18]/C





