("sim_adv_logic:/\tsim_adv_logic lab3_dgarci23 schematic" (("open" (nil hierarchy "/{lab3_dgarci23 sim_adv_logic schematic }:a"))) (((-2.3125 -3.4375) (3.4625 3.4875)) "a" "Schematics XL" 24))("sim_part2_circuit:/\tsim_part2_circuit lab3_dgarci23 schematic" (("open" (nil hierarchy "/{lab3_dgarci23 sim_part2_circuit schematic }:a"))) (((-1.35625 -1.76875) (4.65625 1.80625)) "a" "Schematics XL" 27))("part2_circuit:/\tpart2_circuit lab3_dgarci23 schematic" (("open" (nil hierarchy "/{lab3_dgarci23 part2_circuit schematic }:r"))) (((0.15625 -5.41875) (15.19375 3.51875)) "r" "Schematics XL" 28))("part2_circuit:/\tpart2_circuit lab3_dgarci23 extracted" (("open" (nil hierarchy "/{lab3_dgarci23 part2_circuit extracted }:a"))) (((-20.224 -7.433) (36.561 15.233)) "a" "VLS-GXL" 20))("part2_circuit:/\tpart2_circuit lab3_dgarci23 layout" (("open" (nil hierarchy "/{lab3_dgarci23 part2_circuit layout }:a"))) (((-22.029 -8.067) (36.429 15.267)) "a" "VLS-GXL" 14))("adv_logic:/\tadv_logic lab3_dgarci23 extracted" (("open" (nil hierarchy "/{lab3_dgarci23 adv_logic extracted }:a"))) (((-23.083 -7.6) (42.055 18.4)) "a" "VLS-GXL" 11))("adv_logic:/\tadv_logic lab3_dgarci23 layout" (("open" (nil hierarchy "/{lab3_dgarci23 adv_logic layout }:a"))) (((-26.048 -9.025) (42.848 18.475)) "a" "VLS-GXL" 10))("adv_logic:/\tadv_logic lab3_dgarci23 schematic" (("open" (nil hierarchy "/{lab3_dgarci23 adv_logic schematic }:a"))) (((-2.74375 -3.75) (6.15 1.5375)) "a" "Schematics XL" 13))("nand2:/\tnand2 hw2_dgarci23 extracted" (("open" (nil hierarchy "/{hw2_dgarci23 nand2 extracted }:a"))) (((-26.884 -3.156) (17.907 14.967)) "a" "VLS-GXL" 26))("nand2:/\tnand2 hw2_dgarci23 schematic" (("open" (nil hierarchy "/{hw2_dgarci23 nand2 schematic }:r"))) (((-2.04375 1.2125) (-0.1375 2.54375)) "r" "Schematics XL" 27))