
istflow -prj "C:/Users/Public/DTS/reveal_ex/ECP5/counter_rel.rvl" -design "Reveal_ecp5_impl1.rvp" 
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="2"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.8_x64/tcltk/bin/tclsh" "C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_workspace/tmpreveal/counter_rel_generate.tcl".
all messages logged in file C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_error.log

Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_workspace/counter_rel/counter_top_la0_bb.v. VERI-1482
all messages logged in file C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_error.log

Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_workspace/tmpreveal/counter_top_reveal_coretop.v. VERI-1482
Analyzing Verilog file C:/Users/Public/DTS/reveal_ex/ECP5/source/counter_top.v. VERI-1482
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/Public/DTS/reveal_ex/ECP5/source/counter_top.v(2): " arg1="counter_top" arg2="C:/Users/Public/DTS/reveal_ex/ECP5/source/counter_top.v" arg3="2"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="C:/Users/Public/DTS/reveal_ex/ECP5/source/counter_top.v(29): " arg1="counter_top" arg2="C:/Users/Public/DTS/reveal_ex/ECP5/source/counter_top.v" arg3="29"  />
(VERI-1491) Pretty printing all modules in library work to file C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_workspace/tmpreveal/counter_top_rvl.v
Lpf file 'C:/Users/Public/DTS/reveal_ex/ECP5/Reveal_ecp5.lpf' is updated.

synpwrap -msg -prj "Reveal_ecp5_impl1_synplify.tcl" -log "Reveal_ecp5_impl1.srf"
Copyright (C) 1992-2016 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.8.0.115.3
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Reveal_ecp5_impl1.srf
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: C:\lscc\diamond\3.8_x64\synpbase
#OS: Windows 7 6.1
#Hostname: L-8X3YD72

# Tue May 02 15:30:06 2017

#Implementation: impl1

Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.8_x64\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v" (library work)
@I::"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v" (library work)
Verilog syntax check successful!
Selecting top level module counter_top
@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp5u.v":1746:7:1746:10|Synthesizing module OSCG in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.







@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_trig_gen.v":11:7:11:26|Synthesizing module counter_top_la0_trig in library work.



@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":12:7:12:21|Synthesizing module counter_top_la0 in library work.

@N: CG364 :"C:\lscc\diamond\3.8_x64\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.

@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":2:7:2:20|Synthesizing module reveal_coretop in library work.

@W: CG360 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":15:29:15:39|Removing wire trigger_out, as there is no assignment to it.
@N: CG364 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":50:7:50:17|Synthesizing module counter_top in library work.

@N: CL159 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\Users\Public\DTS\reveal_ex\ECP5\impl1\reveal_workspace\tmpreveal\counter_top_la0_gen.v":62:7:62:16|Input trigger_en is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 89MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 02 15:30:07 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 02 15:30:08 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 02 15:30:08 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 02 15:30:09 2017

###########################################################]
Pre-mapping Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Public\DTS\reveal_ex\ECP5\impl1\Reveal_ecp5_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\Public\DTS\reveal_ex\ECP5\impl1\Reveal_ecp5_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=56  set on top level netlist counter_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock        Clock                     Clock
Clock                                     Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------
System                                    526.5 MHz     1.899         system       system_clkgroup           0    
counter_top|clk1                          2.4 MHz       412.903       inferred     Autoconstr_clkgroup_0     194  
reveal_coretop|jtck_inferred_clock[0]     328.1 MHz     3.048         inferred     Autoconstr_clkgroup_1     165  
==================================================================================================================


Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 02 15:30:10 2017

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 145MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 150MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -1.55ns		 428 /       343
   2		0h:00m:02s		    -1.55ns		 423 /       343
   3		0h:00m:02s		    -1.31ns		 423 /       343
   4		0h:00m:02s		    -1.31ns		 423 /       343
   5		0h:00m:02s		    -1.31ns		 423 /       343
Timing driven replication report
Added 12 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   6		0h:00m:03s		    -1.95ns		 489 /       355
   7		0h:00m:03s		    -1.65ns		 491 /       355
   8		0h:00m:04s		    -1.37ns		 493 /       355
   9		0h:00m:04s		    -1.23ns		 495 /       355
  10		0h:00m:04s		    -1.11ns		 496 /       355
  11		0h:00m:04s		    -1.44ns		 496 /       355
Added 5 Registers via timing driven replication
Added 0 LUTs via timing driven replication


  12		0h:00m:04s		    -1.19ns		 488 /       360
  13		0h:00m:04s		    -1.41ns		 488 /       360
  14		0h:00m:04s		    -1.34ns		 490 /       360
  15		0h:00m:04s		    -1.53ns		 488 /       360
  16		0h:00m:04s		    -1.41ns		 488 /       360

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 169MB peak: 170MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 170MB peak: 171MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 360 clock pin(s) of sequential element(s)
0 instances converted, 360 sequential instances remain driven by gated/generated clocks

======================================================================================================================================================== Gated/Generated Clocks ========================================================================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                                             Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCinst0                                                  OSCG                   193        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.te_precnt_val[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       counter_top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16             167        counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.capture_dr_d4         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 134MB peak: 171MB)

Writing Analyst data base C:\Users\Public\DTS\reveal_ex\ECP5\impl1\synwork\Reveal_ecp5_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 167MB peak: 171MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Public\DTS\reveal_ex\ECP5\impl1\Reveal_ecp5_impl1.edi
L-2016.03L-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 171MB peak: 174MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 174MB)

@W: MT246 :"c:\users\public\dts\reveal_ex\ecp5\impl1\reveal_workspace\tmpreveal\counter_top_rvl.v":40:15:40:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"c:\lscc\diamond\3.8_x64\module\reveal\src\ertl\ertl.v":2159:8:2159:13|Blackbox pmi_ram_dp_Z4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock counter_top|clk1 with period 412.90ns. Please declare a user-defined clock on object "n:clk1"
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 4.92ns. Please declare a user-defined clock on object "n:counter_top_reveal_coretop_instance.jtck[0]"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 02 15:30:17 2017
#


Top view:               counter_top
Requested Frequency:    2.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary
*******************


Worst slack in design: -0.868

                                          Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type         Group                
------------------------------------------------------------------------------------------------------------------------------------------------
counter_top|clk1                          2.4 MHz       199.2 MHz     412.903       5.020         407.884     inferred     Autoconstr_clkgroup_0
reveal_coretop|jtck_inferred_clock[0]     203.2 MHz     172.7 MHz     4.921         5.789         -0.868      inferred     Autoconstr_clkgroup_1
System                                    498.3 MHz     423.5 MHz     2.007         2.361         -0.354      system       system_clkgroup      
================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                        |    rise  to  rise     |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                               Ending                                 |  constraint  slack    |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                 System                                 |  2.007       -0.354   |  No paths    -       |  No paths    -      |  No paths    -    
System                                 counter_top|clk1                       |  412.903     411.702  |  No paths    -       |  No paths    -      |  No paths    -    
System                                 reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -       |  4.921       0.276  |  No paths    -    
counter_top|clk1                       System                                 |  412.903     409.313  |  No paths    -       |  No paths    -      |  No paths    -    
counter_top|clk1                       counter_top|clk1                       |  412.903     407.884  |  No paths    -       |  No paths    -      |  No paths    -    
counter_top|clk1                       reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  No paths    -       |  Diff grp    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]  System                                 |  No paths    -        |  No paths    -       |  No paths    -      |  4.921       1.155
reveal_coretop|jtck_inferred_clock[0]  counter_top|clk1                       |  No paths    -        |  No paths    -       |  No paths    -      |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]  reveal_coretop|jtck_inferred_clock[0]  |  No paths    -        |  4.921       -0.868  |  No paths    -      |  No paths    -    
=======================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter_top|clk1
====================================



Starting Points with Worst Slack
********************************

                                                                                               Starting                                                         Arrival            
Instance                                                                                       Reference            Type        Pin     Net                     Time        Slack  
                                                                                               Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture                        counter_top|clk1     FD1P3DX     Q       capture                 1.015       407.884
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[0]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[0]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[1]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[1]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[4]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[4]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[5]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[6]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[6]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]              counter_top|clk1     FD1P3DX     Q       post_trig_cntr[7]       0.907       407.991
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.input_a_d1[2]           counter_top|clk1     FD1S3DX     Q       gt_2                    1.009       408.167
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.input_a_d1[4]           counter_top|clk1     FD1S3DX     Q       gt_4                    1.009       408.167
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.tu_0.compare_reg\[0\][2]     counter_top|clk1     FD1P3DX     Q       compare_reg\[0\][2]     0.955       408.221
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                       Starting                                                          Required            
Instance                                                                               Reference            Type        Pin     Net                      Time         Slack  
                                                                                       Clock                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[7]      412.849      407.884
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[7]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[7]       412.849      407.884
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[7]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[7]     412.849      407.884
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[5]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[5]      412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[6]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[6]      412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[5]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[5]       412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.pre_trig_cntr[6]       counter_top|clk1     FD1P3DX     D       pre_trig_cntr_s[6]       412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[5]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[5]     412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.tm_wr_addr_cntr[6]     counter_top|clk1     FD1P3DX     D       tm_wr_addr_cntr_s[6]     412.849      407.945
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[3]      counter_top|clk1     FD1P3DX     D       post_trig_cntr_s[3]      412.849      408.005
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      412.903
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         412.849

    - Propagation time:                      4.966
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 407.883

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7] / D
    The start point is clocked by            counter_top|clk1 [rising] on pin CK
    The end   point is clocked by            counter_top|clk1 [rising] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.capture                        FD1P3DX      Q        Out     1.015     1.015       -         
capture                                                                                        Net          -        -       -         -           6         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIJJT91[6]     ORCALUT4     A        In      0.000     1.015       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIJJT91[6]     ORCALUT4     Z        Out     0.606     1.621       -         
clear_5_0_292_1_o2_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIO1B24[2]     ORCALUT4     A        In      0.000     1.621       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_RNIO1B24[2]     ORCALUT4     Z        Out     0.708     2.329       -         
N_123                                                                                          Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.start_d_RNILCNB4               ORCALUT4     A        In      0.000     2.329       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.start_d_RNILCNB4               ORCALUT4     Z        Out     0.856     3.185       -         
pre_trig_cntr                                                                                  Net          -        -       -         -           27        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2C        A1       In      0.000     3.185       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[0]        CCU2C        COUT     Out     0.900     4.085       -         
post_trig_cntr_cry[0]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2C        CIN      In      0.000     4.085       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[1]        CCU2C        COUT     Out     0.061     4.146       -         
post_trig_cntr_cry[2]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2C        CIN      In      0.000     4.146       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[3]        CCU2C        COUT     Out     0.061     4.207       -         
post_trig_cntr_cry[4]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[5]        CCU2C        CIN      In      0.000     4.207       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_cry_0[5]        CCU2C        COUT     Out     0.061     4.268       -         
post_trig_cntr_cry[6]                                                                          Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_s_0[7]          CCU2C        CIN      In      0.000     4.268       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr_s_0[7]          CCU2C        S0       Out     0.698     4.966       -         
post_trig_cntr_s[7]                                                                            Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.post_trig_cntr[7]              FD1P3DX      D        In      0.000     4.966       -         
=============================================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                                             Starting                                                                             Arrival           
Instance                                                                                     Reference                                 Type        Pin     Net                    Time        Slack 
                                                                                             Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[8]                1.063       -0.868
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_28_rep1      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_28_rep1      1.009       -0.814
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_29_rep1      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_29_rep1      1.009       -0.814
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[26]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[10]               0.955       -0.760
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[27]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[11]               0.955       -0.760
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast[17]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[17]     0.907       -0.712
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast[18]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[18]     0.907       -0.712
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[16]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]                1.131       -0.670
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_fast[19]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[19]     0.853       -0.658
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[18]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[2]                1.098       -0.638
====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                              Starting                                                                                       Required           
Instance                                                                                      Reference                                 Type        Pin     Net                              Time         Slack 
                                                                                              Clock                                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5                    4.867        -0.868
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]                      4.867        0.285 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[1]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_26_i                           4.867        0.744 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[2]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_24_i                           4.867        0.744 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[4]            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_22_i                           4.867        0.744 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.trig_u.te_0.tt_wr_addr_cntr[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      tt_wr_addr_cntr_1_sqmuxa_i_0     4.727        0.958 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     SP      un1_jtdo_4_i                     4.727        1.096 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[1]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     SP      un1_jtdo_4_i                     4.727        1.096 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[2]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     SP      un1_jtdo_4_i                     4.727        1.096 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[3]               reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     SP      un1_jtdo_4_i                     4.727        1.096 
================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.921
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.867

    - Propagation time:                      5.735
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.868

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[24]            FD1P3DX      Q        Out     1.063     1.063       -         
addr[8]                                                                                        Net          -        -       -         -           13        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     A        In      0.000     1.063       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     Z        Out     0.606     1.669       -         
un5_jtdo_first_bit_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     D        In      0.000     1.669       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     Z        Out     0.849     2.518       -         
un5_jtdo_first_bit_sn                                                                          Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     B        In      0.000     2.518       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     Z        Out     0.606     3.124       -         
parity_calc_RNO_46                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     A        In      0.000     3.124       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     Z        Out     0.606     3.730       -         
parity_calc_RNO_31                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     C        In      0.000     3.730       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     Z        Out     0.606     4.336       -         
parity_calc_RNO_19                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     A        In      0.000     4.336       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     Z        Out     0.606     4.942       -         
parity_calc_RNO_7                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        BLUT     In      0.000     4.942       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        Z        Out     0.403     5.345       -         
parity_calc_RNO_1                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     B        In      0.000     5.345       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     Z        Out     0.390     5.735       -         
parity_calc_5                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     5.735       -         
=============================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      4.921
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.867

    - Propagation time:                      5.681
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.814

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_28_rep1 / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_28_rep1          FD1P3DX      Q        Out     1.009     1.009       -         
shift_reg_28_rep1                                                                                Net          -        -       -         -           5         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_1_0     ORCALUT4     A        In      0.000     1.009       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_1_0     ORCALUT4     Z        Out     0.606     1.615       -         
un5_jtdo_first_bit_1_0                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit         ORCALUT4     C        In      0.000     1.615       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit         ORCALUT4     Z        Out     0.849     2.464       -         
un5_jtdo_first_bit_sn                                                                            Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46         ORCALUT4     B        In      0.000     2.464       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46         ORCALUT4     Z        Out     0.606     3.070       -         
parity_calc_RNO_46                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31         ORCALUT4     A        In      0.000     3.070       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31         ORCALUT4     Z        Out     0.606     3.676       -         
parity_calc_RNO_31                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4     C        In      0.000     3.676       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4     Z        Out     0.606     4.282       -         
parity_calc_RNO_19                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     A        In      0.000     4.282       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     Z        Out     0.606     4.888       -         
parity_calc_RNO_7                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1          PFUMX        BLUT     In      0.000     4.888       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1          PFUMX        Z        Out     0.403     5.291       -         
parity_calc_RNO_1                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     B        In      0.000     5.291       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     Z        Out     0.390     5.681       -         
parity_calc_5                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.681       -         
===============================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      4.921
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.867

    - Propagation time:                      5.681
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.814

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_29_rep1 / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_29_rep1          FD1P3DX      Q        Out     1.009     1.009       -         
shift_reg_29_rep1                                                                                Net          -        -       -         -           5         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_1_0     ORCALUT4     B        In      0.000     1.009       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_1_0     ORCALUT4     Z        Out     0.606     1.615       -         
un5_jtdo_first_bit_1_0                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit         ORCALUT4     C        In      0.000     1.615       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit         ORCALUT4     Z        Out     0.849     2.464       -         
un5_jtdo_first_bit_sn                                                                            Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46         ORCALUT4     B        In      0.000     2.464       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46         ORCALUT4     Z        Out     0.606     3.070       -         
parity_calc_RNO_46                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31         ORCALUT4     A        In      0.000     3.070       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31         ORCALUT4     Z        Out     0.606     3.676       -         
parity_calc_RNO_31                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4     C        In      0.000     3.676       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19         ORCALUT4     Z        Out     0.606     4.282       -         
parity_calc_RNO_19                                                                               Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     A        In      0.000     4.282       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7          ORCALUT4     Z        Out     0.606     4.888       -         
parity_calc_RNO_7                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1          PFUMX        BLUT     In      0.000     4.888       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1          PFUMX        Z        Out     0.403     5.291       -         
parity_calc_RNO_1                                                                                Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     B        In      0.000     5.291       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO            ORCALUT4     Z        Out     0.390     5.681       -         
parity_calc_5                                                                                    Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc                FD1P3DX      D        In      0.000     5.681       -         
===============================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      4.921
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.867

    - Propagation time:                      5.627
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.760

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[26] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[26]            FD1P3DX      Q        Out     0.955     0.955       -         
addr[10]                                                                                       Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     B        In      0.000     0.955       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     Z        Out     0.606     1.561       -         
un5_jtdo_first_bit_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     D        In      0.000     1.561       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     Z        Out     0.849     2.410       -         
un5_jtdo_first_bit_sn                                                                          Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     B        In      0.000     2.410       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     Z        Out     0.606     3.016       -         
parity_calc_RNO_46                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     A        In      0.000     3.016       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     Z        Out     0.606     3.622       -         
parity_calc_RNO_31                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     C        In      0.000     3.622       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     Z        Out     0.606     4.228       -         
parity_calc_RNO_19                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     A        In      0.000     4.228       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     Z        Out     0.606     4.834       -         
parity_calc_RNO_7                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        BLUT     In      0.000     4.834       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        Z        Out     0.403     5.237       -         
parity_calc_RNO_1                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     B        In      0.000     5.237       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     Z        Out     0.390     5.627       -         
parity_calc_5                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     5.627       -         
=============================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      4.921
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.867

    - Propagation time:                      5.627
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.760

    Number of logic level(s):                8
    Starting point:                          counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[27] / Q
    Ending point:                            counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] on pin CK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg[27]            FD1P3DX      Q        Out     0.955     0.955       -         
addr[11]                                                                                       Net          -        -       -         -           3         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     C        In      0.000     0.955       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_4     ORCALUT4     Z        Out     0.606     1.561       -         
un5_jtdo_first_bit_4                                                                           Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     D        In      0.000     1.561       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit       ORCALUT4     Z        Out     0.849     2.410       -         
un5_jtdo_first_bit_sn                                                                          Net          -        -       -         -           24        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     B        In      0.000     2.410       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_46       ORCALUT4     Z        Out     0.606     3.016       -         
parity_calc_RNO_46                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     A        In      0.000     3.016       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_31       ORCALUT4     Z        Out     0.606     3.622       -         
parity_calc_RNO_31                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     C        In      0.000     3.622       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_19       ORCALUT4     Z        Out     0.606     4.228       -         
parity_calc_RNO_19                                                                             Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     A        In      0.000     4.228       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_7        ORCALUT4     Z        Out     0.606     4.834       -         
parity_calc_RNO_7                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        BLUT     In      0.000     4.834       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO_1        PFUMX        Z        Out     0.403     5.237       -         
parity_calc_RNO_1                                                                              Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     B        In      0.000     5.237       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc_RNO          ORCALUT4     Z        Out     0.390     5.627       -         
parity_calc_5                                                                                  Net          -        -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc              FD1P3DX      D        In      0.000     5.627       -         
=============================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                    Starting                                                            Arrival           
Instance                                                                            Reference     Type              Pin           Net                   Time        Slack 
                                                                                    Clock                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        ip_enable     ip_enable[0]          0.000       -0.354
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jce2          jce2[0]               0.000       -0.354
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jshift        jshift[0]             0.000       -0.354
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jrstn         jrstn[0]              0.000       1.401 
counter_top_reveal_coretop_instance.jtagconn16_inst_0                               System        jtagconn16        jtdi          jtdi[0]               0.000       3.871 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[0]          trace_dout_int[0]     0.000       4.867 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[1]          trace_dout_int[1]     0.000       4.867 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[2]          trace_dout_int[2]     0.000       4.867 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[3]          trace_dout_int[3]     0.000       4.867 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem     System        pmi_ram_dp_Z4     Q[4]          trace_dout_int[4]     0.000       4.867 
==========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                      Starting                                                      Required           
Instance                                                                              Reference     Type              Pin         Net               Time         Slack 
                                                                                      Clock                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                 System        jtagconn16        er2_tdo     er2_tdo[0]        2.007        -0.354
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.parity_calc     System        FD1P3DX           D           parity_calc_5     4.867        0.276 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.tm_u.genblk4\.tr_mem       System        pmi_ram_dp_Z4     Reset       reset_n_i         2.007        1.401 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]       System        FD1P3BX           D           tm_crc_7[0]       4.867        1.768 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[0]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[1]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[2]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[3]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[4]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tm_crc[5]       System        FD1P3BX           SP          un1_jtdo_4_i      4.727        2.081 
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.007
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.007

    - Propagation time:                      2.361
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.354

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                            Net            -             -       -         -           65        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.837     0.837       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -             -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       A             In      0.000     0.837       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       Z             Out     0.738     1.575       -         
tt_crc_m[0]                                                                                             Net            -             -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       C             In      0.000     1.575       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       Z             Out     0.606     2.181       -         
g0_1                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       B             In      0.000     2.181       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       Z             Out     0.180     2.361       -         
jtdo                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo       In      0.000     2.361       -         
=============================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      2.007
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.007

    - Propagation time:                      2.361
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.354

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                    Type           Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jce2        Out     0.000     0.000       -         
jce2[0]                                                                                                 Net            -           -       -         -           17        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       B           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z           Out     0.837     0.837       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -           -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       A           In      0.000     0.837       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       Z           Out     0.738     1.575       -         
tt_crc_m[0]                                                                                             Net            -           -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       C           In      0.000     1.575       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       Z           Out     0.606     2.181       -         
g0_1                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       B           In      0.000     2.181       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       Z           Out     0.180     2.361       -         
jtdo                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo     In      0.000     2.361       -         
===========================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      2.007
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.007

    - Propagation time:                      2.361
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.354

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / jshift
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin         Pin               Arrival     No. of    
Name                                                                                                    Type           Name        Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     jshift      Out     0.000     0.000       -         
jshift[0]                                                                                               Net            -           -       -         -           39        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       C           In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z           Out     0.837     0.837       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -           -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       A           In      0.000     0.837       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un22_jtdo_first_bit_RNILUPH       ORCALUT4       Z           Out     0.738     1.575       -         
tt_crc_m[0]                                                                                             Net            -           -       -         -           4         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       C           In      0.000     1.575       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       Z           Out     0.606     2.181       -         
g0_1                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       B           In      0.000     2.181       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       Z           Out     0.180     2.361       -         
jtdo                                                                                                    Net            -           -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo     In      0.000     2.361       -         
===========================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      2.007
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.007

    - Propagation time:                      2.283
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.276

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                            Net            -             -       -         -           65        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.837     0.837       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -             -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_29_rep1_RNIPDEE2        ORCALUT4       D             In      0.000     0.837       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.shift_reg_29_rep1_RNIPDEE2        ORCALUT4       Z             Out     0.606     1.443       -         
G_14_0_a4_1_1                                                                                           Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.rd_dout_trig_RNIB3G93[0]          ORCALUT4       A             In      0.000     1.443       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.rd_dout_trig_RNIB3G93[0]          ORCALUT4       Z             Out     0.660     2.103       -         
g0_5_0_0                                                                                                Net            -             -       -         -           2         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       C             In      0.000     2.103       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       Z             Out     0.180     2.283       -         
jtdo                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo       In      0.000     2.283       -         
=============================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      2.007
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         2.007

    - Propagation time:                      2.283
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.276

    Number of logic level(s):                4
    Starting point:                          counter_top_reveal_coretop_instance.jtagconn16_inst_0 / ip_enable
    Ending point:                            counter_top_reveal_coretop_instance.jtagconn16_inst_0 / er2_tdo
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                         Pin           Pin               Arrival     No. of    
Name                                                                                                    Type           Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     ip_enable     Out     0.000     0.000       -         
ip_enable[0]                                                                                            Net            -             -       -         -           65        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       A             In      0.000     0.000       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.tr_dout_bit_cnt_0_sqmuxa_0_a2     ORCALUT4       Z             Out     0.837     0.837       -         
tr_dout_bit_cnt_0_sqmuxa                                                                                Net            -             -       -         -           20        
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.rd_dout_tm_RNI0JMA1[0]            ORCALUT4       D             In      0.000     0.837       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.rd_dout_tm_RNI0JMA1[0]            ORCALUT4       Z             Out     0.660     1.497       -         
rd_dout_tm_m_2[0]                                                                                       Net            -             -       -         -           2         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       B             In      0.000     1.497       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNIJK7V5       ORCALUT4       Z             Out     0.606     2.103       -         
g0_1                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       B             In      0.000     2.103       -         
counter_top_reveal_coretop_instance.counter_top_la0_inst_0.jtag_int_u.un5_jtdo_first_bit_RNI2OPFC       ORCALUT4       Z             Out     0.180     2.283       -         
jtdo                                                                                                    Net            -             -       -         -           1         
counter_top_reveal_coretop_instance.jtagconn16_inst_0                                                   jtagconn16     er2_tdo       In      0.000     2.283       -         
=============================================================================================================================================================================



##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 174MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 174MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_25f-6

Register bits: 360 of 24288 (1%)
PIC Latch:       0
I/O cells:       5


Details:
CCU2C:          54
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        230
FD1S3BX:        1
FD1S3DX:        78
GSR:            1
IB:             1
INV:            13
L6MUX21:        1
OB:             4
ORCALUT4:       470
OSCG:           1
PFUMX:          10
PUR:            1
VHI:            10
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 34MB peak: 174MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Tue May 02 15:30:17 2017

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "C:/lscc/diamond/3.8_x64/module" -ic reveal -nopropwarn -l "ECP5U" -d LFE5U-25F -path "C:/Users/Public/DTS/reveal_ex/ECP5/impl1" -path "C:/Users/Public/DTS/reveal_ex/ECP5"   "C:/Users/Public/DTS/reveal_ex/ECP5/impl1/Reveal_ecp5_impl1.edi" "Reveal_ecp5_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Reveal_ecp5_impl1.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr112112p13063b8e.edn


C:\Users\Public\DTS\reveal_ex\ECP5\impl1>"C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -reset_rel async  -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr112112p13063b8e -pmi 
SCUBA, Version Diamond (64-bit) 3.8.0.115.3
Tue May 02 15:30:19 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr112112p13063b8e -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr112112p13063b8e
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[0:0], RdAddress[0:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr112112p13063b8e.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr112112p13063b8e.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr112112p13063b8e.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr6825668256p134ecde4.edn


C:\Users\Public\DTS\reveal_ex\ECP5\impl1>"C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -data_width 6 -num_rows 256 -rdata_width 6 -read_reg1 outreg -gsr DISABLED -reset_rel async  -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr6825668256p134ecde4 -pmi 
SCUBA, Version Diamond (64-bit) 3.8.0.115.3
Tue May 02 15:30:19 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.8_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -data_width 6 -num_rows 256 -rdata_width 6 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr6825668256p134ecde4 -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr6825668256p134ecde4
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[7:0], RdAddress[7:0], Data[5:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[5:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr6825668256p134ecde4.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr6825668256p134ecde4.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr6825668256p134ecde4.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "ECP5U" -d LFE5U-25F  -p "C:/lscc/diamond/3.8_x64/ispfpga/sa5p00/data"  -p "C:/Users/Public/DTS/reveal_ex/ECP5/impl1" -p "C:/Users/Public/DTS/reveal_ex/ECP5" -p "C:/Users/Public/DTS/reveal_ex/ECP5/impl1/reveal_workspace/counter_rel"  "Reveal_ecp5_impl1.ngo" "Reveal_ecp5_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Reveal_ecp5_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/Public/DTS/reveal_ex/ECP5/impl1/pmi_ram_dpebnonesadr112112p13063b8e.ngo'...
Loading NGO design 'C:/Users/Public/DTS/reveal_ex/ECP5/impl1/pmi_ram_dpebnonesadr6825668256p134ecde4.ngo'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.8_x64/ispfpga/sa5p00/data/sa5phub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S1" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_S0" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_COUT" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tu[6]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tu[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_S1[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_COUT[7]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/rd_dout_tm[11]" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/rd_dout_tm[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/ren_jtck" arg2="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/ren_jtck"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_0_0_S0" arg2="un3_cnt_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_cry_0_0_S1" arg2="un3_cnt_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_s_31_0_S1" arg2="un3_cnt_s_31_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="un3_cnt_s_31_0_COUT" arg2="un3_cnt_s_31_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="GND" arg2="GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/tdoa" arg2="sa5phub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/cdn" arg2="sa5phub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/ip_enable[15]" arg2="sa5phub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u_1" arg2="sa5phub/genblk8.un1_jtagg_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u" arg2="sa5phub/genblk8.un1_jtagg_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/bit_count_cry_0_S0[0]" arg2="sa5phub/bit_count_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/bit_count_cry_0_COUT[3]" arg2="sa5phub/bit_count_cry_0_COUT[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/rom_rd_addr_cry_0_S0[0]" arg2="sa5phub/rom_rd_addr_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/rom_rd_addr_s_0_S1[7]" arg2="sa5phub/rom_rd_addr_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/rom_rd_addr_s_0_COUT[7]" arg2="sa5phub/rom_rd_addr_s_0_COUT[7]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="49"  />

Design Results:
    944 blocks expanded
Complete the first expansion.
Writing 'Reveal_ecp5_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "ECP5U" -p LFE5U-25F -t CSFBGA285 -s 6 -oc Industrial   "Reveal_ecp5_impl1.ngd" -o "Reveal_ecp5_impl1_map.ncd" -pr "Reveal_ecp5_impl1.prf" -mp "Reveal_ecp5_impl1.mrp" -lpf "C:/Users/Public/DTS/reveal_ex/ECP5/impl1/Reveal_ecp5_impl1_synplify.lpf" -lpf "C:/Users/Public/DTS/reveal_ex/ECP5/Reveal_ecp5.lpf"             
map:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Reveal_ecp5_impl1.ngd
   Picdevice="LFE5U-25F"

   Pictype="CSFBGA285"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-25FCSFBGA285, Performance used: 6.

Loading device for application map from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Preliminary    Version 1.28.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="rstn_c"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p13063b8e_0_0_0"  />



Design Summary:
   Number of registers:    408 out of 24642 (2%)
      PFU registers:          408 out of 24288 (2%)
      PIO registers:            0 out of   354 (0%)
   Number of SLICEs:       434 out of 12144 (4%)
      SLICEs as Logic/ROM:    434 out of 12144 (4%)
      SLICEs as RAM:            0 out of  9108 (0%)
      SLICEs as Carry:         62 out of 12144 (1%)
   Number of LUT4s:        616 out of 24288 (3%)
      Number used as logic LUTs:        492
      Number used as distributed RAM:     0
      Number used as ripple logic:      124
      Number used as shift registers:     0
   Number of PIO sites used: 5 out of 118 (4%)
   Number of block RAMs:  2 out of 56 (4%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 56 (0 %)
   Number of Used DSP ALU Sites:  0 out of 28 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 56 (0 %)
   Number of clocks:  2
     Net clk1: 119 loads, 119 rising, 0 falling (Driver: OSCinst0 )
     Net jtaghub16_jtck: 133 loads, 0 rising, 133 falling (Driver: sa5phub/genblk8.jtagg_u )
   Number of Clock Enables:  42
     Net jtaghub16_ip_enable0: 28 loads, 28 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/un1_tt_end_1_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnte: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reg0_0_sqmuxa: 2 loads, 2 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/un1_jtdo_4_i: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jshift_d1_rep1_RNITJK61: 19 loads, 19 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_38: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_46_i: 8 loads, 8 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/sample_en_d: 11 loads, 11 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_136_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_82_i: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_59_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i: 3 loads, 3 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_9_i: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/un1_rd_dout_tm55_i: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntre: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_33: 5 loads, 5 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/num_post_trig_frm_0_sqmuxa: 4 loads, 4 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/force_trig_2_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 7 loads, 7 LSLICEs
     Net sa5phub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net sa5phub/N_5_i: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net rstn_c merged into GSR:  32
   Number of LSRs:  2
     Net jtaghub16_jrstn: 130 loads, 130 LSLICEs
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n: 93 loads, 91 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 134 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n: 93 loads
     Net jtaghub16_ip_enable0: 57 loads
     Net jtaghub16_jshift: 52 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[0]: 43 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[1]: 31 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[13]: 28 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/addr[9]: 27 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_47: 27 loads
     Net counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr: 27 loads
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 55 MB

Dumping design to file Reveal_ecp5_impl1_map.ncd.

mpartrce -p "Reveal_ecp5_impl1.p2t" -f "Reveal_ecp5_impl1.p3t" -tf "Reveal_ecp5_impl1.pt" "Reveal_ecp5_impl1_map.ncd" "Reveal_ecp5_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Reveal_ecp5_impl1_map.ncd"
Tue May 02 15:30:21 2017

PAR: Place And Route Diamond (64-bit) 3.8.0.115.3.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Public/DTS/reveal_ex/ECP5/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF Reveal_ecp5_impl1_map.ncd Reveal_ecp5_impl1.dir/5_1.ncd Reveal_ecp5_impl1.prf
Preference file: Reveal_ecp5_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Reveal_ecp5_impl1_map.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CSFBGA285
Performance: 6
Loading device for application par from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Preliminary    Version 1.28.
Performance Hardware Data Status:   Final          Version 50.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)       5/197           2% used
                      5/118           4% bonded

   SLICE            434/12144         3% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   JTAG               1/1           100% used
   EBR                2/56            3% used


Number of Signals: 1062
Number of Connections: 3040

Pin Constraint Summary:
   0 out of 5 pins locked (0% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk1 (driver: OSCinst0, clk/ce/sr load #: 119/0/0)
    jtaghub16_jtck (driver: sa5phub/genblk8.jtagg_u, clk/ce/sr load #: 133/0/0)


Signal rstn_c is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
....................
Placer score = 162211.
Finished Placer Phase 1.  REAL time: 13 secs 

Starting Placer Phase 2.
.
Placer score =  156545
Finished Placer Phase 2.  REAL time: 13 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 12 (0%)
  GR_PCLK    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant TR Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant BL Clocks:
  PRIMARY "clk1" from OSC on comp "OSCinst0" on site "OSC", CLK/CE/SR load = 10
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 104

  PRIMARY  : 2 out of 16 (12%)

Quadrant BR Clocks:
  PRIMARY "clk1" from OSC on comp "OSCinst0" on site "OSC", CLK/CE/SR load = 109
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 29

  PRIMARY  : 2 out of 16 (12%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


+
I/O Usage Summary (final):
   5 out of 197 (2.5%) PIO sites used.
   5 out of 118 (4.2%) bonded PIO sites used.
   Number of PIO comps: 5; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 0 / 6 (  0%)  | -          | -          | -          |
| 1        | 0 / 6 (  0%)  | -          | -          | -          |
| 2        | 0 / 21 (  0%) | -          | -          | -          |
| 3        | 4 / 28 ( 14%) | 2.5V       | -          | -          |
| 6        | 0 / 26 (  0%) | -          | -          | -          |
| 7        | 0 / 18 (  0%) | -          | -          | -          |
| 8        | 1 / 13 (  7%) | 2.5V       | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 13 secs 

Dumping design to file Reveal_ecp5_impl1.dir/5_1.ncd.

0 connections routed; 3040 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 17 secs 

Start NBR router at 15:30:38 05/02/17

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 15:30:38 05/02/17

Start NBR section for initial routing at 15:30:38 05/02/17
Level 1, iteration 1
1(0.00%) conflict; 2512(82.63%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.524ns/0.000ns; real time: 18 secs 
Level 2, iteration 1
2(0.00%) conflicts; 2501(82.27%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.632ns/0.000ns; real time: 18 secs 
Level 3, iteration 1
0(0.00%) conflict; 2500(82.24%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.713ns/0.000ns; real time: 18 secs 
Level 4, iteration 1
87(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.610ns/0.000ns; real time: 18 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:30:39 05/02/17
Level 4, iteration 1
46(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.610ns/0.000ns; real time: 18 secs 
Level 4, iteration 2
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.615ns/0.000ns; real time: 18 secs 
Level 4, iteration 3
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.615ns/0.000ns; real time: 19 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.615ns/0.000ns; real time: 19 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.615ns/0.000ns; real time: 19 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 15:30:40 05/02/17

Start NBR section for re-routing at 15:30:40 05/02/17
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.615ns/0.000ns; real time: 19 secs 

Start NBR section for post-routing at 15:30:40 05/02/17

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 6.615ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 19 secs 
Total REAL time: 20 secs 
Completely routed.
End of route.  3040 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Reveal_ecp5_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 6.615
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.171
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 20 secs 
Total REAL time to completion: 21 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Reveal_ecp5_impl1.pt" -o "Reveal_ecp5_impl1.twr" "Reveal_ecp5_impl1.ncd" "Reveal_ecp5_impl1.prf"
trce:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file reveal_ecp5_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CSFBGA285
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Preliminary    Version 1.28.
Performance Hardware Data Status:   Final          Version 50.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.8.0.115.3
Tue May 02 15:30:43 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Reveal_ecp5_impl1.twr -gui -msgset C:/Users/Public/DTS/reveal_ex/ECP5/promote.xml Reveal_ecp5_impl1.ncd Reveal_ecp5_impl1.prf 
Design file:     reveal_ecp5_impl1.ncd
Preference file: reveal_ecp5_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2916 paths, 1 nets, and 3040 connections (100.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.8.0.115.3
Tue May 02 15:30:43 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Reveal_ecp5_impl1.twr -gui -msgset C:/Users/Public/DTS/reveal_ex/ECP5/promote.xml Reveal_ecp5_impl1.ncd Reveal_ecp5_impl1.prf 
Design file:     reveal_ecp5_impl1.ncd
Preference file: reveal_ecp5_impl1.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2916 paths, 1 nets, and 3040 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

bitgen -w "Reveal_ecp5_impl1.ncd" -f "Reveal_ecp5_impl1.t2b" -e -s "C:/Users/Public/DTS/reveal_ex/ECP5/Reveal_ecp5.sec" -k "C:/Users/Public/DTS/reveal_ex/ECP5/Reveal_ecp5.bek" "Reveal_ecp5_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.8.0.115.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Reveal_ecp5_impl1.ncd.
Design name: counter_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CSFBGA285
Performance: 6
Loading device for application Bitgen from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Preliminary    Version 1.28.
Performance Hardware Data Status:   Final          Version 50.1.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Reveal_ecp5_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.23.
 
Saving bit stream in "Reveal_ecp5_impl1.bit".
