# ELEC50010-MIPS-CPU-Design
Repository containing all the files and submissions for the ELEC50010 Instruction Architecture and Compilers CPU Coursework Autumn 2020, which involves 
developing a working synthesisable MIPS-compatible CPU using System Verilog. 

The complete specification on the target ISA and other requirements can be found here : https://github.com/m8pple/elec50010-2020-cpu-cw
