

================================================================
== Vitis HLS Report for 'DoCompute_Block_entry5993_proc'
================================================================
* Date:           Thu May 29 09:36:29 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     118|     47|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     47|    -|
|Register         |        -|    -|      64|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     182|     96|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |mul_30s_11ns_30_2_1_U38  |mul_30s_11ns_30_2_1  |        0|   2|  118|  47|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |Total                    |                     |        0|   2|  118|  47|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  20|          4|    1|          4|
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   30|         60|
    |ap_return_1  |   9|          2|   30|         60|
    +-------------+----+-----------+-----+-----------+
    |Total        |  47|         10|   62|        126|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   3|   0|    3|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  30|   0|   30|          0|
    |ap_return_1_preg  |  30|   0|   30|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  64|   0|   64|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  DoCompute_Block_entry5993_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  DoCompute_Block_entry5993_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  DoCompute_Block_entry5993_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  DoCompute_Block_entry5993_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  DoCompute_Block_entry5993_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  DoCompute_Block_entry5993_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  DoCompute_Block_entry5993_proc|  return value|
|ap_return_0  |  out|   30|  ap_ctrl_hs|  DoCompute_Block_entry5993_proc|  return value|
|ap_return_1  |  out|   30|  ap_ctrl_hs|  DoCompute_Block_entry5993_proc|  return value|
|numReps      |   in|   30|     ap_none|                         numReps|        scalar|
+-------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%numReps_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %numReps" [../convlayer.h:118->../top.cpp:129]   --->   Operation 4 'read' 'numReps_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 5 [2/2] (6.91ns)   --->   "%mul_ln118 = mul i30 %numReps_read, i30 900" [../convlayer.h:118->../top.cpp:129]   --->   Operation 5 'mul' 'mul_ln118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 6 [1/2] (6.91ns)   --->   "%mul_ln118 = mul i30 %numReps_read, i30 900" [../convlayer.h:118->../top.cpp:129]   --->   Operation 6 'mul' 'mul_ln118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 7 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i60 <undef>, i30 %numReps_read" [../convlayer.h:118->../top.cpp:129]   --->   Operation 7 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i60 %mrv_i, i30 %mul_ln118" [../convlayer.h:118->../top.cpp:129]   --->   Operation 8 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln118 = ret i60 %mrv_1_i" [../convlayer.h:118->../top.cpp:129]   --->   Operation 9 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
numReps_read (read       ) [ 0011]
mul_ln118    (mul        ) [ 0000]
mrv_i        (insertvalue) [ 0000]
mrv_1_i      (insertvalue) [ 0000]
ret_ln118    (ret        ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numReps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1004" name="numReps_read_read_fu_8">
<pin_list>
<pin id="9" dir="0" index="0" bw="30" slack="0"/>
<pin id="10" dir="0" index="1" bw="30" slack="0"/>
<pin id="11" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="14" class="1004" name="grp_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="30" slack="1"/>
<pin id="16" dir="0" index="1" bw="11" slack="0"/>
<pin id="17" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln118/2 "/>
</bind>
</comp>

<comp id="19" class="1004" name="mrv_i_fu_19">
<pin_list>
<pin id="20" dir="0" index="0" bw="60" slack="0"/>
<pin id="21" dir="0" index="1" bw="30" slack="2"/>
<pin id="22" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/3 "/>
</bind>
</comp>

<comp id="24" class="1004" name="mrv_1_i_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="60" slack="0"/>
<pin id="26" dir="0" index="1" bw="30" slack="0"/>
<pin id="27" dir="1" index="2" bw="60" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/3 "/>
</bind>
</comp>

<comp id="30" class="1005" name="numReps_read_reg_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="30" slack="1"/>
<pin id="32" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="12"><net_src comp="2" pin="0"/><net_sink comp="8" pin=0"/></net>

<net id="13"><net_src comp="0" pin="0"/><net_sink comp="8" pin=1"/></net>

<net id="18"><net_src comp="4" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="6" pin="0"/><net_sink comp="19" pin=0"/></net>

<net id="28"><net_src comp="19" pin="2"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="14" pin="2"/><net_sink comp="24" pin=1"/></net>

<net id="33"><net_src comp="8" pin="2"/><net_sink comp="30" pin=0"/></net>

<net id="34"><net_src comp="30" pin="1"/><net_sink comp="14" pin=0"/></net>

<net id="35"><net_src comp="30" pin="1"/><net_sink comp="19" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: DoCompute_Block_entry5993_proc : numReps | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		mrv_1_i : 1
		ret_ln118 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mul   |        grp_fu_14       |    2    |   118   |    47   |
|----------|------------------------|---------|---------|---------|
|   read   | numReps_read_read_fu_8 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|insertvalue|       mrv_i_fu_19      |    0    |    0    |    0    |
|          |      mrv_1_i_fu_24     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |   118   |    47   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|numReps_read_reg_30|   30   |
+-------------------+--------+
|       Total       |   30   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    2   |   118  |   47   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   148  |   47   |
+-----------+--------+--------+--------+
