# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"hw1_logic_circuit_tb_time_synth.v" \
"../../../../../2week_homework.srcs/sim_1/new/tb_hw1_logic_circuit.v" \

# Do not sort compile order
nosort
