strict digraph "" {
	node [label="\N"];
	"625:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa020e2f350>",
		clk_sens=True,
		fillcolor=gold,
		label="625:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rx_data_done_r', 'sizd_is_zero_d']"];
	"626:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2f450>",
		fillcolor=firebrick,
		label="626:NS
idma_done <= rx_data_done_r | sizd_is_zero_d;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa020e2f450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"625:AL" -> "626:NS"	 [cond="[]",
		lineno=None];
	"Leaf_625:AL"	 [def_var="['idma_done']",
		label="Leaf_625:AL"];
	"626:NS" -> "Leaf_625:AL"	 [cond="[]",
		lineno=None];
}
