Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 16 20:24:52 2017
| Host         : wen-work running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cnn_top_timing_summary_routed.rpt -rpx cnn_top_timing_summary_routed.rpx
| Design       : cnn_top
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 134 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.058        0.000                      0                18832        0.041        0.000                      0                18832        1.590        0.000                       0                  6576  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.058        0.000                      0                18832        0.041        0.000                      0                18832        1.590        0.000                       0                  6576  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/address_write_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_2_data/RAM_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.269ns (5.992%)  route 4.220ns (94.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 9.046 - 5.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.377     4.153    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X36Y65         FDPE                                         r  para[0].datapath[0].router/address_write_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDPE (Prop_fdpe_C_Q)         0.269     4.422 r  para[0].datapath[0].router/address_write_reg[6]/Q
                         net (fo=40, routed)          4.220     8.642    para[8].datapath[1].router/BRAM_2_data/address_write_reg[6]
    RAMB36_X0Y32         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_2_data/RAM_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.439     9.046    para[8].datapath[1].router/BRAM_2_data/clk_IBUF_BUFG
    RAMB36_X0Y32         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_2_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.214    
                         clock uncertainty           -0.035     9.179    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.479     8.700    para[8].datapath[1].router/BRAM_2_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/address_write_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.269ns (6.064%)  route 4.167ns (93.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns = ( 9.050 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.378     4.154    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X37Y64         FDPE                                         r  para[0].datapath[0].router/address_write_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.269     4.423 r  para[0].datapath[0].router/address_write_reg[2]/Q
                         net (fo=40, routed)          4.167     8.590    para[8].datapath[1].router/BRAM_1_data/address_write_reg[2]
    RAMB36_X0Y31         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_1_data/RAM_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.443     9.050    para[8].datapath[1].router/BRAM_1_data/clk_IBUF_BUFG
    RAMB36_X0Y31         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.218    
                         clock uncertainty           -0.035     9.183    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.479     8.704    para[8].datapath[1].router/BRAM_1_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.704    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/dataIn_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_2_data/RAM_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.308ns (6.859%)  route 4.183ns (93.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 9.046 - 5.000 ) 
    Source Clock Delay      (SCD):    4.356ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.580     4.356    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  para[0].datapath[0].router/dataIn_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.308     4.664 r  para[0].datapath[0].router/dataIn_q_reg[7]/Q
                         net (fo=22, routed)          4.183     8.847    para[8].datapath[1].router/BRAM_2_data/dataIn_q_reg[16][7]
    RAMB36_X0Y32         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_2_data/RAM_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.439     9.046    para[8].datapath[1].router/BRAM_2_data/clk_IBUF_BUFG
    RAMB36_X0Y32         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_2_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.214    
                         clock uncertainty           -0.035     9.179    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.204     8.975    para[8].datapath[1].router/BRAM_2_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/dataIn_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_2_data/RAM_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.490ns  (logic 0.308ns (6.860%)  route 4.182ns (93.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.046ns = ( 9.046 - 5.000 ) 
    Source Clock Delay      (SCD):    4.356ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.580     4.356    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  para[0].datapath[0].router/dataIn_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.308     4.664 r  para[0].datapath[0].router/dataIn_q_reg[5]/Q
                         net (fo=22, routed)          4.182     8.846    para[8].datapath[1].router/BRAM_2_data/dataIn_q_reg[16][5]
    RAMB36_X0Y32         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_2_data/RAM_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.439     9.046    para[8].datapath[1].router/BRAM_2_data/clk_IBUF_BUFG
    RAMB36_X0Y32         RAMB36E1                                     r  para[8].datapath[1].router/BRAM_2_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.214    
                         clock uncertainty           -0.035     9.179    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.204     8.975    para[8].datapath[1].router/BRAM_2_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.975    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/address_write_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_2_data/RAM_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 0.269ns (6.099%)  route 4.142ns (93.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 9.048 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.378     4.154    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X36Y64         FDPE                                         r  para[0].datapath[0].router/address_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDPE (Prop_fdpe_C_Q)         0.269     4.423 r  para[0].datapath[0].router/address_write_reg[1]/Q
                         net (fo=40, routed)          4.142     8.565    para[9].datapath[1].router/BRAM_2_data/address_write_reg[1]
    RAMB36_X1Y30         RAMB36E1                                     r  para[9].datapath[1].router/BRAM_2_data/RAM_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.441     9.048    para[9].datapath[1].router/BRAM_2_data/clk_IBUF_BUFG
    RAMB36_X1Y30         RAMB36E1                                     r  para[9].datapath[1].router/BRAM_2_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.216    
                         clock uncertainty           -0.035     9.181    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.479     8.702    para[9].datapath[1].router/BRAM_2_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/dataIn_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[9].datapath[1].router/BRAM_2_data/RAM_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.308ns (6.884%)  route 4.166ns (93.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.048ns = ( 9.048 - 5.000 ) 
    Source Clock Delay      (SCD):    4.356ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.580     4.356    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  para[0].datapath[0].router/dataIn_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.308     4.664 r  para[0].datapath[0].router/dataIn_q_reg[5]/Q
                         net (fo=22, routed)          4.166     8.830    para[9].datapath[1].router/BRAM_2_data/dataIn_q_reg[16][5]
    RAMB36_X1Y30         RAMB36E1                                     r  para[9].datapath[1].router/BRAM_2_data/RAM_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.441     9.048    para[9].datapath[1].router/BRAM_2_data/clk_IBUF_BUFG
    RAMB36_X1Y30         RAMB36E1                                     r  para[9].datapath[1].router/BRAM_2_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.216    
                         clock uncertainty           -0.035     9.181    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.204     8.977    para[9].datapath[1].router/BRAM_2_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 para[0].datapath[0].router/address_write_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[0].router/BRAM_2_data/RAM_reg_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.269ns (6.312%)  route 3.993ns (93.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 8.912 - 5.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.378     4.154    para[0].datapath[0].router/clk_IBUF_BUFG
    SLICE_X36Y64         FDPE                                         r  para[0].datapath[0].router/address_write_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDPE (Prop_fdpe_C_Q)         0.269     4.423 r  para[0].datapath[0].router/address_write_reg[9]/Q
                         net (fo=40, routed)          3.993     8.416    para[8].datapath[0].router/BRAM_2_data/address_write_reg[9]
    RAMB36_X0Y26         RAMB36E1                                     r  para[8].datapath[0].router/BRAM_2_data/RAM_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.305     8.912    para[8].datapath[0].router/BRAM_2_data/clk_IBUF_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  para[8].datapath[0].router/BRAM_2_data/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.169     9.080    
                         clock uncertainty           -0.035     9.045    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.479     8.566    para[8].datapath[0].router/BRAM_2_data/RAM_reg_0
  -------------------------------------------------------------------
                         required time                          8.566    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 controller/nextOutputPixel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/address_Weight_read_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.322ns (6.693%)  route 4.489ns (93.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 8.940 - 5.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.371     4.147    controller/clk_IBUF_BUFG
    SLICE_X40Y70         FDCE                                         r  controller/nextOutputPixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDCE (Prop_fdce_C_Q)         0.269     4.416 r  controller/nextOutputPixel_reg/Q
                         net (fo=132, routed)         4.489     8.905    para[8].datapath[1].router/next_Output_Pixel
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.053     8.958 r  para[8].datapath[1].router/address_Weight_read[11]_i_1__16/O
                         net (fo=1, routed)           0.000     8.958    para[8].datapath[1].router/address_Weight_read[11]_i_1__16_n_0
    SLICE_X4Y135         FDPE                                         r  para[8].datapath[1].router/address_Weight_read_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.333     8.940    para[8].datapath[1].router/clk_IBUF_BUFG
    SLICE_X4Y135         FDPE                                         r  para[8].datapath[1].router/address_Weight_read_reg[11]/C
                         clock pessimism              0.169     9.109    
                         clock uncertainty           -0.035     9.074    
    SLICE_X4Y135         FDPE (Setup_fdpe_C_D)        0.035     9.109    para[8].datapath[1].router/address_Weight_read_reg[11]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 writeWeight_array_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[5].datapath[1].router/BRAM_weight/RAM_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.269ns (6.040%)  route 4.185ns (93.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 9.020 - 5.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.398     4.174    clk_IBUF_BUFG
    SLICE_X23Y54         FDCE                                         r  writeWeight_array_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y54         FDCE (Prop_fdce_C_Q)         0.269     4.443 r  writeWeight_array_reg[5]/Q
                         net (fo=18, routed)          4.185     8.628    para[5].datapath[1].router/BRAM_weight/writeWeight_array_reg[5][0]
    RAMB36_X2Y34         RAMB36E1                                     r  para[5].datapath[1].router/BRAM_weight/RAM_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.413     9.020    para[5].datapath[1].router/BRAM_weight/clk_IBUF_BUFG
    RAMB36_X2Y34         RAMB36E1                                     r  para[5].datapath[1].router/BRAM_weight/RAM_reg_1/CLKARDCLK
                         clock pessimism              0.169     9.188    
                         clock uncertainty           -0.035     9.153    
    RAMB36_X2Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.375     8.778    para[5].datapath[1].router/BRAM_weight/RAM_reg_1
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 controller/nextOutputPixel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/address_Weight_read_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.322ns (6.698%)  route 4.485ns (93.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 8.940 - 5.000 ) 
    Source Clock Delay      (SCD):    4.147ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.371     4.147    controller/clk_IBUF_BUFG
    SLICE_X40Y70         FDCE                                         r  controller/nextOutputPixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDCE (Prop_fdce_C_Q)         0.269     4.416 r  controller/nextOutputPixel_reg/Q
                         net (fo=132, routed)         4.485     8.901    para[8].datapath[1].router/next_Output_Pixel
    SLICE_X4Y135         LUT6 (Prop_lut6_I0_O)        0.053     8.954 r  para[8].datapath[1].router/address_Weight_read[9]_i_1__16/O
                         net (fo=1, routed)           0.000     8.954    para[8].datapath[1].router/address_Weight_read[9]_i_1__16_n_0
    SLICE_X4Y135         FDPE                                         r  para[8].datapath[1].router/address_Weight_read_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D23                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        1.333     8.940    para[8].datapath[1].router/clk_IBUF_BUFG
    SLICE_X4Y135         FDPE                                         r  para[8].datapath[1].router/address_Weight_read_reg[9]/C
                         clock pessimism              0.169     9.109    
                         clock uncertainty           -0.035     9.074    
    SLICE_X4Y135         FDPE (Setup_fdpe_C_D)        0.034     9.108    para[8].datapath[1].router/address_Weight_read_reg[9]
  -------------------------------------------------------------------
                         required time                          9.108    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 para[3].datapath[0].router/address_Weight_write_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[3].datapath[0].router/BRAM_weight/RAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.100ns (36.651%)  route 0.173ns (63.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.545     1.402    para[3].datapath[0].router/clk_IBUF_BUFG
    SLICE_X23Y87         FDCE                                         r  para[3].datapath[0].router/address_Weight_write_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDCE (Prop_fdce_C_Q)         0.100     1.502 r  para[3].datapath[0].router/address_Weight_write_reg[11]/Q
                         net (fo=5, routed)           0.173     1.675    para[3].datapath[0].router/BRAM_weight/addr_write[11]
    RAMB36_X1Y17         RAMB36E1                                     r  para[3].datapath[0].router/BRAM_weight/RAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.780     1.952    para[3].datapath[0].router/BRAM_weight/clk_IBUF_BUFG
    RAMB36_X1Y17         RAMB36E1                                     r  para[3].datapath[0].router/BRAM_weight/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.502     1.451    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.634    para[3].datapath[0].router/BRAM_weight/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 para[7].datapath[0].router/address_Weight_write_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[7].datapath[1].router/BRAM_weight/RAM_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.761%)  route 0.165ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.610     1.467    para[7].datapath[0].router/clk_IBUF_BUFG
    SLICE_X8Y181         FDCE                                         r  para[7].datapath[0].router/address_Weight_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y181         FDCE (Prop_fdce_C_Q)         0.118     1.585 r  para[7].datapath[0].router/address_Weight_write_reg[5]/Q
                         net (fo=5, routed)           0.165     1.750    para[7].datapath[1].router/BRAM_weight/addr_write[5]
    RAMB36_X0Y36         RAMB36E1                                     r  para[7].datapath[1].router/BRAM_weight/RAM_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.869     2.041    para[7].datapath[1].router/BRAM_weight/clk_IBUF_BUFG
    RAMB36_X0Y36         RAMB36E1                                     r  para[7].datapath[1].router/BRAM_weight/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.527     1.515    
    RAMB36_X0Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.698    para[7].datapath[1].router/BRAM_weight/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 para[3].pa_fifo/address_read_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[3].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (34.059%)  route 0.194ns (65.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.552     1.409    para[3].pa_fifo/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  para[3].pa_fifo/address_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDCE (Prop_fdce_C_Q)         0.100     1.509 r  para[3].pa_fifo/address_read_reg[0]/Q
                         net (fo=9, routed)           0.194     1.703    para[3].pa_fifo/MEMORY/O768[0]
    RAMB18_X0Y21         RAMB18E1                                     r  para[3].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.786     1.958    para[3].pa_fifo/MEMORY/clk_IBUF_BUFG
    RAMB18_X0Y21         RAMB18E1                                     r  para[3].pa_fifo/MEMORY/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.502     1.457    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.640    para[3].pa_fifo/MEMORY/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 para[6].pa_fifo/address_read_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[6].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.118ns (40.046%)  route 0.177ns (59.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.537     1.394    para[6].pa_fifo/clk_IBUF_BUFG
    SLICE_X8Y103         FDCE                                         r  para[6].pa_fifo/address_read_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y103         FDCE (Prop_fdce_C_Q)         0.118     1.512 r  para[6].pa_fifo/address_read_reg[5]/Q
                         net (fo=4, routed)           0.177     1.689    para[6].pa_fifo/MEMORY/O768[5]
    RAMB18_X0Y40         RAMB18E1                                     r  para[6].pa_fifo/MEMORY/RAM_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.777     1.949    para[6].pa_fifo/MEMORY/clk_IBUF_BUFG
    RAMB18_X0Y40         RAMB18E1                                     r  para[6].pa_fifo/MEMORY/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.507     1.443    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.626    para[6].pa_fifo/MEMORY/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 para[8].datapath[0].router/address_bias_write_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.427%)  route 0.199ns (66.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.524     1.381    para[8].datapath[0].router/clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  para[8].datapath[0].router/address_bias_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.100     1.481 r  para[8].datapath[0].router/address_bias_write_reg[3]/Q
                         net (fo=26, routed)          0.199     1.680    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.726     1.899    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/WCLK
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.507     1.392    
    SLICE_X8Y125         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.617    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 para[8].datapath[0].router/address_bias_write_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.427%)  route 0.199ns (66.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.524     1.381    para[8].datapath[0].router/clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  para[8].datapath[0].router/address_bias_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.100     1.481 r  para[8].datapath[0].router/address_bias_write_reg[3]/Q
                         net (fo=26, routed)          0.199     1.680    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.726     1.899    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/WCLK
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.507     1.392    
    SLICE_X8Y125         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.617    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 para[8].datapath[0].router/address_bias_write_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.427%)  route 0.199ns (66.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.524     1.381    para[8].datapath[0].router/clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  para[8].datapath[0].router/address_bias_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.100     1.481 r  para[8].datapath[0].router/address_bias_write_reg[3]/Q
                         net (fo=26, routed)          0.199     1.680    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.726     1.899    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/WCLK
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.507     1.392    
    SLICE_X8Y125         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.617    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 para[8].datapath[0].router/address_bias_write_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.427%)  route 0.199ns (66.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.524     1.381    para[8].datapath[0].router/clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  para[8].datapath[0].router/address_bias_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.100     1.481 r  para[8].datapath[0].router/address_bias_write_reg[3]/Q
                         net (fo=26, routed)          0.199     1.680    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.726     1.899    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/WCLK
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.507     1.392    
    SLICE_X8Y125         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.617    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 para[8].datapath[0].router/address_bias_write_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.427%)  route 0.199ns (66.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.524     1.381    para[8].datapath[0].router/clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  para[8].datapath[0].router/address_bias_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.100     1.481 r  para[8].datapath[0].router/address_bias_write_reg[3]/Q
                         net (fo=26, routed)          0.199     1.680    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.726     1.899    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/WCLK
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.507     1.392    
    SLICE_X8Y125         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.617    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 para[8].datapath[0].router/address_bias_write_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.427%)  route 0.199ns (66.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.524     1.381    para[8].datapath[0].router/clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  para[8].datapath[0].router/address_bias_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.100     1.481 r  para[8].datapath[0].router/address_bias_write_reg[3]/Q
                         net (fo=26, routed)          0.199     1.680    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/ADDRD3
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=6595, routed)        0.726     1.899    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/WCLK
    SLICE_X8Y125         RAMD32                                       r  para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.507     1.392    
    SLICE_X8Y125         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     1.617    para[8].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X2Y27   para[0].datapath[1].router/BRAM_weight/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X3Y6    para[2].datapath[0].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X3Y11   para[3].datapath[1].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X0Y12   para[5].datapath[0].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X0Y21   para[6].datapath[1].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X1Y26   para[8].datapath[0].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X0Y29   para[9].datapath[1].router/BRAM_1_data/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X2Y7    para[2].datapath[0].router/BRAM_1_data/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X1Y11   para[3].datapath[1].router/BRAM_1_data/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         5.000       2.505      RAMB36_X1Y12   para[5].datapath[0].router/BRAM_1_data/RAM_reg_1/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X10Y124  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X10Y124  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X10Y124  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X10Y124  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X10Y124  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X10Y124  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.500       1.590      SLICE_X10Y124  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.500       1.590      SLICE_X10Y124  para[9].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y126  para[7].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y126  para[7].datapath[1].router/BRAM_bias/RAM_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[5].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[5].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[5].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[5].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[5].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[5].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[5].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y74   para[5].datapath[1].router/BRAM_bias/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y75   para[5].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.500       1.590      SLICE_X16Y75   para[5].datapath[1].router/BRAM_bias/RAM_reg_0_31_6_11/RAMA_D1/CLK



