<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="logicproj.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fightingGameForFPGA.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fightingGameForFPGA.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fightingGameForFPGA.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fightingGameForFPGA.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fightingGameForFPGA.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fightingGameForFPGA.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fightingGameForFPGA.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fightingGameForFPGA.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fightingGameForFPGA.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fightingGameForFPGA.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fightingGameForFPGA.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fightingGameForFPGA.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fightingGameForFPGA.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fightingGameForFPGA.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fightingGameForFPGA.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fightingGameForFPGA.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fightingGameForFPGA.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fightingGameForFPGA.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fightingGameForFPGA.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fightingGameForFPGA.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fightingGameForFPGA_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fightingGameForFPGA_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fightingGameForFPGA_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fightingGameForFPGA_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fightingGameForFPGA_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fightingGameForFPGA_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fightingGameForFPGA_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fightingGameForFPGA_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fightingGameForFPGA_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fightingGameForFPGA_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fightingGameForFPGA_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fightingGameForFPGA_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fightingGameForFPGA_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fightingGameForFPGA_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fightingGameForFPGA_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fightingGameForFPGA_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fightingGameForFPGA_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fightinggameforfpga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fightinggameforfpga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fightinggameforfpga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testfpga_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testfpga_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testfpga_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testfpga_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1706512083" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1706512083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706512418" xil_pn:in_ck="2985662022864287667" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1706512418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SevenSeg.v"/>
      <outfile xil_pn:name="fightingGameForFPGA.v"/>
      <outfile xil_pn:name="firstPlayer.v"/>
      <outfile xil_pn:name="freqDividerForSevenSegment.v"/>
      <outfile xil_pn:name="secondPlayer.v"/>
      <outfile xil_pn:name="testfpga.v"/>
    </transform>
    <transform xil_pn:end_ts="1706512175" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2341736583079672821" xil_pn:start_ts="1706512175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706512175" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="740863811566585261" xil_pn:start_ts="1706512175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706512088" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7183296629640791549" xil_pn:start_ts="1706512088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706512422" xil_pn:in_ck="2985662022864287667" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1706512422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SevenSeg.v"/>
      <outfile xil_pn:name="fightingGameForFPGA.v"/>
      <outfile xil_pn:name="firstPlayer.v"/>
      <outfile xil_pn:name="freqDividerForSevenSegment.v"/>
      <outfile xil_pn:name="secondPlayer.v"/>
      <outfile xil_pn:name="testfpga.v"/>
    </transform>
    <transform xil_pn:end_ts="1706512425" xil_pn:in_ck="2985662022864287667" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-80091883661682298" xil_pn:start_ts="1706512422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testfpga_beh.prj"/>
      <outfile xil_pn:name="testfpga_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1706512425" xil_pn:in_ck="-1226884885659915667" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7662054951643913655" xil_pn:start_ts="1706512425">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testfpga_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1706518056" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1706518056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706518056" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6943060351074926206" xil_pn:start_ts="1706518056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706518056" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7183296629640791549" xil_pn:start_ts="1706518056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706518056" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1706518056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706518056" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6993128284749151942" xil_pn:start_ts="1706518056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706518056" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1706518056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706518056" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1134891683518058937" xil_pn:start_ts="1706518056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706518617" xil_pn:in_ck="5142298755710671979" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="537121792291259837" xil_pn:start_ts="1706518606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="fightingGameForFPGA.lso"/>
      <outfile xil_pn:name="fightingGameForFPGA.ngc"/>
      <outfile xil_pn:name="fightingGameForFPGA.ngr"/>
      <outfile xil_pn:name="fightingGameForFPGA.prj"/>
      <outfile xil_pn:name="fightingGameForFPGA.stx"/>
      <outfile xil_pn:name="fightingGameForFPGA.syr"/>
      <outfile xil_pn:name="fightingGameForFPGA.xst"/>
      <outfile xil_pn:name="fightingGameForFPGA_beh.prj"/>
      <outfile xil_pn:name="fightingGameForFPGA_stx_beh.prj"/>
      <outfile xil_pn:name="fightingGameForFPGA_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1706516575" xil_pn:in_ck="900095816943078907" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1967235286752885361" xil_pn:start_ts="1706516575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1706518633" xil_pn:in_ck="4585536374478539536" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5169257370666307557" xil_pn:start_ts="1706518627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fightingGameForFPGA.bld"/>
      <outfile xil_pn:name="fightingGameForFPGA.ngd"/>
      <outfile xil_pn:name="fightingGameForFPGA_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1706518637" xil_pn:in_ck="5857340124883747313" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-235656141811914689" xil_pn:start_ts="1706518633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fightingGameForFPGA.pcf"/>
      <outfile xil_pn:name="fightingGameForFPGA_map.map"/>
      <outfile xil_pn:name="fightingGameForFPGA_map.mrp"/>
      <outfile xil_pn:name="fightingGameForFPGA_map.ncd"/>
      <outfile xil_pn:name="fightingGameForFPGA_map.ngm"/>
      <outfile xil_pn:name="fightingGameForFPGA_map.xrpt"/>
      <outfile xil_pn:name="fightingGameForFPGA_summary.xml"/>
      <outfile xil_pn:name="fightingGameForFPGA_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1706518648" xil_pn:in_ck="5157280320250149866" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="8251173951899154272" xil_pn:start_ts="1706518637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fightingGameForFPGA.ncd"/>
      <outfile xil_pn:name="fightingGameForFPGA.pad"/>
      <outfile xil_pn:name="fightingGameForFPGA.par"/>
      <outfile xil_pn:name="fightingGameForFPGA.ptwx"/>
      <outfile xil_pn:name="fightingGameForFPGA.unroutes"/>
      <outfile xil_pn:name="fightingGameForFPGA.xpi"/>
      <outfile xil_pn:name="fightingGameForFPGA_pad.csv"/>
      <outfile xil_pn:name="fightingGameForFPGA_pad.txt"/>
      <outfile xil_pn:name="fightingGameForFPGA_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1706518654" xil_pn:in_ck="900095816943071282" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1706518648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fightingGameForFPGA.ut"/>
      <outfile xil_pn:name="fightinggameforfpga.bgn"/>
      <outfile xil_pn:name="fightinggameforfpga.bit"/>
      <outfile xil_pn:name="fightinggameforfpga.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1706518655" xil_pn:in_ck="-2127651426298267972" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-6864680952955714571" xil_pn:start_ts="1706518654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1706516516" xil_pn:in_ck="-2127651426298267972" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7052584534157616599" xil_pn:start_ts="1706516514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1706518648" xil_pn:in_ck="3999941734782285293" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1706518645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fightingGameForFPGA.twr"/>
      <outfile xil_pn:name="fightingGameForFPGA.twx"/>
    </transform>
  </transforms>

</generated_project>
