
Progetto_Board1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000160b4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a0c  08016298  08016298  00017298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016ca4  08016ca4  0001823c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08016ca4  08016ca4  00017ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016cac  08016cac  0001823c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08016cac  08016cac  00017cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08016cb0  08016cb0  00017cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000023c  20000000  08016cb4  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005ccc  20000240  08016ef0  00018240  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20005f0c  08016ef0  00018f0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001823c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f8f3  00000000  00000000  0001826c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007564  00000000  00000000  00047b5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023b0  00000000  00000000  0004f0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b1b  00000000  00000000  00051478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000317ff  00000000  00000000  00052f93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00036742  00000000  00000000  00084792  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001239a7  00000000  00000000  000baed4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001de87b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a79c  00000000  00000000  001de8c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  001e905c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000240 	.word	0x20000240
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801627c 	.word	0x0801627c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000244 	.word	0x20000244
 800021c:	0801627c 	.word	0x0801627c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <BoardHealthADC_LoadCal>:
static uint16_t tcal2 = 0U;

volatile uint8_t adc_ready = 0;

static void BoardHealthADC_LoadCal(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
    /* Rule 11.4: Conversione tra intero e puntatore ammessa per registri/calibrazione */
    vrefint_cal = *VREFINT_CAL_ADDR_VAL;
 8001074:	4b08      	ldr	r3, [pc, #32]	@ (8001098 <BoardHealthADC_LoadCal+0x28>)
 8001076:	881a      	ldrh	r2, [r3, #0]
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <BoardHealthADC_LoadCal+0x2c>)
 800107a:	801a      	strh	r2, [r3, #0]
    tcal1       = *TSENSE_CAL1_ADDR_VAL;
 800107c:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <BoardHealthADC_LoadCal+0x30>)
 800107e:	881a      	ldrh	r2, [r3, #0]
 8001080:	4b08      	ldr	r3, [pc, #32]	@ (80010a4 <BoardHealthADC_LoadCal+0x34>)
 8001082:	801a      	strh	r2, [r3, #0]
    tcal2       = *TSENSE_CAL2_ADDR_VAL;
 8001084:	4b08      	ldr	r3, [pc, #32]	@ (80010a8 <BoardHealthADC_LoadCal+0x38>)
 8001086:	881a      	ldrh	r2, [r3, #0]
 8001088:	4b08      	ldr	r3, [pc, #32]	@ (80010ac <BoardHealthADC_LoadCal+0x3c>)
 800108a:	801a      	strh	r2, [r3, #0]
}
 800108c:	bf00      	nop
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	1fff75aa 	.word	0x1fff75aa
 800109c:	200002b6 	.word	0x200002b6
 80010a0:	1fff75a8 	.word	0x1fff75a8
 80010a4:	200002b8 	.word	0x200002b8
 80010a8:	1fff75ca 	.word	0x1fff75ca
 80010ac:	200002ba 	.word	0x200002ba

080010b0 <BoardHealthADC_Init>:

void BoardHealthADC_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
    BoardHealthADC_LoadCal();
 80010b4:	f7ff ffdc 	bl	8001070 <BoardHealthADC_LoadCal>
    /* Rule 11.1: Conversione a (uint32_t *) per l'API HAL  necessaria */
    (void)HAL_ADC_Start_DMA(&hadc1, (uint32_t *)((void *)adc_raw), 3U);
 80010b8:	2203      	movs	r2, #3
 80010ba:	4903      	ldr	r1, [pc, #12]	@ (80010c8 <BoardHealthADC_Init+0x18>)
 80010bc:	4803      	ldr	r0, [pc, #12]	@ (80010cc <BoardHealthADC_Init+0x1c>)
 80010be:	f004 fcfb 	bl	8005ab8 <HAL_ADC_Start_DMA>
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200002b0 	.word	0x200002b0
 80010cc:	20000324 	.word	0x20000324

080010d0 <MovingAverage_Update>:



static float MovingAverage_Update(float * const buf, uint8_t size, uint8_t * const idx, uint8_t * const count, float sample)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b089      	sub	sp, #36	@ 0x24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6178      	str	r0, [r7, #20]
 80010d8:	60fa      	str	r2, [r7, #12]
 80010da:	60bb      	str	r3, [r7, #8]
 80010dc:	ed87 0a01 	vstr	s0, [r7, #4]
 80010e0:	460b      	mov	r3, r1
 80010e2:	74fb      	strb	r3, [r7, #19]
    buf[*idx] = sample;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	697a      	ldr	r2, [r7, #20]
 80010ec:	4413      	add	r3, r2
 80010ee:	687a      	ldr	r2, [r7, #4]
 80010f0:	601a      	str	r2, [r3, #0]
    *idx = (*idx + 1U) % size;
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	3301      	adds	r3, #1
 80010f8:	7cfa      	ldrb	r2, [r7, #19]
 80010fa:	fbb3 f1f2 	udiv	r1, r3, r2
 80010fe:	fb01 f202 	mul.w	r2, r1, r2
 8001102:	1a9b      	subs	r3, r3, r2
 8001104:	b2da      	uxtb	r2, r3
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	701a      	strb	r2, [r3, #0]

    if (*count < size){
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	7cfa      	ldrb	r2, [r7, #19]
 8001110:	429a      	cmp	r2, r3
 8001112:	d905      	bls.n	8001120 <MovingAverage_Update+0x50>
        *count = *count + 1U;
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	3301      	adds	r3, #1
 800111a:	b2da      	uxtb	r2, r3
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	701a      	strb	r2, [r3, #0]
    }

    float sum = 0.0f;
 8001120:	f04f 0300 	mov.w	r3, #0
 8001124:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0U; i < *count; i++)
 8001126:	2300      	movs	r3, #0
 8001128:	76fb      	strb	r3, [r7, #27]
 800112a:	e00e      	b.n	800114a <MovingAverage_Update+0x7a>
    {
        sum += buf[i];
 800112c:	7efb      	ldrb	r3, [r7, #27]
 800112e:	009b      	lsls	r3, r3, #2
 8001130:	697a      	ldr	r2, [r7, #20]
 8001132:	4413      	add	r3, r2
 8001134:	edd3 7a00 	vldr	s15, [r3]
 8001138:	ed97 7a07 	vldr	s14, [r7, #28]
 800113c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001140:	edc7 7a07 	vstr	s15, [r7, #28]
    for (uint8_t i = 0U; i < *count; i++)
 8001144:	7efb      	ldrb	r3, [r7, #27]
 8001146:	3301      	adds	r3, #1
 8001148:	76fb      	strb	r3, [r7, #27]
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	7efa      	ldrb	r2, [r7, #27]
 8001150:	429a      	cmp	r2, r3
 8001152:	d3eb      	bcc.n	800112c <MovingAverage_Update+0x5c>
    }

    return (sum / (float)(*count));
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	ee07 3a90 	vmov	s15, r3
 800115c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001160:	ed97 7a07 	vldr	s14, [r7, #28]
 8001164:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001168:	eef0 7a66 	vmov.f32	s15, s13
}
 800116c:	eeb0 0a67 	vmov.f32	s0, s15
 8001170:	3724      	adds	r7, #36	@ 0x24
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <Battery_VoltageToPercent>:

static float Battery_VoltageToPercent(float v)
{
 800117c:	b480      	push	{r7}
 800117e:	b08d      	sub	sp, #52	@ 0x34
 8001180:	af00      	add	r7, sp, #0
 8001182:	ed87 0a01 	vstr	s0, [r7, #4]
    float result = 0.0f;
 8001186:	f04f 0300 	mov.w	r3, #0
 800118a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (v <= batt_volt_lut[0])
 800118c:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8001398 <Battery_VoltageToPercent+0x21c>
 8001190:	edd7 7a01 	vldr	s15, [r7, #4]
 8001194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800119c:	d824      	bhi.n	80011e8 <Battery_VoltageToPercent+0x6c>
    {
        const float dv = batt_volt_lut[1] - batt_volt_lut[0];
 800119e:	eeb2 7a05 	vmov.f32	s14, #37	@ 0x41280000  10.5
 80011a2:	eddf 7a7d 	vldr	s15, [pc, #500]	@ 8001398 <Battery_VoltageToPercent+0x21c>
 80011a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011aa:	edc7 7a04 	vstr	s15, [r7, #16]
        const float dp = batt_pct_lut[1]  - batt_pct_lut[0];
 80011ae:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80011b2:	eddf 7a7a 	vldr	s15, [pc, #488]	@ 800139c <Battery_VoltageToPercent+0x220>
 80011b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011ba:	edc7 7a03 	vstr	s15, [r7, #12]
        result = batt_pct_lut[0] + ((dp * (v - batt_volt_lut[0])) / dv);
 80011be:	ed9f 6a77 	vldr	s12, [pc, #476]	@ 800139c <Battery_VoltageToPercent+0x220>
 80011c2:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8001398 <Battery_VoltageToPercent+0x21c>
 80011c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80011ca:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80011ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80011d2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80011d6:	ed97 7a04 	vldr	s14, [r7, #16]
 80011da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011de:	ee76 7a27 	vadd.f32	s15, s12, s15
 80011e2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 80011e6:	e0b8      	b.n	800135a <Battery_VoltageToPercent+0x1de>
    }
    else if (v >= batt_volt_lut[BATT_LUT_SIZE - 1U])
 80011e8:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80013a0 <Battery_VoltageToPercent+0x224>
 80011ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80011f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f8:	db40      	blt.n	800127c <Battery_VoltageToPercent+0x100>
    {
        const uint8_t i = (uint8_t)BATT_LUT_SIZE - 2U;
 80011fa:	2307      	movs	r3, #7
 80011fc:	77fb      	strb	r3, [r7, #31]
        const float dv = batt_volt_lut[i + 1U] - batt_volt_lut[i];
 80011fe:	7ffb      	ldrb	r3, [r7, #31]
 8001200:	3301      	adds	r3, #1
 8001202:	4a68      	ldr	r2, [pc, #416]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	ed93 7a00 	vldr	s14, [r3]
 800120c:	7ffb      	ldrb	r3, [r7, #31]
 800120e:	4a65      	ldr	r2, [pc, #404]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	edd3 7a00 	vldr	s15, [r3]
 8001218:	ee77 7a67 	vsub.f32	s15, s14, s15
 800121c:	edc7 7a06 	vstr	s15, [r7, #24]
        const float dp = batt_pct_lut[i + 1U]  - batt_pct_lut[i];
 8001220:	7ffb      	ldrb	r3, [r7, #31]
 8001222:	3301      	adds	r3, #1
 8001224:	4a60      	ldr	r2, [pc, #384]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	4413      	add	r3, r2
 800122a:	ed93 7a00 	vldr	s14, [r3]
 800122e:	7ffb      	ldrb	r3, [r7, #31]
 8001230:	4a5d      	ldr	r2, [pc, #372]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	4413      	add	r3, r2
 8001236:	edd3 7a00 	vldr	s15, [r3]
 800123a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800123e:	edc7 7a05 	vstr	s15, [r7, #20]
        result = batt_pct_lut[i] + ((dp * (v - batt_volt_lut[i])) / dv);
 8001242:	7ffb      	ldrb	r3, [r7, #31]
 8001244:	4a58      	ldr	r2, [pc, #352]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	ed93 7a00 	vldr	s14, [r3]
 800124e:	7ffb      	ldrb	r3, [r7, #31]
 8001250:	4a54      	ldr	r2, [pc, #336]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	4413      	add	r3, r2
 8001256:	edd3 7a00 	vldr	s15, [r3]
 800125a:	edd7 6a01 	vldr	s13, [r7, #4]
 800125e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001262:	edd7 7a05 	vldr	s15, [r7, #20]
 8001266:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800126a:	edd7 6a06 	vldr	s13, [r7, #24]
 800126e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001272:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001276:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 800127a:	e06e      	b.n	800135a <Battery_VoltageToPercent+0x1de>
    }
    else
    {
        for (uint8_t i = 0U; i < (BATT_LUT_SIZE - 1U); i++)
 800127c:	2300      	movs	r3, #0
 800127e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001282:	e066      	b.n	8001352 <Battery_VoltageToPercent+0x1d6>
        {
            if ((v >= batt_volt_lut[i]) && (v <= batt_volt_lut[i + 1U]))
 8001284:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001288:	4a46      	ldr	r2, [pc, #280]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	4413      	add	r3, r2
 800128e:	edd3 7a00 	vldr	s15, [r3]
 8001292:	ed97 7a01 	vldr	s14, [r7, #4]
 8001296:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	db53      	blt.n	8001348 <Battery_VoltageToPercent+0x1cc>
 80012a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012a4:	3301      	adds	r3, #1
 80012a6:	4a3f      	ldr	r2, [pc, #252]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	4413      	add	r3, r2
 80012ac:	edd3 7a00 	vldr	s15, [r3]
 80012b0:	ed97 7a01 	vldr	s14, [r7, #4]
 80012b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012bc:	d844      	bhi.n	8001348 <Battery_VoltageToPercent+0x1cc>
            {
                const float dv = batt_volt_lut[i + 1U] - batt_volt_lut[i];
 80012be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012c2:	3301      	adds	r3, #1
 80012c4:	4a37      	ldr	r2, [pc, #220]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	4413      	add	r3, r2
 80012ca:	ed93 7a00 	vldr	s14, [r3]
 80012ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012d2:	4a34      	ldr	r2, [pc, #208]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	4413      	add	r3, r2
 80012d8:	edd3 7a00 	vldr	s15, [r3]
 80012dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012e0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                const float dp = batt_pct_lut[i + 1U]  - batt_pct_lut[i];
 80012e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012e8:	3301      	adds	r3, #1
 80012ea:	4a2f      	ldr	r2, [pc, #188]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	4413      	add	r3, r2
 80012f0:	ed93 7a00 	vldr	s14, [r3]
 80012f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012f8:	4a2b      	ldr	r2, [pc, #172]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	edd3 7a00 	vldr	s15, [r3]
 8001302:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001306:	edc7 7a08 	vstr	s15, [r7, #32]
                result = batt_pct_lut[i] + ((dp * (v - batt_volt_lut[i])) / dv);
 800130a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800130e:	4a26      	ldr	r2, [pc, #152]	@ (80013a8 <Battery_VoltageToPercent+0x22c>)
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	4413      	add	r3, r2
 8001314:	ed93 7a00 	vldr	s14, [r3]
 8001318:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800131c:	4a21      	ldr	r2, [pc, #132]	@ (80013a4 <Battery_VoltageToPercent+0x228>)
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	4413      	add	r3, r2
 8001322:	edd3 7a00 	vldr	s15, [r3]
 8001326:	edd7 6a01 	vldr	s13, [r7, #4]
 800132a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800132e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001332:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8001336:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800133a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800133e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001342:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
                break; /* Rule 15.1: Break ammesso per uscire dai cicli di ricerca */
 8001346:	e008      	b.n	800135a <Battery_VoltageToPercent+0x1de>
        for (uint8_t i = 0U; i < (BATT_LUT_SIZE - 1U); i++)
 8001348:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800134c:	3301      	adds	r3, #1
 800134e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001352:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001356:	2b07      	cmp	r3, #7
 8001358:	d994      	bls.n	8001284 <Battery_VoltageToPercent+0x108>
            }
        }
    }

    /* Clamp del risultato per sicurezza */
    if (result > 100.0f) { result = 100.0f; }
 800135a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800135e:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80013ac <Battery_VoltageToPercent+0x230>
 8001362:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136a:	dd01      	ble.n	8001370 <Battery_VoltageToPercent+0x1f4>
 800136c:	4b10      	ldr	r3, [pc, #64]	@ (80013b0 <Battery_VoltageToPercent+0x234>)
 800136e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (result < 0.0f)   { result = 0.0f; }
 8001370:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001374:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137c:	d502      	bpl.n	8001384 <Battery_VoltageToPercent+0x208>
 800137e:	f04f 0300 	mov.w	r3, #0
 8001382:	62fb      	str	r3, [r7, #44]	@ 0x2c

    return result;
 8001384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001386:	ee07 3a90 	vmov	s15, r3
}
 800138a:	eeb0 0a67 	vmov.f32	s0, s15
 800138e:	3734      	adds	r7, #52	@ 0x34
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	411e6666 	.word	0x411e6666
 800139c:	00000000 	.word	0x00000000
 80013a0:	4149999a 	.word	0x4149999a
 80013a4:	080166a0 	.word	0x080166a0
 80013a8:	0801667c 	.word	0x0801667c
 80013ac:	42c80000 	.word	0x42c80000
 80013b0:	42c80000 	.word	0x42c80000

080013b4 <BoardHealth_ReadTemperature>:



BoardHealthStatus_t BoardHealth_ReadTemperature(float * const temp_degC)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	@ 0x28
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
    BoardHealthStatus_t status = BOARD_HEALTH_OK;
 80013bc:	2300      	movs	r3, #0
 80013be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (temp_degC == (void *)0)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d103      	bne.n	80013d0 <BoardHealth_ReadTemperature+0x1c>
    {
        status = BOARD_HEALTH_ADC_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013ce:	e075      	b.n	80014bc <BoardHealth_ReadTemperature+0x108>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d0:	b672      	cpsid	i
}
 80013d2:	bf00      	nop
    }
    else
    {
        /* Lettura atomica dei valori DMA (Prevenzione race conditions) */
        __disable_irq();
        const uint32_t raw_vref = (uint32_t)adc_raw[ADC_RAW_VREF];
 80013d4:	4b3c      	ldr	r3, [pc, #240]	@ (80014c8 <BoardHealth_ReadTemperature+0x114>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	623b      	str	r3, [r7, #32]
        const uint32_t raw_temp = (uint32_t)adc_raw[ADC_RAW_TEMP];
 80013da:	4b3b      	ldr	r3, [pc, #236]	@ (80014c8 <BoardHealth_ReadTemperature+0x114>)
 80013dc:	885b      	ldrh	r3, [r3, #2]
 80013de:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsie i" : : : "memory");
 80013e0:	b662      	cpsie	i
}
 80013e2:	bf00      	nop
        __enable_irq();

        if (raw_vref == 0U)
 80013e4:	6a3b      	ldr	r3, [r7, #32]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d103      	bne.n	80013f2 <BoardHealth_ReadTemperature+0x3e>
        {
            status = BOARD_HEALTH_ADC_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80013f0:	e064      	b.n	80014bc <BoardHealth_ReadTemperature+0x108>
        }
        else
        {
            const float vdda = 3.0f * ((float)vrefint_cal / (float)raw_vref);
 80013f2:	4b36      	ldr	r3, [pc, #216]	@ (80014cc <BoardHealth_ReadTemperature+0x118>)
 80013f4:	881b      	ldrh	r3, [r3, #0]
 80013f6:	ee07 3a90 	vmov	s15, r3
 80013fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013fe:	6a3b      	ldr	r3, [r7, #32]
 8001400:	ee07 3a90 	vmov	s15, r3
 8001404:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001408:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800140c:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8001410:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001414:	edc7 7a06 	vstr	s15, [r7, #24]
            const float adc_temp_at_3v = (float)raw_temp * (vdda / 3.0f);
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	ee07 3a90 	vmov	s15, r3
 800141e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001422:	edd7 6a06 	vldr	s13, [r7, #24]
 8001426:	eeb0 6a08 	vmov.f32	s12, #8	@ 0x40400000  3.0
 800142a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800142e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001432:	edc7 7a05 	vstr	s15, [r7, #20]

            /* Calcolo temperatura da datasheet STM32G4 */
            const float temp_raw = (80.0f * (adc_temp_at_3v - (float)tcal1) / (float)(tcal2 - tcal1)) + 30.0f;
 8001436:	4b26      	ldr	r3, [pc, #152]	@ (80014d0 <BoardHealth_ReadTemperature+0x11c>)
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	ee07 3a90 	vmov	s15, r3
 800143e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001442:	ed97 7a05 	vldr	s14, [r7, #20]
 8001446:	ee77 7a67 	vsub.f32	s15, s14, s15
 800144a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80014d4 <BoardHealth_ReadTemperature+0x120>
 800144e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001452:	4b21      	ldr	r3, [pc, #132]	@ (80014d8 <BoardHealth_ReadTemperature+0x124>)
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	461a      	mov	r2, r3
 8001458:	4b1d      	ldr	r3, [pc, #116]	@ (80014d0 <BoardHealth_ReadTemperature+0x11c>)
 800145a:	881b      	ldrh	r3, [r3, #0]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	ee07 3a90 	vmov	s15, r3
 8001462:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001466:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800146a:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800146e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001472:	edc7 7a04 	vstr	s15, [r7, #16]

            const float temp_filt = MovingAverage_Update(temp_ma_buf, (uint8_t)TEMP_MA_WINDOW, &temp_ma_idx, &temp_ma_cnt, temp_raw);
 8001476:	ed97 0a04 	vldr	s0, [r7, #16]
 800147a:	4b18      	ldr	r3, [pc, #96]	@ (80014dc <BoardHealth_ReadTemperature+0x128>)
 800147c:	4a18      	ldr	r2, [pc, #96]	@ (80014e0 <BoardHealth_ReadTemperature+0x12c>)
 800147e:	210a      	movs	r1, #10
 8001480:	4818      	ldr	r0, [pc, #96]	@ (80014e4 <BoardHealth_ReadTemperature+0x130>)
 8001482:	f7ff fe25 	bl	80010d0 <MovingAverage_Update>
 8001486:	ed87 0a03 	vstr	s0, [r7, #12]

            if ((temp_filt < TEMP_MIN_DEGC) || (temp_filt > TEMP_MAX_DEGC))
 800148a:	edd7 7a03 	vldr	s15, [r7, #12]
 800148e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80014e8 <BoardHealth_ReadTemperature+0x134>
 8001492:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149a:	d408      	bmi.n	80014ae <BoardHealth_ReadTemperature+0xfa>
 800149c:	edd7 7a03 	vldr	s15, [r7, #12]
 80014a0:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80014ec <BoardHealth_ReadTemperature+0x138>
 80014a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ac:	dd03      	ble.n	80014b6 <BoardHealth_ReadTemperature+0x102>
            {
                status = BOARD_HEALTH_OUT_OF_RANGE;
 80014ae:	2302      	movs	r3, #2
 80014b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80014b4:	e002      	b.n	80014bc <BoardHealth_ReadTemperature+0x108>
            }
            else
            {
                *temp_degC = temp_filt;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	68fa      	ldr	r2, [r7, #12]
 80014ba:	601a      	str	r2, [r3, #0]
            }
        }
    }
    return status;
 80014bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3728      	adds	r7, #40	@ 0x28
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200002b0 	.word	0x200002b0
 80014cc:	200002b6 	.word	0x200002b6
 80014d0:	200002b8 	.word	0x200002b8
 80014d4:	42a00000 	.word	0x42a00000
 80014d8:	200002ba 	.word	0x200002ba
 80014dc:	200002ad 	.word	0x200002ad
 80014e0:	200002ac 	.word	0x200002ac
 80014e4:	2000025c 	.word	0x2000025c
 80014e8:	c2200000 	.word	0xc2200000
 80014ec:	42fa0000 	.word	0x42fa0000

080014f0 <BoardHealth_ReadBattery>:



BoardHealthStatus_t BoardHealth_ReadBattery(float * const battery_pct)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	@ 0x28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
    BoardHealthStatus_t status = BOARD_HEALTH_OK;
 80014f8:	2300      	movs	r3, #0
 80014fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (battery_pct == (void *)0)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d103      	bne.n	800150c <BoardHealth_ReadBattery+0x1c>
    {
        status = BOARD_HEALTH_ADC_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800150a:	e063      	b.n	80015d4 <BoardHealth_ReadBattery+0xe4>
  __ASM volatile ("cpsid i" : : : "memory");
 800150c:	b672      	cpsid	i
}
 800150e:	bf00      	nop
    }
    else
    {
        __disable_irq();
        const uint32_t raw_vref = (uint32_t)adc_raw[ADC_RAW_VREF];
 8001510:	4b33      	ldr	r3, [pc, #204]	@ (80015e0 <BoardHealth_ReadBattery+0xf0>)
 8001512:	881b      	ldrh	r3, [r3, #0]
 8001514:	623b      	str	r3, [r7, #32]
        const uint32_t raw_batt = (uint32_t)adc_raw[ADC_RAW_BATT];
 8001516:	4b32      	ldr	r3, [pc, #200]	@ (80015e0 <BoardHealth_ReadBattery+0xf0>)
 8001518:	889b      	ldrh	r3, [r3, #4]
 800151a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsie i" : : : "memory");
 800151c:	b662      	cpsie	i
}
 800151e:	bf00      	nop
        __enable_irq();

        if (raw_vref == 0U)
 8001520:	6a3b      	ldr	r3, [r7, #32]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d103      	bne.n	800152e <BoardHealth_ReadBattery+0x3e>
        {
            status = BOARD_HEALTH_ADC_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800152c:	e052      	b.n	80015d4 <BoardHealth_ReadBattery+0xe4>
        }
        else
        {
            const float vdda = 3.0f * ((float)vrefint_cal / (float)raw_vref);
 800152e:	4b2d      	ldr	r3, [pc, #180]	@ (80015e4 <BoardHealth_ReadBattery+0xf4>)
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	ee07 3a90 	vmov	s15, r3
 8001536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800153a:	6a3b      	ldr	r3, [r7, #32]
 800153c:	ee07 3a90 	vmov	s15, r3
 8001540:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001544:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001548:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800154c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001550:	edc7 7a06 	vstr	s15, [r7, #24]
            const float v_batt_adc = ((float)raw_batt * vdda) / ADC_MAX_COUNTS;
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	ee07 3a90 	vmov	s15, r3
 800155a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800155e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001562:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001566:	eddf 6a20 	vldr	s13, [pc, #128]	@ 80015e8 <BoardHealth_ReadBattery+0xf8>
 800156a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800156e:	edc7 7a05 	vstr	s15, [r7, #20]
            const float v_batt = v_batt_adc * BATT_DIVIDER_GAIN;
 8001572:	edd7 7a05 	vldr	s15, [r7, #20]
 8001576:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80015ec <BoardHealth_ReadBattery+0xfc>
 800157a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800157e:	edc7 7a04 	vstr	s15, [r7, #16]

            if ((v_batt < BATT_MIN_V) || (v_batt > BATT_MAX_V))
 8001582:	edd7 7a04 	vldr	s15, [r7, #16]
 8001586:	eeb1 7a0c 	vmov.f32	s14, #28	@ 0x40e00000  7.0
 800158a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800158e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001592:	d408      	bmi.n	80015a6 <BoardHealth_ReadBattery+0xb6>
 8001594:	edd7 7a04 	vldr	s15, [r7, #16]
 8001598:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800159c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a4:	dd03      	ble.n	80015ae <BoardHealth_ReadBattery+0xbe>
            {
                status = BOARD_HEALTH_OUT_OF_RANGE;
 80015a6:	2302      	movs	r3, #2
 80015a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015ac:	e012      	b.n	80015d4 <BoardHealth_ReadBattery+0xe4>
            }
            else
            {
                const float v_filt = MovingAverage_Update(batt_ma_buf, (uint8_t)BATT_MA_WINDOW, &batt_ma_idx, &batt_ma_cnt, v_batt);
 80015ae:	ed97 0a04 	vldr	s0, [r7, #16]
 80015b2:	4b0f      	ldr	r3, [pc, #60]	@ (80015f0 <BoardHealth_ReadBattery+0x100>)
 80015b4:	4a0f      	ldr	r2, [pc, #60]	@ (80015f4 <BoardHealth_ReadBattery+0x104>)
 80015b6:	210a      	movs	r1, #10
 80015b8:	480f      	ldr	r0, [pc, #60]	@ (80015f8 <BoardHealth_ReadBattery+0x108>)
 80015ba:	f7ff fd89 	bl	80010d0 <MovingAverage_Update>
 80015be:	ed87 0a03 	vstr	s0, [r7, #12]
                *battery_pct = Battery_VoltageToPercent(v_filt);
 80015c2:	ed97 0a03 	vldr	s0, [r7, #12]
 80015c6:	f7ff fdd9 	bl	800117c <Battery_VoltageToPercent>
 80015ca:	eef0 7a40 	vmov.f32	s15, s0
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	edc3 7a00 	vstr	s15, [r3]
            }
        }
    }
    return status;
 80015d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3728      	adds	r7, #40	@ 0x28
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	200002b0 	.word	0x200002b0
 80015e4:	200002b6 	.word	0x200002b6
 80015e8:	457ff000 	.word	0x457ff000
 80015ec:	408415ca 	.word	0x408415ca
 80015f0:	200002af 	.word	0x200002af
 80015f4:	200002ae 	.word	0x200002ae
 80015f8:	20000284 	.word	0x20000284

080015fc <BoardHealth_TaskInit>:
#include "cmsis_os2.h"



void BoardHealth_TaskInit(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
    BoardHealthADC_Init();
 8001600:	f7ff fd56 	bl	80010b0 <BoardHealthADC_Init>
}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}

08001608 <BoardHealth_TaskStep>:

void BoardHealth_TaskStep(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
  float batt_pct;

  BoardHealthStatus_t temp_st;
  BoardHealthStatus_t batt_st;

  temp_st = BoardHealth_ReadTemperature(&temp_degC);
 800160e:	1d3b      	adds	r3, r7, #4
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fecf 	bl	80013b4 <BoardHealth_ReadTemperature>
 8001616:	4603      	mov	r3, r0
 8001618:	73fb      	strb	r3, [r7, #15]
  batt_st = BoardHealth_ReadBattery(&batt_pct);
 800161a:	463b      	mov	r3, r7
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ff67 	bl	80014f0 <BoardHealth_ReadBattery>
 8001622:	4603      	mov	r3, r0
 8001624:	73bb      	strb	r3, [r7, #14]


  uint32_t now = osKernelGetTickCount();
 8001626:	f00c fc29 	bl	800de7c <osKernelGetTickCount>
 800162a:	60b8      	str	r0, [r7, #8]
  snap.task_last_run_ms = now;
 800162c:	4a0d      	ldr	r2, [pc, #52]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	6093      	str	r3, [r2, #8]


  if (temp_st == BOARD_HEALTH_OK)
 8001632:	7bfb      	ldrb	r3, [r7, #15]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d105      	bne.n	8001644 <BoardHealth_TaskStep+0x3c>
  {
      snap.temperature_degC = temp_degC;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4a0a      	ldr	r2, [pc, #40]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 800163c:	6013      	str	r3, [r2, #0]
      snap.temp_last_valid_ms = now;
 800163e:	4a09      	ldr	r2, [pc, #36]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	60d3      	str	r3, [r2, #12]
  }

  if (batt_st == BOARD_HEALTH_OK)
 8001644:	7bbb      	ldrb	r3, [r7, #14]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d105      	bne.n	8001656 <BoardHealth_TaskStep+0x4e>
  {
      snap.battery_pct = batt_pct;
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	4a05      	ldr	r2, [pc, #20]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 800164e:	6053      	str	r3, [r2, #4]
      snap.batt_last_valid_ms = now;
 8001650:	4a04      	ldr	r2, [pc, #16]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	6113      	str	r3, [r2, #16]
  }


  BoardHealthSnapshot_Write(&snap);
 8001656:	4803      	ldr	r0, [pc, #12]	@ (8001664 <BoardHealth_TaskStep+0x5c>)
 8001658:	f003 fbd0 	bl	8004dfc <BoardHealthSnapshot_Write>
}
 800165c:	bf00      	nop
 800165e:	3710      	adds	r7, #16
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	200002bc 	.word	0x200002bc

08001668 <Actuation_Init>:
#define VOLTAGE_DEADZONE 0.6f



void Actuation_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
    Sabertooth_Init();
 800166c:	f000 f92c 	bl	80018c8 <Sabertooth_Init>
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}

08001674 <Actuation_Step>:


/* === Step periodico === */
void Actuation_Step(ControlOutput_t cmd)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
 800167a:	eeb0 6a40 	vmov.f32	s12, s0
 800167e:	eef0 6a60 	vmov.f32	s13, s1
 8001682:	eeb0 7a41 	vmov.f32	s14, s2
 8001686:	eef0 7a61 	vmov.f32	s15, s3
 800168a:	ed87 6a00 	vstr	s12, [r7]
 800168e:	edc7 6a01 	vstr	s13, [r7, #4]
 8001692:	ed87 7a02 	vstr	s14, [r7, #8]
 8001696:	edc7 7a03 	vstr	s15, [r7, #12]

	static SupervisorSnapshot_t sup;
	static EncoderSnapshot_t enc;

    /* === Read snapshots === */
    SupervisorSnapshot_Read(&sup);
 800169a:	485e      	ldr	r0, [pc, #376]	@ (8001814 <Actuation_Step+0x1a0>)
 800169c:	f003 fcf8 	bl	8005090 <SupervisorSnapshot_Read>
    EncoderSnapshot_Read(&enc);
 80016a0:	485d      	ldr	r0, [pc, #372]	@ (8001818 <Actuation_Step+0x1a4>)
 80016a2:	f003 fc2f 	bl	8004f04 <EncoderSnapshot_Read>


    float u_sx_a = cmd.u_sx_a;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	61fb      	str	r3, [r7, #28]
    float u_dx_a = cmd.u_dx_a;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	61bb      	str	r3, [r7, #24]
    float u_sx_p = cmd.u_sx_p;
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	617b      	str	r3, [r7, #20]
    float u_dx_p = cmd.u_dx_p;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	613b      	str	r3, [r7, #16]
    //Quando un encoder  stuck e copia il comando di attuazione di un'altra ruota pu succedere che la ruota con encoder sano si fermi ma applicando
    //lo stesso comando ad un altra ruota (quella che segue) questa continui a muoversi.
    //Questo accade perch tutti i motori hanno deadzone diverse. Per questo motivo se il comando  minore di
    // max(deadzone_fl, deadzone_fr, deadzone_rl, deadzone_rr) allora il motore va fermato (per evitare che continui a ruotare).

    if( (fabs(u_sx_a) < VOLTAGE_DEADZONE) && enc.hasNoFeedback[0])
 80016b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80016ba:	eef0 7ae7 	vabs.f32	s15, s15
 80016be:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 800181c <Actuation_Step+0x1a8>
 80016c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ca:	d506      	bpl.n	80016da <Actuation_Step+0x66>
 80016cc:	4b52      	ldr	r3, [pc, #328]	@ (8001818 <Actuation_Step+0x1a4>)
 80016ce:	7c1b      	ldrb	r3, [r3, #16]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d002      	beq.n	80016da <Actuation_Step+0x66>
    	u_sx_a = 0;
 80016d4:	f04f 0300 	mov.w	r3, #0
 80016d8:	61fb      	str	r3, [r7, #28]

    if( (fabs(u_dx_a) < VOLTAGE_DEADZONE) && enc.hasNoFeedback[1])
 80016da:	edd7 7a06 	vldr	s15, [r7, #24]
 80016de:	eef0 7ae7 	vabs.f32	s15, s15
 80016e2:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 800181c <Actuation_Step+0x1a8>
 80016e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ee:	d506      	bpl.n	80016fe <Actuation_Step+0x8a>
 80016f0:	4b49      	ldr	r3, [pc, #292]	@ (8001818 <Actuation_Step+0x1a4>)
 80016f2:	7c5b      	ldrb	r3, [r3, #17]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d002      	beq.n	80016fe <Actuation_Step+0x8a>
    	u_dx_a = 0;
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	61bb      	str	r3, [r7, #24]

    if( (fabs(u_sx_p) < VOLTAGE_DEADZONE) && enc.hasNoFeedback[2])
 80016fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001702:	eef0 7ae7 	vabs.f32	s15, s15
 8001706:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800181c <Actuation_Step+0x1a8>
 800170a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800170e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001712:	d506      	bpl.n	8001722 <Actuation_Step+0xae>
 8001714:	4b40      	ldr	r3, [pc, #256]	@ (8001818 <Actuation_Step+0x1a4>)
 8001716:	7c9b      	ldrb	r3, [r3, #18]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d002      	beq.n	8001722 <Actuation_Step+0xae>
    	u_sx_p = 0;
 800171c:	f04f 0300 	mov.w	r3, #0
 8001720:	617b      	str	r3, [r7, #20]

    if( (fabs(u_dx_p) < VOLTAGE_DEADZONE) && enc.hasNoFeedback[3])
 8001722:	edd7 7a04 	vldr	s15, [r7, #16]
 8001726:	eef0 7ae7 	vabs.f32	s15, s15
 800172a:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800181c <Actuation_Step+0x1a8>
 800172e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001736:	d506      	bpl.n	8001746 <Actuation_Step+0xd2>
 8001738:	4b37      	ldr	r3, [pc, #220]	@ (8001818 <Actuation_Step+0x1a4>)
 800173a:	7cdb      	ldrb	r3, [r3, #19]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d002      	beq.n	8001746 <Actuation_Step+0xd2>
    	u_dx_p = 0;
 8001740:	f04f 0300 	mov.w	r3, #0
 8001744:	613b      	str	r3, [r7, #16]


    if (u_sx_a >  ACTUATION_MAX_VOLTAGE) u_sx_a =  ACTUATION_MAX_VOLTAGE;
 8001746:	edd7 7a07 	vldr	s15, [r7, #28]
 800174a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800174e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001756:	dd01      	ble.n	800175c <Actuation_Step+0xe8>
 8001758:	4b31      	ldr	r3, [pc, #196]	@ (8001820 <Actuation_Step+0x1ac>)
 800175a:	61fb      	str	r3, [r7, #28]
    if (u_sx_a < -ACTUATION_MAX_VOLTAGE) u_sx_a = -ACTUATION_MAX_VOLTAGE;
 800175c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001760:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8001764:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176c:	d501      	bpl.n	8001772 <Actuation_Step+0xfe>
 800176e:	4b2d      	ldr	r3, [pc, #180]	@ (8001824 <Actuation_Step+0x1b0>)
 8001770:	61fb      	str	r3, [r7, #28]
    if (u_dx_a >  ACTUATION_MAX_VOLTAGE) u_dx_a =  ACTUATION_MAX_VOLTAGE;
 8001772:	edd7 7a06 	vldr	s15, [r7, #24]
 8001776:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 800177a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800177e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001782:	dd01      	ble.n	8001788 <Actuation_Step+0x114>
 8001784:	4b26      	ldr	r3, [pc, #152]	@ (8001820 <Actuation_Step+0x1ac>)
 8001786:	61bb      	str	r3, [r7, #24]
    if (u_dx_a < -ACTUATION_MAX_VOLTAGE) u_dx_a = -ACTUATION_MAX_VOLTAGE;
 8001788:	edd7 7a06 	vldr	s15, [r7, #24]
 800178c:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 8001790:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001798:	d501      	bpl.n	800179e <Actuation_Step+0x12a>
 800179a:	4b22      	ldr	r3, [pc, #136]	@ (8001824 <Actuation_Step+0x1b0>)
 800179c:	61bb      	str	r3, [r7, #24]
    if (u_sx_p >  ACTUATION_MAX_VOLTAGE) u_sx_p =  ACTUATION_MAX_VOLTAGE;
 800179e:	edd7 7a05 	vldr	s15, [r7, #20]
 80017a2:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80017a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ae:	dd01      	ble.n	80017b4 <Actuation_Step+0x140>
 80017b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <Actuation_Step+0x1ac>)
 80017b2:	617b      	str	r3, [r7, #20]
    if (u_sx_p < -ACTUATION_MAX_VOLTAGE) u_sx_p = -ACTUATION_MAX_VOLTAGE;
 80017b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80017b8:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 80017bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c4:	d501      	bpl.n	80017ca <Actuation_Step+0x156>
 80017c6:	4b17      	ldr	r3, [pc, #92]	@ (8001824 <Actuation_Step+0x1b0>)
 80017c8:	617b      	str	r3, [r7, #20]
    if (u_dx_p >  ACTUATION_MAX_VOLTAGE) u_dx_p =  ACTUATION_MAX_VOLTAGE;
 80017ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80017ce:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80017d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017da:	dd01      	ble.n	80017e0 <Actuation_Step+0x16c>
 80017dc:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <Actuation_Step+0x1ac>)
 80017de:	613b      	str	r3, [r7, #16]
    if (u_dx_p < -ACTUATION_MAX_VOLTAGE) u_dx_p = -ACTUATION_MAX_VOLTAGE;
 80017e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80017e4:	eeba 7a08 	vmov.f32	s14, #168	@ 0xc1400000 -12.0
 80017e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f0:	d501      	bpl.n	80017f6 <Actuation_Step+0x182>
 80017f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001824 <Actuation_Step+0x1b0>)
 80017f4:	613b      	str	r3, [r7, #16]



    /* === Attuazione HW === */
    Sabertooth_ApplyOutputs(u_sx_a, u_dx_a, u_sx_p, u_dx_p);
 80017f6:	edd7 1a04 	vldr	s3, [r7, #16]
 80017fa:	ed97 1a05 	vldr	s2, [r7, #20]
 80017fe:	edd7 0a06 	vldr	s1, [r7, #24]
 8001802:	ed97 0a07 	vldr	s0, [r7, #28]
 8001806:	f000 f88b 	bl	8001920 <Sabertooth_ApplyOutputs>


}
 800180a:	bf00      	nop
 800180c:	3720      	adds	r7, #32
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	200002d0 	.word	0x200002d0
 8001818:	200002e8 	.word	0x200002e8
 800181c:	3f19999a 	.word	0x3f19999a
 8001820:	41400000 	.word	0x41400000
 8001824:	c1400000 	.word	0xc1400000

08001828 <Saber_Checksum>:
static volatile uint8_t tx_busy = 0;


/* === Checksum Sabertooth === */
static inline uint8_t Saber_Checksum(uint8_t a, uint8_t b, uint8_t c)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	71fb      	strb	r3, [r7, #7]
 8001832:	460b      	mov	r3, r1
 8001834:	71bb      	strb	r3, [r7, #6]
 8001836:	4613      	mov	r3, r2
 8001838:	717b      	strb	r3, [r7, #5]
    return (a + b + c) & 0x7F;
 800183a:	79fa      	ldrb	r2, [r7, #7]
 800183c:	79bb      	ldrb	r3, [r7, #6]
 800183e:	4413      	add	r3, r2
 8001840:	b2da      	uxtb	r2, r3
 8001842:	797b      	ldrb	r3, [r7, #5]
 8001844:	4413      	add	r3, r2
 8001846:	b2db      	uxtb	r3, r3
 8001848:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800184c:	b2db      	uxtb	r3, r3
}
 800184e:	4618      	mov	r0, r3
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <Prepare_Saber_Packet>:
/* === Prepara pacchetto singolo === */
static void Prepare_Saber_Packet(uint8_t *dest,
                                 uint8_t addr,
                                 uint8_t cmd,
                                 float value)
{
 800185a:	b590      	push	{r4, r7, lr}
 800185c:	b087      	sub	sp, #28
 800185e:	af00      	add	r7, sp, #0
 8001860:	60f8      	str	r0, [r7, #12]
 8001862:	460b      	mov	r3, r1
 8001864:	ed87 0a01 	vstr	s0, [r7, #4]
 8001868:	72fb      	strb	r3, [r7, #11]
 800186a:	4613      	mov	r3, r2
 800186c:	72bb      	strb	r3, [r7, #10]
    int speed = (int)lroundf(value);
 800186e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001872:	f014 fb59 	bl	8015f28 <lroundf>
 8001876:	6178      	str	r0, [r7, #20]

    if (speed > SABER_MAX_SPEED) speed = SABER_MAX_SPEED;
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	2b7f      	cmp	r3, #127	@ 0x7f
 800187c:	dd01      	ble.n	8001882 <Prepare_Saber_Packet+0x28>
 800187e:	237f      	movs	r3, #127	@ 0x7f
 8001880:	617b      	str	r3, [r7, #20]
    if (speed < 0)               speed = 0;
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	2b00      	cmp	r3, #0
 8001886:	da01      	bge.n	800188c <Prepare_Saber_Packet+0x32>
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]

    dest[0] = addr;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	7afa      	ldrb	r2, [r7, #11]
 8001890:	701a      	strb	r2, [r3, #0]
    dest[1] = cmd;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	3301      	adds	r3, #1
 8001896:	7aba      	ldrb	r2, [r7, #10]
 8001898:	701a      	strb	r2, [r3, #0]
    dest[2] = (uint8_t)speed;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	3302      	adds	r3, #2
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	b2d2      	uxtb	r2, r2
 80018a2:	701a      	strb	r2, [r3, #0]
    dest[3] = Saber_Checksum(dest[0], dest[1], dest[2]);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	7818      	ldrb	r0, [r3, #0]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	3301      	adds	r3, #1
 80018ac:	7819      	ldrb	r1, [r3, #0]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	3302      	adds	r3, #2
 80018b2:	781a      	ldrb	r2, [r3, #0]
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	1cdc      	adds	r4, r3, #3
 80018b8:	f7ff ffb6 	bl	8001828 <Saber_Checksum>
 80018bc:	4603      	mov	r3, r0
 80018be:	7023      	strb	r3, [r4, #0]
}
 80018c0:	bf00      	nop
 80018c2:	371c      	adds	r7, #28
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd90      	pop	{r4, r7, pc}

080018c8 <Sabertooth_Init>:

void Sabertooth_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
	uint8_t saber_timeout_pkt[4];
    osDelay(1000);
 80018ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018d2:	f00c fb7a 	bl	800dfca <osDelay>
    Prepare_Saber_Packet(saber_timeout_pkt, SABER_BACK_ADDR, 14, 3);
 80018d6:	1d3b      	adds	r3, r7, #4
 80018d8:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80018dc:	220e      	movs	r2, #14
 80018de:	2186      	movs	r1, #134	@ 0x86
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7ff ffba 	bl	800185a <Prepare_Saber_Packet>
    HAL_UART_Transmit(&huart5, saber_timeout_pkt, 4, HAL_MAX_DELAY);
 80018e6:	1d39      	adds	r1, r7, #4
 80018e8:	f04f 33ff 	mov.w	r3, #4294967295
 80018ec:	2204      	movs	r2, #4
 80018ee:	480b      	ldr	r0, [pc, #44]	@ (800191c <Sabertooth_Init+0x54>)
 80018f0:	f007 fc78 	bl	80091e4 <HAL_UART_Transmit>

    Prepare_Saber_Packet(saber_timeout_pkt, SABER_FRONT_ADDR, 14, 3);
 80018f4:	1d3b      	adds	r3, r7, #4
 80018f6:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80018fa:	220e      	movs	r2, #14
 80018fc:	2187      	movs	r1, #135	@ 0x87
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff ffab 	bl	800185a <Prepare_Saber_Packet>
    HAL_UART_Transmit(&huart5, saber_timeout_pkt, 4, HAL_MAX_DELAY);
 8001904:	1d39      	adds	r1, r7, #4
 8001906:	f04f 33ff 	mov.w	r3, #4294967295
 800190a:	2204      	movs	r2, #4
 800190c:	4803      	ldr	r0, [pc, #12]	@ (800191c <Sabertooth_Init+0x54>)
 800190e:	f007 fc69 	bl	80091e4 <HAL_UART_Transmit>
}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	20004590 	.word	0x20004590

08001920 <Sabertooth_ApplyOutputs>:


void Sabertooth_ApplyOutputs(float usx_a, float udx_a, float usx_p, float udx_p)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b088      	sub	sp, #32
 8001924:	af00      	add	r7, sp, #0
 8001926:	ed87 0a03 	vstr	s0, [r7, #12]
 800192a:	edc7 0a02 	vstr	s1, [r7, #8]
 800192e:	ed87 1a01 	vstr	s2, [r7, #4]
 8001932:	edc7 1a00 	vstr	s3, [r7]
    if (tx_busy)
 8001936:	4b4e      	ldr	r3, [pc, #312]	@ (8001a70 <Sabertooth_ApplyOutputs+0x150>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b00      	cmp	r3, #0
 800193e:	f040 8093 	bne.w	8001a68 <Sabertooth_ApplyOutputs+0x148>
        return;

    float s_sx_p = (fabsf(usx_p) / 12) * 127.0f;
 8001942:	edd7 7a01 	vldr	s15, [r7, #4]
 8001946:	eeb0 7ae7 	vabs.f32	s14, s15
 800194a:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800194e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001952:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001a74 <Sabertooth_ApplyOutputs+0x154>
 8001956:	ee67 7a87 	vmul.f32	s15, s15, s14
 800195a:	edc7 7a07 	vstr	s15, [r7, #28]
    float s_dx_p = (fabsf(udx_p) / 12) * 127.0f;
 800195e:	edd7 7a00 	vldr	s15, [r7]
 8001962:	eeb0 7ae7 	vabs.f32	s14, s15
 8001966:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 800196a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800196e:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8001a74 <Sabertooth_ApplyOutputs+0x154>
 8001972:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001976:	edc7 7a06 	vstr	s15, [r7, #24]
    float s_sx_a = (fabsf(usx_a) / 12) * 127.0f;
 800197a:	edd7 7a03 	vldr	s15, [r7, #12]
 800197e:	eeb0 7ae7 	vabs.f32	s14, s15
 8001982:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8001986:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800198a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001a74 <Sabertooth_ApplyOutputs+0x154>
 800198e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001992:	edc7 7a05 	vstr	s15, [r7, #20]
    float s_dx_a = (fabsf(udx_a) / 12) * 127.0f;
 8001996:	edd7 7a02 	vldr	s15, [r7, #8]
 800199a:	eeb0 7ae7 	vabs.f32	s14, s15
 800199e:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 80019a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019a6:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001a74 <Sabertooth_ApplyOutputs+0x154>
 80019aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ae:	edc7 7a04 	vstr	s15, [r7, #16]

    Prepare_Saber_Packet(&saber_tx[0],  SABER_BACK_ADDR,  (usx_p >= 0.0f ? 0 : 1), s_sx_p);
 80019b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80019b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019be:	bfac      	ite	ge
 80019c0:	2301      	movge	r3, #1
 80019c2:	2300      	movlt	r3, #0
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	f083 0301 	eor.w	r3, r3, #1
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	ed97 0a07 	vldr	s0, [r7, #28]
 80019d2:	461a      	mov	r2, r3
 80019d4:	2186      	movs	r1, #134	@ 0x86
 80019d6:	4828      	ldr	r0, [pc, #160]	@ (8001a78 <Sabertooth_ApplyOutputs+0x158>)
 80019d8:	f7ff ff3f 	bl	800185a <Prepare_Saber_Packet>
    Prepare_Saber_Packet(&saber_tx[4],  SABER_BACK_ADDR,  (udx_p >= 0.0f ? 4 : 5), s_dx_p);
 80019dc:	edd7 7a00 	vldr	s15, [r7]
 80019e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e8:	db01      	blt.n	80019ee <Sabertooth_ApplyOutputs+0xce>
 80019ea:	2304      	movs	r3, #4
 80019ec:	e000      	b.n	80019f0 <Sabertooth_ApplyOutputs+0xd0>
 80019ee:	2305      	movs	r3, #5
 80019f0:	ed97 0a06 	vldr	s0, [r7, #24]
 80019f4:	461a      	mov	r2, r3
 80019f6:	2186      	movs	r1, #134	@ 0x86
 80019f8:	4820      	ldr	r0, [pc, #128]	@ (8001a7c <Sabertooth_ApplyOutputs+0x15c>)
 80019fa:	f7ff ff2e 	bl	800185a <Prepare_Saber_Packet>
    Prepare_Saber_Packet(&saber_tx[8],  SABER_FRONT_ADDR, (usx_a >= 0.0f ? 0 : 1), s_sx_a);
 80019fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a0a:	bfac      	ite	ge
 8001a0c:	2301      	movge	r3, #1
 8001a0e:	2300      	movlt	r3, #0
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	f083 0301 	eor.w	r3, r3, #1
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	ed97 0a05 	vldr	s0, [r7, #20]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	2187      	movs	r1, #135	@ 0x87
 8001a22:	4817      	ldr	r0, [pc, #92]	@ (8001a80 <Sabertooth_ApplyOutputs+0x160>)
 8001a24:	f7ff ff19 	bl	800185a <Prepare_Saber_Packet>
    Prepare_Saber_Packet(&saber_tx[12], SABER_FRONT_ADDR, (udx_a >= 0.0f ? 4 : 5), s_dx_a);
 8001a28:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a2c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a34:	db01      	blt.n	8001a3a <Sabertooth_ApplyOutputs+0x11a>
 8001a36:	2304      	movs	r3, #4
 8001a38:	e000      	b.n	8001a3c <Sabertooth_ApplyOutputs+0x11c>
 8001a3a:	2305      	movs	r3, #5
 8001a3c:	ed97 0a04 	vldr	s0, [r7, #16]
 8001a40:	461a      	mov	r2, r3
 8001a42:	2187      	movs	r1, #135	@ 0x87
 8001a44:	480f      	ldr	r0, [pc, #60]	@ (8001a84 <Sabertooth_ApplyOutputs+0x164>)
 8001a46:	f7ff ff08 	bl	800185a <Prepare_Saber_Packet>

    tx_busy = 1;
 8001a4a:	4b09      	ldr	r3, [pc, #36]	@ (8001a70 <Sabertooth_ApplyOutputs+0x150>)
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	701a      	strb	r2, [r3, #0]
    if (HAL_UART_Transmit_IT(&huart5, saber_tx, sizeof(saber_tx)) != HAL_OK)
 8001a50:	2210      	movs	r2, #16
 8001a52:	4909      	ldr	r1, [pc, #36]	@ (8001a78 <Sabertooth_ApplyOutputs+0x158>)
 8001a54:	480c      	ldr	r0, [pc, #48]	@ (8001a88 <Sabertooth_ApplyOutputs+0x168>)
 8001a56:	f007 fc53 	bl	8009300 <HAL_UART_Transmit_IT>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d004      	beq.n	8001a6a <Sabertooth_ApplyOutputs+0x14a>
        tx_busy = 0;
 8001a60:	4b03      	ldr	r3, [pc, #12]	@ (8001a70 <Sabertooth_ApplyOutputs+0x150>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]
 8001a66:	e000      	b.n	8001a6a <Sabertooth_ApplyOutputs+0x14a>
        return;
 8001a68:	bf00      	nop
}
 8001a6a:	3720      	adds	r7, #32
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	20000320 	.word	0x20000320
 8001a74:	42fe0000 	.word	0x42fe0000
 8001a78:	20000310 	.word	0x20000310
 8001a7c:	20000314 	.word	0x20000314
 8001a80:	20000318 	.word	0x20000318
 8001a84:	2000031c 	.word	0x2000031c
 8001a88:	20004590 	.word	0x20004590

08001a8c <SabertoothCallback>:


void SabertoothCallback()
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
    tx_busy = 0;
 8001a90:	4b03      	ldr	r3, [pc, #12]	@ (8001aa0 <SabertoothCallback+0x14>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	701a      	strb	r2, [r3, #0]
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	20000320 	.word	0x20000320

08001aa4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b08c      	sub	sp, #48	@ 0x30
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001aaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001ab6:	1d3b      	adds	r3, r7, #4
 8001ab8:	2220      	movs	r2, #32
 8001aba:	2100      	movs	r1, #0
 8001abc:	4618      	mov	r0, r3
 8001abe:	f010 fdf3 	bl	80126a8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ac2:	4b40      	ldr	r3, [pc, #256]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001ac4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001ac8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001aca:	4b3e      	ldr	r3, [pc, #248]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001acc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001ad0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ad2:	4b3c      	ldr	r3, [pc, #240]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ad8:	4b3a      	ldr	r3, [pc, #232]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001ade:	4b39      	ldr	r3, [pc, #228]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001ae4:	4b37      	ldr	r3, [pc, #220]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001aea:	4b36      	ldr	r3, [pc, #216]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001aec:	2208      	movs	r2, #8
 8001aee:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001af0:	4b34      	ldr	r3, [pc, #208]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001af6:	4b33      	ldr	r3, [pc, #204]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8001afc:	4b31      	ldr	r3, [pc, #196]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001afe:	2203      	movs	r2, #3
 8001b00:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b02:	4b30      	ldr	r3, [pc, #192]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b10:	4b2c      	ldr	r3, [pc, #176]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001b16:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b1e:	4b29      	ldr	r3, [pc, #164]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001b24:	4b27      	ldr	r3, [pc, #156]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b2c:	4825      	ldr	r0, [pc, #148]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001b2e:	f003 fe07 	bl	8005740 <HAL_ADC_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001b38:	f000 fc2e 	bl	8002398 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001b40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b44:	4619      	mov	r1, r3
 8001b46:	481f      	ldr	r0, [pc, #124]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001b48:	f004 fe38 	bl	80067bc <HAL_ADCEx_MultiModeConfigChannel>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001b52:	f000 fc21 	bl	8002398 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001b56:	4b1c      	ldr	r3, [pc, #112]	@ (8001bc8 <MX_ADC1_Init+0x124>)
 8001b58:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b5a:	2306      	movs	r3, #6
 8001b5c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001b5e:	2307      	movs	r3, #7
 8001b60:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001b62:	237f      	movs	r3, #127	@ 0x7f
 8001b64:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001b66:	2304      	movs	r3, #4
 8001b68:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	4619      	mov	r1, r3
 8001b72:	4814      	ldr	r0, [pc, #80]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001b74:	f004 f892 	bl	8005c9c <HAL_ADC_ConfigChannel>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001b7e:	f000 fc0b 	bl	8002398 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8001b82:	4b12      	ldr	r3, [pc, #72]	@ (8001bcc <MX_ADC1_Init+0x128>)
 8001b84:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001b86:	230c      	movs	r3, #12
 8001b88:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b8a:	1d3b      	adds	r3, r7, #4
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	480d      	ldr	r0, [pc, #52]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001b90:	f004 f884 	bl	8005c9c <HAL_ADC_ConfigChannel>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8001b9a:	f000 fbfd 	bl	8002398 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd0 <MX_ADC1_Init+0x12c>)
 8001ba0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001ba2:	2312      	movs	r3, #18
 8001ba4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4806      	ldr	r0, [pc, #24]	@ (8001bc4 <MX_ADC1_Init+0x120>)
 8001bac:	f004 f876 	bl	8005c9c <HAL_ADC_ConfigChannel>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 8001bb6:	f000 fbef 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bba:	bf00      	nop
 8001bbc:	3730      	adds	r7, #48	@ 0x30
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	20000324 	.word	0x20000324
 8001bc8:	cb840000 	.word	0xcb840000
 8001bcc:	c3210000 	.word	0xc3210000
 8001bd0:	04300002 	.word	0x04300002

08001bd4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b09e      	sub	sp, #120	@ 0x78
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bdc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	60da      	str	r2, [r3, #12]
 8001bea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bec:	f107 0310 	add.w	r3, r7, #16
 8001bf0:	2254      	movs	r2, #84	@ 0x54
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f010 fd57 	bl	80126a8 <memset>
  if(adcHandle->Instance==ADC1)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c02:	d15f      	bne.n	8001cc4 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001c04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c08:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001c0a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001c0e:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c10:	f107 0310 	add.w	r3, r7, #16
 8001c14:	4618      	mov	r0, r3
 8001c16:	f006 fab3 	bl	8008180 <HAL_RCCEx_PeriphCLKConfig>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001c20:	f000 fbba 	bl	8002398 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001c24:	4b29      	ldr	r3, [pc, #164]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c28:	4a28      	ldr	r2, [pc, #160]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c2a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c30:	4b26      	ldr	r3, [pc, #152]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c38:	60fb      	str	r3, [r7, #12]
 8001c3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c3c:	4b23      	ldr	r3, [pc, #140]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c40:	4a22      	ldr	r2, [pc, #136]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c48:	4b20      	ldr	r3, [pc, #128]	@ (8001ccc <HAL_ADC_MspInit+0xf8>)
 8001c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c54:	2301      	movs	r3, #1
 8001c56:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c60:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001c64:	4619      	mov	r1, r3
 8001c66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c6a:	f005 fac1 	bl	80071f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001c6e:	4b18      	ldr	r3, [pc, #96]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c70:	4a18      	ldr	r2, [pc, #96]	@ (8001cd4 <HAL_ADC_MspInit+0x100>)
 8001c72:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001c74:	4b16      	ldr	r3, [pc, #88]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c76:	2205      	movs	r2, #5
 8001c78:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c7a:	4b15      	ldr	r3, [pc, #84]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c80:	4b13      	ldr	r3, [pc, #76]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c86:	4b12      	ldr	r3, [pc, #72]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c88:	2280      	movs	r2, #128	@ 0x80
 8001c8a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c8c:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c8e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c92:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c94:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c9a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001c9e:	2220      	movs	r2, #32
 8001ca0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ca8:	4809      	ldr	r0, [pc, #36]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001caa:	f004 ff6f 	bl	8006b8c <HAL_DMA_Init>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8001cb4:	f000 fb70 	bl	8002398 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a05      	ldr	r2, [pc, #20]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001cbc:	655a      	str	r2, [r3, #84]	@ 0x54
 8001cbe:	4a04      	ldr	r2, [pc, #16]	@ (8001cd0 <HAL_ADC_MspInit+0xfc>)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001cc4:	bf00      	nop
 8001cc6:	3778      	adds	r7, #120	@ 0x78
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	20000390 	.word	0x20000390
 8001cd4:	40020008 	.word	0x40020008

08001cd8 <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
 8001ce0:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ce6:	f383 8811 	msr	BASEPRI, r3
 8001cea:	f3bf 8f6f 	isb	sy
 8001cee:	f3bf 8f4f 	dsb	sy
 8001cf2:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001cf4:	bf00      	nop
   called if a stack overflow is detected. */

    taskDISABLE_INTERRUPTS();

    // breakpoint qui
    for (;;);
 8001cf6:	bf00      	nop
 8001cf8:	e7fd      	b.n	8001cf6 <vApplicationStackOverflowHook+0x1e>
	...

08001cfc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of mutex_Encoders */
  mutex_EncodersHandle = osMutexNew(&mutex_Encoders_attributes);
 8001d00:	4836      	ldr	r0, [pc, #216]	@ (8001ddc <MX_FREERTOS_Init+0xe0>)
 8001d02:	f00c f9aa 	bl	800e05a <osMutexNew>
 8001d06:	4603      	mov	r3, r0
 8001d08:	4a35      	ldr	r2, [pc, #212]	@ (8001de0 <MX_FREERTOS_Init+0xe4>)
 8001d0a:	6013      	str	r3, [r2, #0]

  /* creation of mutex_BoardHealth */
  mutex_BoardHealthHandle = osMutexNew(&mutex_BoardHealth_attributes);
 8001d0c:	4835      	ldr	r0, [pc, #212]	@ (8001de4 <MX_FREERTOS_Init+0xe8>)
 8001d0e:	f00c f9a4 	bl	800e05a <osMutexNew>
 8001d12:	4603      	mov	r3, r0
 8001d14:	4a34      	ldr	r2, [pc, #208]	@ (8001de8 <MX_FREERTOS_Init+0xec>)
 8001d16:	6013      	str	r3, [r2, #0]

  /* creation of mutex_UartRx */
  mutex_UartRxHandle = osMutexNew(&mutex_UartRx_attributes);
 8001d18:	4834      	ldr	r0, [pc, #208]	@ (8001dec <MX_FREERTOS_Init+0xf0>)
 8001d1a:	f00c f99e 	bl	800e05a <osMutexNew>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	4a33      	ldr	r2, [pc, #204]	@ (8001df0 <MX_FREERTOS_Init+0xf4>)
 8001d22:	6013      	str	r3, [r2, #0]

  /* creation of mutex_Supervisor */
  mutex_SupervisorHandle = osMutexNew(&mutex_Supervisor_attributes);
 8001d24:	4833      	ldr	r0, [pc, #204]	@ (8001df4 <MX_FREERTOS_Init+0xf8>)
 8001d26:	f00c f998 	bl	800e05a <osMutexNew>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	4a32      	ldr	r2, [pc, #200]	@ (8001df8 <MX_FREERTOS_Init+0xfc>)
 8001d2e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
  EncoderSnapshot_MutexInit(mutex_EncodersHandle);
 8001d30:	4b2b      	ldr	r3, [pc, #172]	@ (8001de0 <MX_FREERTOS_Init+0xe4>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4618      	mov	r0, r3
 8001d36:	f003 f8a9 	bl	8004e8c <EncoderSnapshot_MutexInit>
  BoardHealthSnapshot_MutexInit(mutex_BoardHealthHandle);
 8001d3a:	4b2b      	ldr	r3, [pc, #172]	@ (8001de8 <MX_FREERTOS_Init+0xec>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f003 f848 	bl	8004dd4 <BoardHealthSnapshot_MutexInit>
  RxSnapshot_MutexInit(mutex_UartRxHandle);
 8001d44:	4b2a      	ldr	r3, [pc, #168]	@ (8001df0 <MX_FREERTOS_Init+0xf4>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f003 f903 	bl	8004f54 <RxSnapshot_MutexInit>
  SupervisorSnapshot_MutexInit(mutex_SupervisorHandle);
 8001d4e:	4b2a      	ldr	r3, [pc, #168]	@ (8001df8 <MX_FREERTOS_Init+0xfc>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f003 f962 	bl	800501c <SupervisorSnapshot_MutexInit>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001d58:	4a28      	ldr	r2, [pc, #160]	@ (8001dfc <MX_FREERTOS_Init+0x100>)
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	4828      	ldr	r0, [pc, #160]	@ (8001e00 <MX_FREERTOS_Init+0x104>)
 8001d5e:	f00c f8a2 	bl	800dea6 <osThreadNew>
 8001d62:	4603      	mov	r3, r0
 8001d64:	4a27      	ldr	r2, [pc, #156]	@ (8001e04 <MX_FREERTOS_Init+0x108>)
 8001d66:	6013      	str	r3, [r2, #0]

  /* creation of Task_BattTemp */
  Task_BattTempHandle = osThreadNew(StartTask_BattTemp, NULL, &Task_BattTemp_attributes);
 8001d68:	4a27      	ldr	r2, [pc, #156]	@ (8001e08 <MX_FREERTOS_Init+0x10c>)
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	4827      	ldr	r0, [pc, #156]	@ (8001e0c <MX_FREERTOS_Init+0x110>)
 8001d6e:	f00c f89a 	bl	800dea6 <osThreadNew>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4a26      	ldr	r2, [pc, #152]	@ (8001e10 <MX_FREERTOS_Init+0x114>)
 8001d76:	6013      	str	r3, [r2, #0]

  /* creation of Task_TX */
  Task_TXHandle = osThreadNew(StartTask_TX, NULL, &Task_TX_attributes);
 8001d78:	4a26      	ldr	r2, [pc, #152]	@ (8001e14 <MX_FREERTOS_Init+0x118>)
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4826      	ldr	r0, [pc, #152]	@ (8001e18 <MX_FREERTOS_Init+0x11c>)
 8001d7e:	f00c f892 	bl	800dea6 <osThreadNew>
 8001d82:	4603      	mov	r3, r0
 8001d84:	4a25      	ldr	r2, [pc, #148]	@ (8001e1c <MX_FREERTOS_Init+0x120>)
 8001d86:	6013      	str	r3, [r2, #0]

  /* creation of Task_RX */
  Task_RXHandle = osThreadNew(StartTask_RX, NULL, &Task_RX_attributes);
 8001d88:	4a25      	ldr	r2, [pc, #148]	@ (8001e20 <MX_FREERTOS_Init+0x124>)
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	4825      	ldr	r0, [pc, #148]	@ (8001e24 <MX_FREERTOS_Init+0x128>)
 8001d8e:	f00c f88a 	bl	800dea6 <osThreadNew>
 8001d92:	4603      	mov	r3, r0
 8001d94:	4a24      	ldr	r2, [pc, #144]	@ (8001e28 <MX_FREERTOS_Init+0x12c>)
 8001d96:	6013      	str	r3, [r2, #0]

  /* creation of Task_Supervisor */
  Task_SupervisorHandle = osThreadNew(StartTask_Supervisor, NULL, &Task_Supervisor_attributes);
 8001d98:	4a24      	ldr	r2, [pc, #144]	@ (8001e2c <MX_FREERTOS_Init+0x130>)
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	4824      	ldr	r0, [pc, #144]	@ (8001e30 <MX_FREERTOS_Init+0x134>)
 8001d9e:	f00c f882 	bl	800dea6 <osThreadNew>
 8001da2:	4603      	mov	r3, r0
 8001da4:	4a23      	ldr	r2, [pc, #140]	@ (8001e34 <MX_FREERTOS_Init+0x138>)
 8001da6:	6013      	str	r3, [r2, #0]

  /* creation of Task_Control */
  Task_ControlHandle = osThreadNew(StartTask_Control, NULL, &Task_Control_attributes);
 8001da8:	4a23      	ldr	r2, [pc, #140]	@ (8001e38 <MX_FREERTOS_Init+0x13c>)
 8001daa:	2100      	movs	r1, #0
 8001dac:	4823      	ldr	r0, [pc, #140]	@ (8001e3c <MX_FREERTOS_Init+0x140>)
 8001dae:	f00c f87a 	bl	800dea6 <osThreadNew>
 8001db2:	4603      	mov	r3, r0
 8001db4:	4a22      	ldr	r2, [pc, #136]	@ (8001e40 <MX_FREERTOS_Init+0x144>)
 8001db6:	6013      	str	r3, [r2, #0]

  /* creation of Task_Debug */
  Task_DebugHandle = osThreadNew(StartTask_Debug, NULL, &Task_Debug_attributes);
 8001db8:	4a22      	ldr	r2, [pc, #136]	@ (8001e44 <MX_FREERTOS_Init+0x148>)
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4822      	ldr	r0, [pc, #136]	@ (8001e48 <MX_FREERTOS_Init+0x14c>)
 8001dbe:	f00c f872 	bl	800dea6 <osThreadNew>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	4a21      	ldr	r2, [pc, #132]	@ (8001e4c <MX_FREERTOS_Init+0x150>)
 8001dc6:	6013      	str	r3, [r2, #0]

  /* creation of Task_Led */
  Task_LedHandle = osThreadNew(StartTask_Led, NULL, &Task_Led_attributes);
 8001dc8:	4a21      	ldr	r2, [pc, #132]	@ (8001e50 <MX_FREERTOS_Init+0x154>)
 8001dca:	2100      	movs	r1, #0
 8001dcc:	4821      	ldr	r0, [pc, #132]	@ (8001e54 <MX_FREERTOS_Init+0x158>)
 8001dce:	f00c f86a 	bl	800dea6 <osThreadNew>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	4a20      	ldr	r2, [pc, #128]	@ (8001e58 <MX_FREERTOS_Init+0x15c>)
 8001dd6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001dd8:	bf00      	nop
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	080167e4 	.word	0x080167e4
 8001de0:	20004170 	.word	0x20004170
 8001de4:	080167f4 	.word	0x080167f4
 8001de8:	200041c4 	.word	0x200041c4
 8001dec:	08016804 	.word	0x08016804
 8001df0:	20004218 	.word	0x20004218
 8001df4:	08016814 	.word	0x08016814
 8001df8:	2000426c 	.word	0x2000426c
 8001dfc:	080166c4 	.word	0x080166c4
 8001e00:	08001e5d 	.word	0x08001e5d
 8001e04:	20000410 	.word	0x20000410
 8001e08:	080166e8 	.word	0x080166e8
 8001e0c:	08001e71 	.word	0x08001e71
 8001e10:	200006bc 	.word	0x200006bc
 8001e14:	0801670c 	.word	0x0801670c
 8001e18:	08001ee5 	.word	0x08001ee5
 8001e1c:	20000f68 	.word	0x20000f68
 8001e20:	08016730 	.word	0x08016730
 8001e24:	08001f31 	.word	0x08001f31
 8001e28:	20001814 	.word	0x20001814
 8001e2c:	08016754 	.word	0x08016754
 8001e30:	08001f43 	.word	0x08001f43
 8001e34:	200024c0 	.word	0x200024c0
 8001e38:	08016778 	.word	0x08016778
 8001e3c:	08001f69 	.word	0x08001f69
 8001e40:	20002d6c 	.word	0x20002d6c
 8001e44:	0801679c 	.word	0x0801679c
 8001e48:	08002089 	.word	0x08002089
 8001e4c:	20003618 	.word	0x20003618
 8001e50:	080167c0 	.word	0x080167c0
 8001e54:	080020ad 	.word	0x080020ad
 8001e58:	20003ec4 	.word	0x20003ec4

08001e5c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(100000);
 8001e64:	4801      	ldr	r0, [pc, #4]	@ (8001e6c <StartDefaultTask+0x10>)
 8001e66:	f00c f8b0 	bl	800dfca <osDelay>
 8001e6a:	e7fb      	b.n	8001e64 <StartDefaultTask+0x8>
 8001e6c:	000186a0 	.word	0x000186a0

08001e70 <StartTask_BattTemp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_BattTemp */
void StartTask_BattTemp(void *argument)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_BattTemp */
  /* Infinite loop */

  BoardHealth_TaskInit();
 8001e78:	f7ff fbc0 	bl	80015fc <BoardHealth_TaskInit>
	TickType_t lastWakeTime = osKernelGetTickCount();
 8001e7c:	f00b fffe 	bl	800de7c <osKernelGetTickCount>
 8001e80:	6178      	str	r0, [r7, #20]
	
  for(;;)
  {
      uint32_t start, cycles;

      start = DWT->CYCCNT;
 8001e82:	4b13      	ldr	r3, [pc, #76]	@ (8001ed0 <StartTask_BattTemp+0x60>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	613b      	str	r3, [r7, #16]

	  BoardHealth_TaskStep();
 8001e88:	f7ff fbbe 	bl	8001608 <BoardHealth_TaskStep>

      cycles = DWT->CYCCNT - start;
 8001e8c:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <StartTask_BattTemp+0x60>)
 8001e8e:	685a      	ldr	r2, [r3, #4]
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	60fb      	str	r3, [r7, #12]
      cycles_batt = cycles;
 8001e96:	4a0f      	ldr	r2, [pc, #60]	@ (8001ed4 <StartTask_BattTemp+0x64>)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6013      	str	r3, [r2, #0]
      if (cycles > wcet_batt_cycles_max){
 8001e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed8 <StartTask_BattTemp+0x68>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	68fa      	ldr	r2, [r7, #12]
 8001ea2:	429a      	cmp	r2, r3
 8001ea4:	d902      	bls.n	8001eac <StartTask_BattTemp+0x3c>
          wcet_batt_cycles_max = cycles;
 8001ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ed8 <StartTask_BattTemp+0x68>)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	6013      	str	r3, [r2, #0]
      }
      indice ++ ;
 8001eac:	4b0b      	ldr	r3, [pc, #44]	@ (8001edc <StartTask_BattTemp+0x6c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001edc <StartTask_BattTemp+0x6c>)
 8001eb4:	6013      	str	r3, [r2, #0]

      free_words_batt = uxTaskGetStackHighWaterMark(NULL);
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	f00e f8b0 	bl	801001c <uxTaskGetStackHighWaterMark>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	4a08      	ldr	r2, [pc, #32]	@ (8001ee0 <StartTask_BattTemp+0x70>)
 8001ec0:	6013      	str	r3, [r2, #0]

	  lastWakeTime += 100;
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	3364      	adds	r3, #100	@ 0x64
 8001ec6:	617b      	str	r3, [r7, #20]
	  osDelayUntil(lastWakeTime);
 8001ec8:	6978      	ldr	r0, [r7, #20]
 8001eca:	f00c f899 	bl	800e000 <osDelayUntil>
  {
 8001ece:	e7d8      	b.n	8001e82 <StartTask_BattTemp+0x12>
 8001ed0:	e0001000 	.word	0xe0001000
 8001ed4:	20000404 	.word	0x20000404
 8001ed8:	200003fc 	.word	0x200003fc
 8001edc:	2000040c 	.word	0x2000040c
 8001ee0:	200003f0 	.word	0x200003f0

08001ee4 <StartTask_TX>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_TX */
void StartTask_TX(void *argument)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_TX */
	  TickType_t lastWakeTime = osKernelGetTickCount();
 8001eec:	f00b ffc6 	bl	800de7c <osKernelGetTickCount>
 8001ef0:	60f8      	str	r0, [r7, #12]


	  for (;;)
	  {
		uint32_t s = DWT->CYCCNT;
 8001ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8001f28 <StartTask_TX+0x44>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	60bb      	str	r3, [r7, #8]

	    Tx_TaskStep();
 8001ef8:	f001 f9f6 	bl	80032e8 <Tx_TaskStep>

	    WCET_Update(WCET_TASK_TX, DWT->CYCCNT - s);
 8001efc:	4b0a      	ldr	r3, [pc, #40]	@ (8001f28 <StartTask_TX+0x44>)
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	4619      	mov	r1, r3
 8001f06:	2002      	movs	r0, #2
 8001f08:	f002 fdbe 	bl	8004a88 <WCET_Update>

	    free_words_tx = uxTaskGetStackHighWaterMark(NULL);
 8001f0c:	2000      	movs	r0, #0
 8001f0e:	f00e f885 	bl	801001c <uxTaskGetStackHighWaterMark>
 8001f12:	4603      	mov	r3, r0
 8001f14:	4a05      	ldr	r2, [pc, #20]	@ (8001f2c <StartTask_TX+0x48>)
 8001f16:	6013      	str	r3, [r2, #0]

	    lastWakeTime += 20;   // es. 20 ms
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	3314      	adds	r3, #20
 8001f1c:	60fb      	str	r3, [r7, #12]
	    osDelayUntil(lastWakeTime);
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f00c f86e 	bl	800e000 <osDelayUntil>
	  {
 8001f24:	bf00      	nop
 8001f26:	e7e4      	b.n	8001ef2 <StartTask_TX+0xe>
 8001f28:	e0001000 	.word	0xe0001000
 8001f2c:	200003f4 	.word	0x200003f4

08001f30 <StartTask_RX>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_RX */
void StartTask_RX(void *argument)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_RX */
	Rx_TaskInit();
 8001f38:	f001 f920 	bl	800317c <Rx_TaskInit>

  /* Infinite loop */
  for(;;)
  {
	  Rx_TaskStep();
 8001f3c:	f001 f924 	bl	8003188 <Rx_TaskStep>
 8001f40:	e7fc      	b.n	8001f3c <StartTask_RX+0xc>

08001f42 <StartTask_Supervisor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Supervisor */
void StartTask_Supervisor(void *argument)
{
 8001f42:	b580      	push	{r7, lr}
 8001f44:	b084      	sub	sp, #16
 8001f46:	af00      	add	r7, sp, #0
 8001f48:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Supervisor */
  Supervisor_TaskInit();
 8001f4a:	f003 f8c7 	bl	80050dc <Supervisor_TaskInit>
	TickType_t lastWakeTime = osKernelGetTickCount();
 8001f4e:	f00b ff95 	bl	800de7c <osKernelGetTickCount>
 8001f52:	60f8      	str	r0, [r7, #12]

  /* Infinite loop */
  for(;;)
  {

	  Supervisor_TaskStep();
 8001f54:	f003 f8c8 	bl	80050e8 <Supervisor_TaskStep>
	  lastWakeTime += 20;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	3314      	adds	r3, #20
 8001f5c:	60fb      	str	r3, [r7, #12]
	  osDelayUntil(lastWakeTime);
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f00c f84e 	bl	800e000 <osDelayUntil>
	  Supervisor_TaskStep();
 8001f64:	bf00      	nop
 8001f66:	e7f5      	b.n	8001f54 <StartTask_Supervisor+0x12>

08001f68 <StartTask_Control>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Control */
void StartTask_Control(void *argument)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b08a      	sub	sp, #40	@ 0x28
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Control */
    Encoder_Init();
 8001f70:	f002 f804 	bl	8003f7c <Encoder_Init>
	  Control_Init();
 8001f74:	f001 fe03 	bl	8003b7e <Control_Init>
	  Actuation_Init();
 8001f78:	f7ff fb76 	bl	8001668 <Actuation_Init>
    static float last_cycle_cmd[4] = {0};

    TickType_t lastWakeTime = osKernelGetTickCount();
 8001f7c:	f00b ff7e 	bl	800de7c <osKernelGetTickCount>
 8001f80:	6278      	str	r0, [r7, #36]	@ 0x24

	  for (;;)
	   {
	    uint32_t start, cycles;

	    start = DWT->CYCCNT;
 8001f82:	4b3b      	ldr	r3, [pc, #236]	@ (8002070 <StartTask_Control+0x108>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	623b      	str	r3, [r7, #32]

		static SupervisorSnapshot_t sup;
		SupervisorSnapshot_Read(&sup);
 8001f88:	483a      	ldr	r0, [pc, #232]	@ (8002074 <StartTask_Control+0x10c>)
 8001f8a:	f003 f881 	bl	8005090 <SupervisorSnapshot_Read>
		bool actuation_enabled = sup.isBoardActuating;
 8001f8e:	4b39      	ldr	r3, [pc, #228]	@ (8002074 <StartTask_Control+0x10c>)
 8001f90:	7d5b      	ldrb	r3, [r3, #21]
 8001f92:	77fb      	strb	r3, [r7, #31]

		Encoder_Step(last_cycle_cmd);
 8001f94:	4838      	ldr	r0, [pc, #224]	@ (8002078 <StartTask_Control+0x110>)
 8001f96:	f002 f9c1 	bl	800431c <Encoder_Step>
		ControlOutput_t cmd = {0};
 8001f9a:	f107 0308 	add.w	r3, r7, #8
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
 8001fa4:	609a      	str	r2, [r3, #8]
 8001fa6:	60da      	str	r2, [r3, #12]
		if(actuation_enabled){
 8001fa8:	7ffb      	ldrb	r3, [r7, #31]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d030      	beq.n	8002010 <StartTask_Control+0xa8>
            cmd = Control_Step();
 8001fae:	f001 fded 	bl	8003b8c <Control_Step>
 8001fb2:	eeb0 6a40 	vmov.f32	s12, s0
 8001fb6:	eef0 6a60 	vmov.f32	s13, s1
 8001fba:	eeb0 7a41 	vmov.f32	s14, s2
 8001fbe:	eef0 7a61 	vmov.f32	s15, s3
 8001fc2:	ed87 6a02 	vstr	s12, [r7, #8]
 8001fc6:	edc7 6a03 	vstr	s13, [r7, #12]
 8001fca:	ed87 7a04 	vstr	s14, [r7, #16]
 8001fce:	edc7 7a05 	vstr	s15, [r7, #20]
            Actuation_Step(cmd);
 8001fd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8001fd6:	edd7 6a03 	vldr	s13, [r7, #12]
 8001fda:	ed97 7a04 	vldr	s14, [r7, #16]
 8001fde:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fe2:	eeb0 0a46 	vmov.f32	s0, s12
 8001fe6:	eef0 0a66 	vmov.f32	s1, s13
 8001fea:	eeb0 1a47 	vmov.f32	s2, s14
 8001fee:	eef0 1a67 	vmov.f32	s3, s15
 8001ff2:	f7ff fb3f 	bl	8001674 <Actuation_Step>

            last_cycle_cmd[0] = cmd.u_sx_a;
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	4a1f      	ldr	r2, [pc, #124]	@ (8002078 <StartTask_Control+0x110>)
 8001ffa:	6013      	str	r3, [r2, #0]
            last_cycle_cmd[1] = cmd.u_dx_a;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8002078 <StartTask_Control+0x110>)
 8002000:	6053      	str	r3, [r2, #4]
            last_cycle_cmd[2] = cmd.u_sx_p;
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	4a1c      	ldr	r2, [pc, #112]	@ (8002078 <StartTask_Control+0x110>)
 8002006:	6093      	str	r3, [r2, #8]
            last_cycle_cmd[3] = cmd.u_dx_p;
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	4a1b      	ldr	r2, [pc, #108]	@ (8002078 <StartTask_Control+0x110>)
 800200c:	60d3      	str	r3, [r2, #12]
 800200e:	e011      	b.n	8002034 <StartTask_Control+0xcc>
		}
        else
        {
            /* === reset PID === */
        	ControlLaw_Init();
 8002010:	f001 fb94 	bl	800373c <ControlLaw_Init>


            /* === board 1 riceve alcuna info da b2, quindi non conosce il comando dato ai motori === */
            last_cycle_cmd[0] = 0;
 8002014:	4b18      	ldr	r3, [pc, #96]	@ (8002078 <StartTask_Control+0x110>)
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
            last_cycle_cmd[1] = 0;
 800201c:	4b16      	ldr	r3, [pc, #88]	@ (8002078 <StartTask_Control+0x110>)
 800201e:	f04f 0200 	mov.w	r2, #0
 8002022:	605a      	str	r2, [r3, #4]
            last_cycle_cmd[2] = 0;
 8002024:	4b14      	ldr	r3, [pc, #80]	@ (8002078 <StartTask_Control+0x110>)
 8002026:	f04f 0200 	mov.w	r2, #0
 800202a:	609a      	str	r2, [r3, #8]
            last_cycle_cmd[3] = 0;
 800202c:	4b12      	ldr	r3, [pc, #72]	@ (8002078 <StartTask_Control+0x110>)
 800202e:	f04f 0200 	mov.w	r2, #0
 8002032:	60da      	str	r2, [r3, #12]
        }


	    cycles = DWT->CYCCNT - start;
 8002034:	4b0e      	ldr	r3, [pc, #56]	@ (8002070 <StartTask_Control+0x108>)
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	6a3b      	ldr	r3, [r7, #32]
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	61bb      	str	r3, [r7, #24]
	    cycles_ctrl = cycles;
 800203e:	4a0f      	ldr	r2, [pc, #60]	@ (800207c <StartTask_Control+0x114>)
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	6013      	str	r3, [r2, #0]
	    if (cycles > wcet_ctrl_cycles_max)
 8002044:	4b0e      	ldr	r3, [pc, #56]	@ (8002080 <StartTask_Control+0x118>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	429a      	cmp	r2, r3
 800204c:	d902      	bls.n	8002054 <StartTask_Control+0xec>
	      wcet_ctrl_cycles_max = cycles;
 800204e:	4a0c      	ldr	r2, [pc, #48]	@ (8002080 <StartTask_Control+0x118>)
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	6013      	str	r3, [r2, #0]

	    free_words_ctrl = uxTaskGetStackHighWaterMark(NULL);
 8002054:	2000      	movs	r0, #0
 8002056:	f00d ffe1 	bl	801001c <uxTaskGetStackHighWaterMark>
 800205a:	4603      	mov	r3, r0
 800205c:	4a09      	ldr	r2, [pc, #36]	@ (8002084 <StartTask_Control+0x11c>)
 800205e:	6013      	str	r3, [r2, #0]

	    lastWakeTime += 10;          /* 10 ms */
 8002060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002062:	330a      	adds	r3, #10
 8002064:	627b      	str	r3, [r7, #36]	@ 0x24
	    osDelayUntil(lastWakeTime);
 8002066:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002068:	f00b ffca 	bl	800e000 <osDelayUntil>
	   {
 800206c:	e789      	b.n	8001f82 <StartTask_Control+0x1a>
 800206e:	bf00      	nop
 8002070:	e0001000 	.word	0xe0001000
 8002074:	200042c0 	.word	0x200042c0
 8002078:	200042d8 	.word	0x200042d8
 800207c:	20000408 	.word	0x20000408
 8002080:	20000400 	.word	0x20000400
 8002084:	200003f8 	.word	0x200003f8

08002088 <StartTask_Debug>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Debug */
void StartTask_Debug(void *argument)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Debug */
  /* Infinite loop */
	  TickType_t lastWakeTime = osKernelGetTickCount();
 8002090:	f00b fef4 	bl	800de7c <osKernelGetTickCount>
 8002094:	60f8      	str	r0, [r7, #12]
	  for(;;)
	  {
		  Log_TaskStep();
 8002096:	f002 fccb 	bl	8004a30 <Log_TaskStep>
      //WCET_Print();
		  lastWakeTime += 1000;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80020a0:	60fb      	str	r3, [r7, #12]
		  osDelayUntil(lastWakeTime);
 80020a2:	68f8      	ldr	r0, [r7, #12]
 80020a4:	f00b ffac 	bl	800e000 <osDelayUntil>
		  Log_TaskStep();
 80020a8:	bf00      	nop
 80020aa:	e7f4      	b.n	8002096 <StartTask_Debug+0xe>

080020ac <StartTask_Led>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_Led */
void StartTask_Led(void *argument)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_Led */
  Led_TaskInit();
 80020b4:	f002 f9a8 	bl	8004408 <Led_TaskInit>
	TickType_t lastWakeTime = osKernelGetTickCount();
 80020b8:	f00b fee0 	bl	800de7c <osKernelGetTickCount>
 80020bc:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {

	  Led_TaskStep();
 80020be:	f002 f9c3 	bl	8004448 <Led_TaskStep>
	  lastWakeTime += 100;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	3364      	adds	r3, #100	@ 0x64
 80020c6:	60fb      	str	r3, [r7, #12]
	  osDelayUntil(lastWakeTime);
 80020c8:	68f8      	ldr	r0, [r7, #12]
 80020ca:	f00b ff99 	bl	800e000 <osDelayUntil>
	  Led_TaskStep();
 80020ce:	bf00      	nop
 80020d0:	e7f5      	b.n	80020be <StartTask_Led+0x12>
	...

080020d4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80020da:	4b16      	ldr	r3, [pc, #88]	@ (8002134 <MX_DMA_Init+0x60>)
 80020dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020de:	4a15      	ldr	r2, [pc, #84]	@ (8002134 <MX_DMA_Init+0x60>)
 80020e0:	f043 0304 	orr.w	r3, r3, #4
 80020e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80020e6:	4b13      	ldr	r3, [pc, #76]	@ (8002134 <MX_DMA_Init+0x60>)
 80020e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020ea:	f003 0304 	and.w	r3, r3, #4
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020f2:	4b10      	ldr	r3, [pc, #64]	@ (8002134 <MX_DMA_Init+0x60>)
 80020f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020f6:	4a0f      	ldr	r2, [pc, #60]	@ (8002134 <MX_DMA_Init+0x60>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80020fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002134 <MX_DMA_Init+0x60>)
 8002100:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	603b      	str	r3, [r7, #0]
 8002108:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800210a:	2200      	movs	r2, #0
 800210c:	2105      	movs	r1, #5
 800210e:	200b      	movs	r0, #11
 8002110:	f004 fd14 	bl	8006b3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002114:	200b      	movs	r0, #11
 8002116:	f004 fd2b 	bl	8006b70 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	2105      	movs	r1, #5
 800211e:	200d      	movs	r0, #13
 8002120:	f004 fd0c 	bl	8006b3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002124:	200d      	movs	r0, #13
 8002126:	f004 fd23 	bl	8006b70 <HAL_NVIC_EnableIRQ>

}
 800212a:	bf00      	nop
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40021000 	.word	0x40021000

08002138 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08a      	sub	sp, #40	@ 0x28
 800213c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213e:	f107 0314 	add.w	r3, r7, #20
 8002142:	2200      	movs	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	605a      	str	r2, [r3, #4]
 8002148:	609a      	str	r2, [r3, #8]
 800214a:	60da      	str	r2, [r3, #12]
 800214c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800214e:	4b3f      	ldr	r3, [pc, #252]	@ (800224c <MX_GPIO_Init+0x114>)
 8002150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002152:	4a3e      	ldr	r2, [pc, #248]	@ (800224c <MX_GPIO_Init+0x114>)
 8002154:	f043 0304 	orr.w	r3, r3, #4
 8002158:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800215a:	4b3c      	ldr	r3, [pc, #240]	@ (800224c <MX_GPIO_Init+0x114>)
 800215c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800215e:	f003 0304 	and.w	r3, r3, #4
 8002162:	613b      	str	r3, [r7, #16]
 8002164:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002166:	4b39      	ldr	r3, [pc, #228]	@ (800224c <MX_GPIO_Init+0x114>)
 8002168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800216a:	4a38      	ldr	r2, [pc, #224]	@ (800224c <MX_GPIO_Init+0x114>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002172:	4b36      	ldr	r3, [pc, #216]	@ (800224c <MX_GPIO_Init+0x114>)
 8002174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800217e:	4b33      	ldr	r3, [pc, #204]	@ (800224c <MX_GPIO_Init+0x114>)
 8002180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002182:	4a32      	ldr	r2, [pc, #200]	@ (800224c <MX_GPIO_Init+0x114>)
 8002184:	f043 0308 	orr.w	r3, r3, #8
 8002188:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800218a:	4b30      	ldr	r3, [pc, #192]	@ (800224c <MX_GPIO_Init+0x114>)
 800218c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218e:	f003 0308 	and.w	r3, r3, #8
 8002192:	60bb      	str	r3, [r7, #8]
 8002194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002196:	4b2d      	ldr	r3, [pc, #180]	@ (800224c <MX_GPIO_Init+0x114>)
 8002198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219a:	4a2c      	ldr	r2, [pc, #176]	@ (800224c <MX_GPIO_Init+0x114>)
 800219c:	f043 0302 	orr.w	r3, r3, #2
 80021a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021a2:	4b2a      	ldr	r3, [pc, #168]	@ (800224c <MX_GPIO_Init+0x114>)
 80021a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	607b      	str	r3, [r7, #4]
 80021ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, YELLOW_LED_LEFT_Pin|BLUE_LED_Pin|YELLOW_LED_RIGHT_Pin, GPIO_PIN_RESET);
 80021ae:	2200      	movs	r2, #0
 80021b0:	f44f 7150 	mov.w	r1, #832	@ 0x340
 80021b4:	4826      	ldr	r0, [pc, #152]	@ (8002250 <MX_GPIO_Init+0x118>)
 80021b6:	f005 f99d 	bl	80074f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESTOP_GPIO_Port, ESTOP_Pin, GPIO_PIN_RESET);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2104      	movs	r1, #4
 80021be:	4825      	ldr	r0, [pc, #148]	@ (8002254 <MX_GPIO_Init+0x11c>)
 80021c0:	f005 f998 	bl	80074f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RELAY_IN_Pin|RED_LED_Pin, GPIO_PIN_RESET);
 80021c4:	2200      	movs	r2, #0
 80021c6:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80021ca:	4823      	ldr	r0, [pc, #140]	@ (8002258 <MX_GPIO_Init+0x120>)
 80021cc:	f005 f992 	bl	80074f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : YELLOW_LED_LEFT_Pin BLUE_LED_Pin YELLOW_LED_RIGHT_Pin */
  GPIO_InitStruct.Pin = YELLOW_LED_LEFT_Pin|BLUE_LED_Pin|YELLOW_LED_RIGHT_Pin;
 80021d0:	f44f 7350 	mov.w	r3, #832	@ 0x340
 80021d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021d6:	2301      	movs	r3, #1
 80021d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021de:	2300      	movs	r3, #0
 80021e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e2:	f107 0314 	add.w	r3, r7, #20
 80021e6:	4619      	mov	r1, r3
 80021e8:	4819      	ldr	r0, [pc, #100]	@ (8002250 <MX_GPIO_Init+0x118>)
 80021ea:	f005 f801 	bl	80071f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESTOP_Pin */
  GPIO_InitStruct.Pin = ESTOP_Pin;
 80021ee:	2304      	movs	r3, #4
 80021f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f2:	2301      	movs	r3, #1
 80021f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021f6:	2301      	movs	r3, #1
 80021f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fa:	2300      	movs	r3, #0
 80021fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESTOP_GPIO_Port, &GPIO_InitStruct);
 80021fe:	f107 0314 	add.w	r3, r7, #20
 8002202:	4619      	mov	r1, r3
 8002204:	4813      	ldr	r0, [pc, #76]	@ (8002254 <MX_GPIO_Init+0x11c>)
 8002206:	f004 fff3 	bl	80071f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY_IN_Pin */
  GPIO_InitStruct.Pin = RELAY_IN_Pin;
 800220a:	2380      	movs	r3, #128	@ 0x80
 800220c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800220e:	2301      	movs	r3, #1
 8002210:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002212:	2301      	movs	r3, #1
 8002214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002216:	2300      	movs	r3, #0
 8002218:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RELAY_IN_GPIO_Port, &GPIO_InitStruct);
 800221a:	f107 0314 	add.w	r3, r7, #20
 800221e:	4619      	mov	r1, r3
 8002220:	480d      	ldr	r0, [pc, #52]	@ (8002258 <MX_GPIO_Init+0x120>)
 8002222:	f004 ffe5 	bl	80071f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RED_LED_Pin */
  GPIO_InitStruct.Pin = RED_LED_Pin;
 8002226:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800222a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800222c:	2301      	movs	r3, #1
 800222e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002234:	2300      	movs	r3, #0
 8002236:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RED_LED_GPIO_Port, &GPIO_InitStruct);
 8002238:	f107 0314 	add.w	r3, r7, #20
 800223c:	4619      	mov	r1, r3
 800223e:	4806      	ldr	r0, [pc, #24]	@ (8002258 <MX_GPIO_Init+0x120>)
 8002240:	f004 ffd6 	bl	80071f0 <HAL_GPIO_Init>

}
 8002244:	bf00      	nop
 8002246:	3728      	adds	r7, #40	@ 0x28
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40021000 	.word	0x40021000
 8002250:	48000800 	.word	0x48000800
 8002254:	48000c00 	.word	0x48000c00
 8002258:	48000400 	.word	0x48000400

0800225c <DWT_Init>:
void MX_FREERTOS_Init(void);
/* USER CODE BEGIN PFP */
#include "core_cm4.h"

  void DWT_Init(void)
  {
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
      CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002260:	4b09      	ldr	r3, [pc, #36]	@ (8002288 <DWT_Init+0x2c>)
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	4a08      	ldr	r2, [pc, #32]	@ (8002288 <DWT_Init+0x2c>)
 8002266:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800226a:	60d3      	str	r3, [r2, #12]
      DWT->CYCCNT = 0;
 800226c:	4b07      	ldr	r3, [pc, #28]	@ (800228c <DWT_Init+0x30>)
 800226e:	2200      	movs	r2, #0
 8002270:	605a      	str	r2, [r3, #4]
      DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002272:	4b06      	ldr	r3, [pc, #24]	@ (800228c <DWT_Init+0x30>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a05      	ldr	r2, [pc, #20]	@ (800228c <DWT_Init+0x30>)
 8002278:	f043 0301 	orr.w	r3, r3, #1
 800227c:	6013      	str	r3, [r2, #0]
  }
 800227e:	bf00      	nop
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr
 8002288:	e000edf0 	.word	0xe000edf0
 800228c:	e0001000 	.word	0xe0001000

08002290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002294:	f002 ffff 	bl	8005296 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002298:	f000 f820 	bl	80022dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800229c:	f7ff ff4c 	bl	8002138 <MX_GPIO_Init>
  MX_DMA_Init();
 80022a0:	f7ff ff18 	bl	80020d4 <MX_DMA_Init>
  MX_ADC1_Init();
 80022a4:	f7ff fbfe 	bl	8001aa4 <MX_ADC1_Init>
  MX_TIM1_Init();
 80022a8:	f000 fa4c 	bl	8002744 <MX_TIM1_Init>
  MX_TIM2_Init();
 80022ac:	f000 faa4 	bl	80027f8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80022b0:	f000 faf6 	bl	80028a0 <MX_TIM3_Init>
  MX_TIM4_Init();
 80022b4:	f000 fb4a 	bl	800294c <MX_TIM4_Init>
  MX_LPUART1_UART_Init();
 80022b8:	f000 fc92 	bl	8002be0 <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 80022bc:	f000 fcda 	bl	8002c74 <MX_UART4_Init>
  MX_UART5_Init();
 80022c0:	f000 fd24 	bl	8002d0c <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 80022c4:	f7ff ffca 	bl	800225c <DWT_Init>
  CommUart_EarlyInit();
 80022c8:	f001 f858 	bl	800337c <CommUart_EarlyInit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80022cc:	f00b fd8c 	bl	800dde8 <osKernelInitialize>
  MX_FREERTOS_Init();
 80022d0:	f7ff fd14 	bl	8001cfc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80022d4:	f00b fdac 	bl	800de30 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80022d8:	bf00      	nop
 80022da:	e7fd      	b.n	80022d8 <main+0x48>

080022dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b094      	sub	sp, #80	@ 0x50
 80022e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022e2:	f107 0318 	add.w	r3, r7, #24
 80022e6:	2238      	movs	r2, #56	@ 0x38
 80022e8:	2100      	movs	r1, #0
 80022ea:	4618      	mov	r0, r3
 80022ec:	f010 f9dc 	bl	80126a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022f0:	1d3b      	adds	r3, r7, #4
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]
 80022f8:	609a      	str	r2, [r3, #8]
 80022fa:	60da      	str	r2, [r3, #12]
 80022fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80022fe:	2000      	movs	r0, #0
 8002300:	f005 f92a 	bl	8007558 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002304:	2302      	movs	r3, #2
 8002306:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002308:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800230c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800230e:	2340      	movs	r3, #64	@ 0x40
 8002310:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002312:	2302      	movs	r3, #2
 8002314:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002316:	2302      	movs	r3, #2
 8002318:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800231a:	2304      	movs	r3, #4
 800231c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800231e:	2355      	movs	r3, #85	@ 0x55
 8002320:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002322:	2302      	movs	r3, #2
 8002324:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002326:	2302      	movs	r3, #2
 8002328:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800232a:	2302      	movs	r3, #2
 800232c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800232e:	f107 0318 	add.w	r3, r7, #24
 8002332:	4618      	mov	r0, r3
 8002334:	f005 f9c4 	bl	80076c0 <HAL_RCC_OscConfig>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800233e:	f000 f82b 	bl	8002398 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002342:	230f      	movs	r3, #15
 8002344:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002346:	2303      	movs	r3, #3
 8002348:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800234a:	2300      	movs	r3, #0
 800234c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800234e:	2300      	movs	r3, #0
 8002350:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002356:	1d3b      	adds	r3, r7, #4
 8002358:	2104      	movs	r1, #4
 800235a:	4618      	mov	r0, r3
 800235c:	f005 fcc2 	bl	8007ce4 <HAL_RCC_ClockConfig>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002366:	f000 f817 	bl	8002398 <Error_Handler>
  }
}
 800236a:	bf00      	nop
 800236c:	3750      	adds	r7, #80	@ 0x50
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
	...

08002374 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a04      	ldr	r2, [pc, #16]	@ (8002394 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d101      	bne.n	800238a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002386:	f002 ff9f 	bl	80052c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800238a:	bf00      	nop
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40001000 	.word	0x40001000

08002398 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800239c:	b672      	cpsid	i
}
 800239e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023a0:	bf00      	nop
 80023a2:	e7fd      	b.n	80023a0 <Error_Handler+0x8>

080023a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023aa:	4b12      	ldr	r3, [pc, #72]	@ (80023f4 <HAL_MspInit+0x50>)
 80023ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ae:	4a11      	ldr	r2, [pc, #68]	@ (80023f4 <HAL_MspInit+0x50>)
 80023b0:	f043 0301 	orr.w	r3, r3, #1
 80023b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80023b6:	4b0f      	ldr	r3, [pc, #60]	@ (80023f4 <HAL_MspInit+0x50>)
 80023b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	607b      	str	r3, [r7, #4]
 80023c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023c2:	4b0c      	ldr	r3, [pc, #48]	@ (80023f4 <HAL_MspInit+0x50>)
 80023c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023c6:	4a0b      	ldr	r2, [pc, #44]	@ (80023f4 <HAL_MspInit+0x50>)
 80023c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80023ce:	4b09      	ldr	r3, [pc, #36]	@ (80023f4 <HAL_MspInit+0x50>)
 80023d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023d6:	603b      	str	r3, [r7, #0]
 80023d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80023da:	2200      	movs	r2, #0
 80023dc:	210f      	movs	r1, #15
 80023de:	f06f 0001 	mvn.w	r0, #1
 80023e2:	f004 fbab 	bl	8006b3c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80023e6:	f005 f95b 	bl	80076a0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	40021000 	.word	0x40021000

080023f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b08c      	sub	sp, #48	@ 0x30
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002400:	2300      	movs	r3, #0
 8002402:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8002404:	2300      	movs	r3, #0
 8002406:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002408:	4b2c      	ldr	r3, [pc, #176]	@ (80024bc <HAL_InitTick+0xc4>)
 800240a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800240c:	4a2b      	ldr	r2, [pc, #172]	@ (80024bc <HAL_InitTick+0xc4>)
 800240e:	f043 0310 	orr.w	r3, r3, #16
 8002412:	6593      	str	r3, [r2, #88]	@ 0x58
 8002414:	4b29      	ldr	r3, [pc, #164]	@ (80024bc <HAL_InitTick+0xc4>)
 8002416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002418:	f003 0310 	and.w	r3, r3, #16
 800241c:	60bb      	str	r3, [r7, #8]
 800241e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002420:	f107 020c 	add.w	r2, r7, #12
 8002424:	f107 0310 	add.w	r3, r7, #16
 8002428:	4611      	mov	r1, r2
 800242a:	4618      	mov	r0, r3
 800242c:	f005 fe30 	bl	8008090 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002430:	f005 fe02 	bl	8008038 <HAL_RCC_GetPCLK1Freq>
 8002434:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002438:	4a21      	ldr	r2, [pc, #132]	@ (80024c0 <HAL_InitTick+0xc8>)
 800243a:	fba2 2303 	umull	r2, r3, r2, r3
 800243e:	0c9b      	lsrs	r3, r3, #18
 8002440:	3b01      	subs	r3, #1
 8002442:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002444:	4b1f      	ldr	r3, [pc, #124]	@ (80024c4 <HAL_InitTick+0xcc>)
 8002446:	4a20      	ldr	r2, [pc, #128]	@ (80024c8 <HAL_InitTick+0xd0>)
 8002448:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800244a:	4b1e      	ldr	r3, [pc, #120]	@ (80024c4 <HAL_InitTick+0xcc>)
 800244c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002450:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002452:	4a1c      	ldr	r2, [pc, #112]	@ (80024c4 <HAL_InitTick+0xcc>)
 8002454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002456:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002458:	4b1a      	ldr	r3, [pc, #104]	@ (80024c4 <HAL_InitTick+0xcc>)
 800245a:	2200      	movs	r2, #0
 800245c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800245e:	4b19      	ldr	r3, [pc, #100]	@ (80024c4 <HAL_InitTick+0xcc>)
 8002460:	2200      	movs	r2, #0
 8002462:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8002464:	4817      	ldr	r0, [pc, #92]	@ (80024c4 <HAL_InitTick+0xcc>)
 8002466:	f006 f8d9 	bl	800861c <HAL_TIM_Base_Init>
 800246a:	4603      	mov	r3, r0
 800246c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002470:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002474:	2b00      	cmp	r3, #0
 8002476:	d11b      	bne.n	80024b0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002478:	4812      	ldr	r0, [pc, #72]	@ (80024c4 <HAL_InitTick+0xcc>)
 800247a:	f006 f931 	bl	80086e0 <HAL_TIM_Base_Start_IT>
 800247e:	4603      	mov	r3, r0
 8002480:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002484:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002488:	2b00      	cmp	r3, #0
 800248a:	d111      	bne.n	80024b0 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800248c:	2036      	movs	r0, #54	@ 0x36
 800248e:	f004 fb6f 	bl	8006b70 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2b0f      	cmp	r3, #15
 8002496:	d808      	bhi.n	80024aa <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002498:	2200      	movs	r2, #0
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	2036      	movs	r0, #54	@ 0x36
 800249e:	f004 fb4d 	bl	8006b3c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024a2:	4a0a      	ldr	r2, [pc, #40]	@ (80024cc <HAL_InitTick+0xd4>)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6013      	str	r3, [r2, #0]
 80024a8:	e002      	b.n	80024b0 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80024b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3730      	adds	r7, #48	@ 0x30
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40021000 	.word	0x40021000
 80024c0:	431bde83 	.word	0x431bde83
 80024c4:	200042e8 	.word	0x200042e8
 80024c8:	40001000 	.word	0x40001000
 80024cc:	20000064 	.word	0x20000064

080024d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024d4:	bf00      	nop
 80024d6:	e7fd      	b.n	80024d4 <NMI_Handler+0x4>

080024d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024dc:	bf00      	nop
 80024de:	e7fd      	b.n	80024dc <HardFault_Handler+0x4>

080024e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024e4:	bf00      	nop
 80024e6:	e7fd      	b.n	80024e4 <MemManage_Handler+0x4>

080024e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024ec:	bf00      	nop
 80024ee:	e7fd      	b.n	80024ec <BusFault_Handler+0x4>

080024f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <UsageFault_Handler+0x4>

080024f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024fc:	bf00      	nop
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
	...

08002508 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 800250e:	4b09      	ldr	r3, [pc, #36]	@ (8002534 <DMA1_Channel1_IRQHandler+0x2c>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002514:	4808      	ldr	r0, [pc, #32]	@ (8002538 <DMA1_Channel1_IRQHandler+0x30>)
 8002516:	f004 fd1c 	bl	8006f52 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_1, DWT->CYCCNT - s);
 800251a:	4b06      	ldr	r3, [pc, #24]	@ (8002534 <DMA1_Channel1_IRQHandler+0x2c>)
 800251c:	685a      	ldr	r2, [r3, #4]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	4619      	mov	r1, r3
 8002524:	200a      	movs	r0, #10
 8002526:	f002 faaf 	bl	8004a88 <WCET_Update>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	e0001000 	.word	0xe0001000
 8002538:	20000390 	.word	0x20000390

0800253c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 8002542:	4b09      	ldr	r3, [pc, #36]	@ (8002568 <DMA1_Channel3_IRQHandler+0x2c>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	607b      	str	r3, [r7, #4]
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002548:	4808      	ldr	r0, [pc, #32]	@ (800256c <DMA1_Channel3_IRQHandler+0x30>)
 800254a:	f004 fd02 	bl	8006f52 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  WCET_Update(WCET_ISR_DMA_3, DWT->CYCCNT - s);
 800254e:	4b06      	ldr	r3, [pc, #24]	@ (8002568 <DMA1_Channel3_IRQHandler+0x2c>)
 8002550:	685a      	ldr	r2, [r3, #4]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	4619      	mov	r1, r3
 8002558:	200c      	movs	r0, #12
 800255a:	f002 fa95 	bl	8004a88 <WCET_Update>
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	e0001000 	.word	0xe0001000
 800256c:	20004624 	.word	0x20004624

08002570 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	uint32_t s = DWT->CYCCNT;
 8002576:	4b09      	ldr	r3, [pc, #36]	@ (800259c <UART4_IRQHandler+0x2c>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	607b      	str	r3, [r7, #4]
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800257c:	4808      	ldr	r0, [pc, #32]	@ (80025a0 <UART4_IRQHandler+0x30>)
 800257e:	f006 ff9f 	bl	80094c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
  WCET_Update(WCET_ISR_UART_4, DWT->CYCCNT - s);
 8002582:	4b06      	ldr	r3, [pc, #24]	@ (800259c <UART4_IRQHandler+0x2c>)
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	4619      	mov	r1, r3
 800258c:	2008      	movs	r0, #8
 800258e:	f002 fa7b 	bl	8004a88 <WCET_Update>
  /* USER CODE END UART4_IRQn 1 */
}
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	e0001000 	.word	0xe0001000
 80025a0:	200044fc 	.word	0x200044fc

080025a4 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt / UART5 wake-up interrupt through EXTI line 35.
  */
void UART5_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80025a8:	4802      	ldr	r0, [pc, #8]	@ (80025b4 <UART5_IRQHandler+0x10>)
 80025aa:	f006 ff89 	bl	80094c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20004590 	.word	0x20004590

080025b8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80025bc:	4802      	ldr	r0, [pc, #8]	@ (80025c8 <TIM6_DAC_IRQHandler+0x10>)
 80025be:	f006 fa3b 	bl	8008a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200042e8 	.word	0x200042e8

080025cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  return 1;
 80025d0:	2301      	movs	r3, #1
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <_kill>:

int _kill(int pid, int sig)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80025e6:	f010 f935 	bl	8012854 <__errno>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2216      	movs	r2, #22
 80025ee:	601a      	str	r2, [r3, #0]
  return -1;
 80025f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}

080025fc <_exit>:

void _exit (int status)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002604:	f04f 31ff 	mov.w	r1, #4294967295
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7ff ffe7 	bl	80025dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800260e:	bf00      	nop
 8002610:	e7fd      	b.n	800260e <_exit+0x12>

08002612 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b086      	sub	sp, #24
 8002616:	af00      	add	r7, sp, #0
 8002618:	60f8      	str	r0, [r7, #12]
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800261e:	2300      	movs	r3, #0
 8002620:	617b      	str	r3, [r7, #20]
 8002622:	e00a      	b.n	800263a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002624:	f3af 8000 	nop.w
 8002628:	4601      	mov	r1, r0
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	1c5a      	adds	r2, r3, #1
 800262e:	60ba      	str	r2, [r7, #8]
 8002630:	b2ca      	uxtb	r2, r1
 8002632:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	3301      	adds	r3, #1
 8002638:	617b      	str	r3, [r7, #20]
 800263a:	697a      	ldr	r2, [r7, #20]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	429a      	cmp	r2, r3
 8002640:	dbf0      	blt.n	8002624 <_read+0x12>
  }

  return len;
 8002642:	687b      	ldr	r3, [r7, #4]
}
 8002644:	4618      	mov	r0, r3
 8002646:	3718      	adds	r7, #24
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <_close>:
  }
  return len;
}

int _close(int file)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002654:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002658:	4618      	mov	r0, r3
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002674:	605a      	str	r2, [r3, #4]
  return 0;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	370c      	adds	r7, #12
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr

08002684 <_isatty>:

int _isatty(int file)
{
 8002684:	b480      	push	{r7}
 8002686:	b083      	sub	sp, #12
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800268c:	2301      	movs	r3, #1
}
 800268e:	4618      	mov	r0, r3
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800269a:	b480      	push	{r7}
 800269c:	b085      	sub	sp, #20
 800269e:	af00      	add	r7, sp, #0
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3714      	adds	r7, #20
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026bc:	4a14      	ldr	r2, [pc, #80]	@ (8002710 <_sbrk+0x5c>)
 80026be:	4b15      	ldr	r3, [pc, #84]	@ (8002714 <_sbrk+0x60>)
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026c8:	4b13      	ldr	r3, [pc, #76]	@ (8002718 <_sbrk+0x64>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d102      	bne.n	80026d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026d0:	4b11      	ldr	r3, [pc, #68]	@ (8002718 <_sbrk+0x64>)
 80026d2:	4a12      	ldr	r2, [pc, #72]	@ (800271c <_sbrk+0x68>)
 80026d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026d6:	4b10      	ldr	r3, [pc, #64]	@ (8002718 <_sbrk+0x64>)
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4413      	add	r3, r2
 80026de:	693a      	ldr	r2, [r7, #16]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d207      	bcs.n	80026f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026e4:	f010 f8b6 	bl	8012854 <__errno>
 80026e8:	4603      	mov	r3, r0
 80026ea:	220c      	movs	r2, #12
 80026ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026ee:	f04f 33ff 	mov.w	r3, #4294967295
 80026f2:	e009      	b.n	8002708 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026f4:	4b08      	ldr	r3, [pc, #32]	@ (8002718 <_sbrk+0x64>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026fa:	4b07      	ldr	r3, [pc, #28]	@ (8002718 <_sbrk+0x64>)
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4413      	add	r3, r2
 8002702:	4a05      	ldr	r2, [pc, #20]	@ (8002718 <_sbrk+0x64>)
 8002704:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002706:	68fb      	ldr	r3, [r7, #12]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3718      	adds	r7, #24
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	20020000 	.word	0x20020000
 8002714:	00000400 	.word	0x00000400
 8002718:	20004334 	.word	0x20004334
 800271c:	20005f10 	.word	0x20005f10

08002720 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002724:	4b06      	ldr	r3, [pc, #24]	@ (8002740 <SystemInit+0x20>)
 8002726:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800272a:	4a05      	ldr	r2, [pc, #20]	@ (8002740 <SystemInit+0x20>)
 800272c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002730:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	e000ed00 	.word	0xe000ed00

08002744 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b08c      	sub	sp, #48	@ 0x30
 8002748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800274a:	f107 030c 	add.w	r3, r7, #12
 800274e:	2224      	movs	r2, #36	@ 0x24
 8002750:	2100      	movs	r1, #0
 8002752:	4618      	mov	r0, r3
 8002754:	f00f ffa8 	bl	80126a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002758:	463b      	mov	r3, r7
 800275a:	2200      	movs	r2, #0
 800275c:	601a      	str	r2, [r3, #0]
 800275e:	605a      	str	r2, [r3, #4]
 8002760:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002762:	4b23      	ldr	r3, [pc, #140]	@ (80027f0 <MX_TIM1_Init+0xac>)
 8002764:	4a23      	ldr	r2, [pc, #140]	@ (80027f4 <MX_TIM1_Init+0xb0>)
 8002766:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002768:	4b21      	ldr	r3, [pc, #132]	@ (80027f0 <MX_TIM1_Init+0xac>)
 800276a:	2200      	movs	r2, #0
 800276c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800276e:	4b20      	ldr	r3, [pc, #128]	@ (80027f0 <MX_TIM1_Init+0xac>)
 8002770:	2200      	movs	r2, #0
 8002772:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002774:	4b1e      	ldr	r3, [pc, #120]	@ (80027f0 <MX_TIM1_Init+0xac>)
 8002776:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800277a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800277c:	4b1c      	ldr	r3, [pc, #112]	@ (80027f0 <MX_TIM1_Init+0xac>)
 800277e:	2200      	movs	r2, #0
 8002780:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002782:	4b1b      	ldr	r3, [pc, #108]	@ (80027f0 <MX_TIM1_Init+0xac>)
 8002784:	2200      	movs	r2, #0
 8002786:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002788:	4b19      	ldr	r3, [pc, #100]	@ (80027f0 <MX_TIM1_Init+0xac>)
 800278a:	2200      	movs	r2, #0
 800278c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800278e:	2303      	movs	r3, #3
 8002790:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002792:	2300      	movs	r3, #0
 8002794:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002796:	2301      	movs	r3, #1
 8002798:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800279a:	2300      	movs	r3, #0
 800279c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800279e:	2305      	movs	r3, #5
 80027a0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80027a2:	2300      	movs	r3, #0
 80027a4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80027a6:	2301      	movs	r3, #1
 80027a8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80027aa:	2300      	movs	r3, #0
 80027ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80027ae:	2305      	movs	r3, #5
 80027b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80027b2:	f107 030c 	add.w	r3, r7, #12
 80027b6:	4619      	mov	r1, r3
 80027b8:	480d      	ldr	r0, [pc, #52]	@ (80027f0 <MX_TIM1_Init+0xac>)
 80027ba:	f006 f809 	bl	80087d0 <HAL_TIM_Encoder_Init>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80027c4:	f7ff fde8 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027c8:	2300      	movs	r3, #0
 80027ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80027cc:	2300      	movs	r3, #0
 80027ce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027d0:	2300      	movs	r3, #0
 80027d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80027d4:	463b      	mov	r3, r7
 80027d6:	4619      	mov	r1, r3
 80027d8:	4805      	ldr	r0, [pc, #20]	@ (80027f0 <MX_TIM1_Init+0xac>)
 80027da:	f006 fb7f 	bl	8008edc <HAL_TIMEx_MasterConfigSynchronization>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80027e4:	f7ff fdd8 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80027e8:	bf00      	nop
 80027ea:	3730      	adds	r7, #48	@ 0x30
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	20004338 	.word	0x20004338
 80027f4:	40012c00 	.word	0x40012c00

080027f8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b08c      	sub	sp, #48	@ 0x30
 80027fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80027fe:	f107 030c 	add.w	r3, r7, #12
 8002802:	2224      	movs	r2, #36	@ 0x24
 8002804:	2100      	movs	r1, #0
 8002806:	4618      	mov	r0, r3
 8002808:	f00f ff4e 	bl	80126a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800280c:	463b      	mov	r3, r7
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	605a      	str	r2, [r3, #4]
 8002814:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002816:	4b21      	ldr	r3, [pc, #132]	@ (800289c <MX_TIM2_Init+0xa4>)
 8002818:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800281c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800281e:	4b1f      	ldr	r3, [pc, #124]	@ (800289c <MX_TIM2_Init+0xa4>)
 8002820:	2200      	movs	r2, #0
 8002822:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002824:	4b1d      	ldr	r3, [pc, #116]	@ (800289c <MX_TIM2_Init+0xa4>)
 8002826:	2200      	movs	r2, #0
 8002828:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800282a:	4b1c      	ldr	r3, [pc, #112]	@ (800289c <MX_TIM2_Init+0xa4>)
 800282c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002830:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002832:	4b1a      	ldr	r3, [pc, #104]	@ (800289c <MX_TIM2_Init+0xa4>)
 8002834:	2200      	movs	r2, #0
 8002836:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002838:	4b18      	ldr	r3, [pc, #96]	@ (800289c <MX_TIM2_Init+0xa4>)
 800283a:	2200      	movs	r2, #0
 800283c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800283e:	2303      	movs	r3, #3
 8002840:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002842:	2300      	movs	r3, #0
 8002844:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002846:	2301      	movs	r3, #1
 8002848:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 800284e:	2305      	movs	r3, #5
 8002850:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002852:	2300      	movs	r3, #0
 8002854:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002856:	2301      	movs	r3, #1
 8002858:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800285a:	2300      	movs	r3, #0
 800285c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 800285e:	2305      	movs	r3, #5
 8002860:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002862:	f107 030c 	add.w	r3, r7, #12
 8002866:	4619      	mov	r1, r3
 8002868:	480c      	ldr	r0, [pc, #48]	@ (800289c <MX_TIM2_Init+0xa4>)
 800286a:	f005 ffb1 	bl	80087d0 <HAL_TIM_Encoder_Init>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8002874:	f7ff fd90 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002878:	2300      	movs	r3, #0
 800287a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800287c:	2300      	movs	r3, #0
 800287e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002880:	463b      	mov	r3, r7
 8002882:	4619      	mov	r1, r3
 8002884:	4805      	ldr	r0, [pc, #20]	@ (800289c <MX_TIM2_Init+0xa4>)
 8002886:	f006 fb29 	bl	8008edc <HAL_TIMEx_MasterConfigSynchronization>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002890:	f7ff fd82 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002894:	bf00      	nop
 8002896:	3730      	adds	r7, #48	@ 0x30
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	20004384 	.word	0x20004384

080028a0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08c      	sub	sp, #48	@ 0x30
 80028a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80028a6:	f107 030c 	add.w	r3, r7, #12
 80028aa:	2224      	movs	r2, #36	@ 0x24
 80028ac:	2100      	movs	r1, #0
 80028ae:	4618      	mov	r0, r3
 80028b0:	f00f fefa 	bl	80126a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028b4:	463b      	mov	r3, r7
 80028b6:	2200      	movs	r2, #0
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	605a      	str	r2, [r3, #4]
 80028bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028be:	4b21      	ldr	r3, [pc, #132]	@ (8002944 <MX_TIM3_Init+0xa4>)
 80028c0:	4a21      	ldr	r2, [pc, #132]	@ (8002948 <MX_TIM3_Init+0xa8>)
 80028c2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80028c4:	4b1f      	ldr	r3, [pc, #124]	@ (8002944 <MX_TIM3_Init+0xa4>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002944 <MX_TIM3_Init+0xa4>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80028d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002944 <MX_TIM3_Init+0xa4>)
 80028d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028d6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002944 <MX_TIM3_Init+0xa4>)
 80028da:	2200      	movs	r2, #0
 80028dc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028de:	4b19      	ldr	r3, [pc, #100]	@ (8002944 <MX_TIM3_Init+0xa4>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80028e4:	2303      	movs	r3, #3
 80028e6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80028e8:	2300      	movs	r3, #0
 80028ea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80028ec:	2301      	movs	r3, #1
 80028ee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80028f0:	2300      	movs	r3, #0
 80028f2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80028f4:	2305      	movs	r3, #5
 80028f6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80028f8:	2300      	movs	r3, #0
 80028fa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80028fc:	2301      	movs	r3, #1
 80028fe:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002900:	2300      	movs	r3, #0
 8002902:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 8002904:	2305      	movs	r3, #5
 8002906:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002908:	f107 030c 	add.w	r3, r7, #12
 800290c:	4619      	mov	r1, r3
 800290e:	480d      	ldr	r0, [pc, #52]	@ (8002944 <MX_TIM3_Init+0xa4>)
 8002910:	f005 ff5e 	bl	80087d0 <HAL_TIM_Encoder_Init>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800291a:	f7ff fd3d 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800291e:	2300      	movs	r3, #0
 8002920:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002922:	2300      	movs	r3, #0
 8002924:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002926:	463b      	mov	r3, r7
 8002928:	4619      	mov	r1, r3
 800292a:	4806      	ldr	r0, [pc, #24]	@ (8002944 <MX_TIM3_Init+0xa4>)
 800292c:	f006 fad6 	bl	8008edc <HAL_TIMEx_MasterConfigSynchronization>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002936:	f7ff fd2f 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800293a:	bf00      	nop
 800293c:	3730      	adds	r7, #48	@ 0x30
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	200043d0 	.word	0x200043d0
 8002948:	40000400 	.word	0x40000400

0800294c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08c      	sub	sp, #48	@ 0x30
 8002950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002952:	f107 030c 	add.w	r3, r7, #12
 8002956:	2224      	movs	r2, #36	@ 0x24
 8002958:	2100      	movs	r1, #0
 800295a:	4618      	mov	r0, r3
 800295c:	f00f fea4 	bl	80126a8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002960:	463b      	mov	r3, r7
 8002962:	2200      	movs	r2, #0
 8002964:	601a      	str	r2, [r3, #0]
 8002966:	605a      	str	r2, [r3, #4]
 8002968:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800296a:	4b21      	ldr	r3, [pc, #132]	@ (80029f0 <MX_TIM4_Init+0xa4>)
 800296c:	4a21      	ldr	r2, [pc, #132]	@ (80029f4 <MX_TIM4_Init+0xa8>)
 800296e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002970:	4b1f      	ldr	r3, [pc, #124]	@ (80029f0 <MX_TIM4_Init+0xa4>)
 8002972:	2200      	movs	r2, #0
 8002974:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002976:	4b1e      	ldr	r3, [pc, #120]	@ (80029f0 <MX_TIM4_Init+0xa4>)
 8002978:	2200      	movs	r2, #0
 800297a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800297c:	4b1c      	ldr	r3, [pc, #112]	@ (80029f0 <MX_TIM4_Init+0xa4>)
 800297e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002982:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002984:	4b1a      	ldr	r3, [pc, #104]	@ (80029f0 <MX_TIM4_Init+0xa4>)
 8002986:	2200      	movs	r2, #0
 8002988:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800298a:	4b19      	ldr	r3, [pc, #100]	@ (80029f0 <MX_TIM4_Init+0xa4>)
 800298c:	2200      	movs	r2, #0
 800298e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002990:	2303      	movs	r3, #3
 8002992:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002994:	2300      	movs	r3, #0
 8002996:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002998:	2301      	movs	r3, #1
 800299a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800299c:	2300      	movs	r3, #0
 800299e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 5;
 80029a0:	2305      	movs	r3, #5
 80029a2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80029a4:	2300      	movs	r3, #0
 80029a6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80029a8:	2301      	movs	r3, #1
 80029aa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80029ac:	2300      	movs	r3, #0
 80029ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 5;
 80029b0:	2305      	movs	r3, #5
 80029b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80029b4:	f107 030c 	add.w	r3, r7, #12
 80029b8:	4619      	mov	r1, r3
 80029ba:	480d      	ldr	r0, [pc, #52]	@ (80029f0 <MX_TIM4_Init+0xa4>)
 80029bc:	f005 ff08 	bl	80087d0 <HAL_TIM_Encoder_Init>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80029c6:	f7ff fce7 	bl	8002398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ca:	2300      	movs	r3, #0
 80029cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029ce:	2300      	movs	r3, #0
 80029d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029d2:	463b      	mov	r3, r7
 80029d4:	4619      	mov	r1, r3
 80029d6:	4806      	ldr	r0, [pc, #24]	@ (80029f0 <MX_TIM4_Init+0xa4>)
 80029d8:	f006 fa80 	bl	8008edc <HAL_TIMEx_MasterConfigSynchronization>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80029e2:	f7ff fcd9 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80029e6:	bf00      	nop
 80029e8:	3730      	adds	r7, #48	@ 0x30
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	2000441c 	.word	0x2000441c
 80029f4:	40000800 	.word	0x40000800

080029f8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b090      	sub	sp, #64	@ 0x40
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a00:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	60da      	str	r2, [r3, #12]
 8002a0e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a6c      	ldr	r2, [pc, #432]	@ (8002bc8 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d128      	bne.n	8002a6c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a1a:	4b6c      	ldr	r3, [pc, #432]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a1e:	4a6b      	ldr	r2, [pc, #428]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a20:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002a24:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a26:	4b69      	ldr	r3, [pc, #420]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a32:	4b66      	ldr	r3, [pc, #408]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a36:	4a65      	ldr	r2, [pc, #404]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a38:	f043 0304 	orr.w	r3, r3, #4
 8002a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a3e:	4b63      	ldr	r3, [pc, #396]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a42:	f003 0304 	and.w	r3, r3, #4
 8002a46:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a56:	2300      	movs	r3, #0
 8002a58:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002a62:	4619      	mov	r1, r3
 8002a64:	485a      	ldr	r0, [pc, #360]	@ (8002bd0 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8002a66:	f004 fbc3 	bl	80071f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002a6a:	e0a9      	b.n	8002bc0 <HAL_TIM_Encoder_MspInit+0x1c8>
  else if(tim_encoderHandle->Instance==TIM2)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a74:	d12a      	bne.n	8002acc <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a76:	4b55      	ldr	r3, [pc, #340]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7a:	4a54      	ldr	r2, [pc, #336]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a82:	4b52      	ldr	r3, [pc, #328]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	623b      	str	r3, [r7, #32]
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a8e:	4b4f      	ldr	r3, [pc, #316]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a92:	4a4e      	ldr	r2, [pc, #312]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a94:	f043 0301 	orr.w	r3, r3, #1
 8002a98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a9a:	4b4c      	ldr	r3, [pc, #304]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	61fb      	str	r3, [r7, #28]
 8002aa4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_15;
 8002aa6:	f248 0302 	movw	r3, #32770	@ 0x8002
 8002aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aac:	2302      	movs	r3, #2
 8002aae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002abc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ac6:	f004 fb93 	bl	80071f0 <HAL_GPIO_Init>
}
 8002aca:	e079      	b.n	8002bc0 <HAL_TIM_Encoder_MspInit+0x1c8>
  else if(tim_encoderHandle->Instance==TIM3)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a40      	ldr	r2, [pc, #256]	@ (8002bd4 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d145      	bne.n	8002b62 <HAL_TIM_Encoder_MspInit+0x16a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ad6:	4b3d      	ldr	r3, [pc, #244]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ada:	4a3c      	ldr	r2, [pc, #240]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002adc:	f043 0302 	orr.w	r3, r3, #2
 8002ae0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ae2:	4b3a      	ldr	r3, [pc, #232]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	61bb      	str	r3, [r7, #24]
 8002aec:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aee:	4b37      	ldr	r3, [pc, #220]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002af2:	4a36      	ldr	r2, [pc, #216]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002af4:	f043 0301 	orr.w	r3, r3, #1
 8002af8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002afa:	4b34      	ldr	r3, [pc, #208]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afe:	f003 0301 	and.w	r3, r3, #1
 8002b02:	617b      	str	r3, [r7, #20]
 8002b04:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b06:	4b31      	ldr	r3, [pc, #196]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0a:	4a30      	ldr	r2, [pc, #192]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b0c:	f043 0302 	orr.w	r3, r3, #2
 8002b10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b12:	4b2e      	ldr	r3, [pc, #184]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	613b      	str	r3, [r7, #16]
 8002b1c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002b1e:	2310      	movs	r3, #16
 8002b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b22:	2302      	movs	r3, #2
 8002b24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b26:	2300      	movs	r3, #0
 8002b28:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b2e:	2302      	movs	r3, #2
 8002b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b32:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b36:	4619      	mov	r1, r3
 8002b38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b3c:	f004 fb58 	bl	80071f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002b40:	2310      	movs	r3, #16
 8002b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b44:	2302      	movs	r3, #2
 8002b46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b50:	2302      	movs	r3, #2
 8002b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b58:	4619      	mov	r1, r3
 8002b5a:	481f      	ldr	r0, [pc, #124]	@ (8002bd8 <HAL_TIM_Encoder_MspInit+0x1e0>)
 8002b5c:	f004 fb48 	bl	80071f0 <HAL_GPIO_Init>
}
 8002b60:	e02e      	b.n	8002bc0 <HAL_TIM_Encoder_MspInit+0x1c8>
  else if(tim_encoderHandle->Instance==TIM4)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a1d      	ldr	r2, [pc, #116]	@ (8002bdc <HAL_TIM_Encoder_MspInit+0x1e4>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d129      	bne.n	8002bc0 <HAL_TIM_Encoder_MspInit+0x1c8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b6c:	4b17      	ldr	r3, [pc, #92]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b70:	4a16      	ldr	r2, [pc, #88]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b72:	f043 0304 	orr.w	r3, r3, #4
 8002b76:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b78:	4b14      	ldr	r3, [pc, #80]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b7c:	f003 0304 	and.w	r3, r3, #4
 8002b80:	60fb      	str	r3, [r7, #12]
 8002b82:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b84:	4b11      	ldr	r3, [pc, #68]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b88:	4a10      	ldr	r2, [pc, #64]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b8a:	f043 0301 	orr.w	r3, r3, #1
 8002b8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b90:	4b0e      	ldr	r3, [pc, #56]	@ (8002bcc <HAL_TIM_Encoder_MspInit+0x1d4>)
 8002b92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b94:	f003 0301 	and.w	r3, r3, #1
 8002b98:	60bb      	str	r3, [r7, #8]
 8002b9a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002b9c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002baa:	2300      	movs	r3, #0
 8002bac:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002bae:	230a      	movs	r3, #10
 8002bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bbc:	f004 fb18 	bl	80071f0 <HAL_GPIO_Init>
}
 8002bc0:	bf00      	nop
 8002bc2:	3740      	adds	r7, #64	@ 0x40
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40012c00 	.word	0x40012c00
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	48000800 	.word	0x48000800
 8002bd4:	40000400 	.word	0x40000400
 8002bd8:	48000400 	.word	0x48000400
 8002bdc:	40000800 	.word	0x40000800

08002be0 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_uart4_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002be4:	4b21      	ldr	r3, [pc, #132]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002be6:	4a22      	ldr	r2, [pc, #136]	@ (8002c70 <MX_LPUART1_UART_Init+0x90>)
 8002be8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002bea:	4b20      	ldr	r3, [pc, #128]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002bec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bf0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bf2:	4b1e      	ldr	r3, [pc, #120]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002c04:	4b19      	ldr	r3, [pc, #100]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002c06:	220c      	movs	r2, #12
 8002c08:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c0a:	4b18      	ldr	r3, [pc, #96]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c10:	4b16      	ldr	r3, [pc, #88]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c16:	4b15      	ldr	r3, [pc, #84]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c1c:	4b13      	ldr	r3, [pc, #76]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002c22:	4812      	ldr	r0, [pc, #72]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002c24:	f006 fa36 	bl	8009094 <HAL_UART_Init>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8002c2e:	f7ff fbb3 	bl	8002398 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c32:	2100      	movs	r1, #0
 8002c34:	480d      	ldr	r0, [pc, #52]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002c36:	f008 fd30 	bl	800b69a <HAL_UARTEx_SetTxFifoThreshold>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8002c40:	f7ff fbaa 	bl	8002398 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c44:	2100      	movs	r1, #0
 8002c46:	4809      	ldr	r0, [pc, #36]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002c48:	f008 fd65 	bl	800b716 <HAL_UARTEx_SetRxFifoThreshold>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8002c52:	f7ff fba1 	bl	8002398 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002c56:	4805      	ldr	r0, [pc, #20]	@ (8002c6c <MX_LPUART1_UART_Init+0x8c>)
 8002c58:	f008 fce6 	bl	800b628 <HAL_UARTEx_DisableFifoMode>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8002c62:	f7ff fb99 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8002c66:	bf00      	nop
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	20004468 	.word	0x20004468
 8002c70:	40008000 	.word	0x40008000

08002c74 <MX_UART4_Init>:
/* UART4 init function */
void MX_UART4_Init(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002c78:	4b22      	ldr	r3, [pc, #136]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002c7a:	4a23      	ldr	r2, [pc, #140]	@ (8002d08 <MX_UART4_Init+0x94>)
 8002c7c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 460800;
 8002c7e:	4b21      	ldr	r3, [pc, #132]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002c80:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8002c84:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002c86:	4b1f      	ldr	r3, [pc, #124]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002c92:	4b1c      	ldr	r3, [pc, #112]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002c98:	4b1a      	ldr	r3, [pc, #104]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002c9a:	220c      	movs	r2, #12
 8002c9c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c9e:	4b19      	ldr	r3, [pc, #100]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca4:	4b17      	ldr	r3, [pc, #92]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002caa:	4b16      	ldr	r3, [pc, #88]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002cb0:	4b14      	ldr	r3, [pc, #80]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cb6:	4b13      	ldr	r3, [pc, #76]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002cbc:	4811      	ldr	r0, [pc, #68]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002cbe:	f006 f9e9 	bl	8009094 <HAL_UART_Init>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002cc8:	f7ff fb66 	bl	8002398 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ccc:	2100      	movs	r1, #0
 8002cce:	480d      	ldr	r0, [pc, #52]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002cd0:	f008 fce3 	bl	800b69a <HAL_UARTEx_SetTxFifoThreshold>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002cda:	f7ff fb5d 	bl	8002398 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cde:	2100      	movs	r1, #0
 8002ce0:	4808      	ldr	r0, [pc, #32]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002ce2:	f008 fd18 	bl	800b716 <HAL_UARTEx_SetRxFifoThreshold>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002cec:	f7ff fb54 	bl	8002398 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002cf0:	4804      	ldr	r0, [pc, #16]	@ (8002d04 <MX_UART4_Init+0x90>)
 8002cf2:	f008 fc99 	bl	800b628 <HAL_UARTEx_DisableFifoMode>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d001      	beq.n	8002d00 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002cfc:	f7ff fb4c 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002d00:	bf00      	nop
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	200044fc 	.word	0x200044fc
 8002d08:	40004c00 	.word	0x40004c00

08002d0c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002d10:	4b22      	ldr	r3, [pc, #136]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d12:	4a23      	ldr	r2, [pc, #140]	@ (8002da0 <MX_UART5_Init+0x94>)
 8002d14:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 38400;
 8002d16:	4b21      	ldr	r3, [pc, #132]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d18:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8002d1c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002d1e:	4b1f      	ldr	r3, [pc, #124]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002d24:	4b1d      	ldr	r3, [pc, #116]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002d2a:	4b1c      	ldr	r3, [pc, #112]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX;
 8002d30:	4b1a      	ldr	r3, [pc, #104]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d32:	2208      	movs	r2, #8
 8002d34:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d36:	4b19      	ldr	r3, [pc, #100]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d3c:	4b17      	ldr	r3, [pc, #92]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d42:	4b16      	ldr	r3, [pc, #88]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d48:	4b14      	ldr	r3, [pc, #80]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d4e:	4b13      	ldr	r3, [pc, #76]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart5) != HAL_OK)
 8002d54:	4811      	ldr	r0, [pc, #68]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d56:	f006 f9ed 	bl	8009134 <HAL_HalfDuplex_Init>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8002d60:	f7ff fb1a 	bl	8002398 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d64:	2100      	movs	r1, #0
 8002d66:	480d      	ldr	r0, [pc, #52]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d68:	f008 fc97 	bl	800b69a <HAL_UARTEx_SetTxFifoThreshold>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8002d72:	f7ff fb11 	bl	8002398 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d76:	2100      	movs	r1, #0
 8002d78:	4808      	ldr	r0, [pc, #32]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d7a:	f008 fccc 	bl	800b716 <HAL_UARTEx_SetRxFifoThreshold>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d001      	beq.n	8002d88 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8002d84:	f7ff fb08 	bl	8002398 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8002d88:	4804      	ldr	r0, [pc, #16]	@ (8002d9c <MX_UART5_Init+0x90>)
 8002d8a:	f008 fc4d 	bl	800b628 <HAL_UARTEx_DisableFifoMode>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8002d94:	f7ff fb00 	bl	8002398 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002d98:	bf00      	nop
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	20004590 	.word	0x20004590
 8002da0:	40005000 	.word	0x40005000

08002da4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b0a2      	sub	sp, #136	@ 0x88
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dac:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002db0:	2200      	movs	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	60da      	str	r2, [r3, #12]
 8002dba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dbc:	f107 0320 	add.w	r3, r7, #32
 8002dc0:	2254      	movs	r2, #84	@ 0x54
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f00f fc6f 	bl	80126a8 <memset>
  if(uartHandle->Instance==LPUART1)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a7b      	ldr	r2, [pc, #492]	@ (8002fbc <HAL_UART_MspInit+0x218>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d139      	bne.n	8002e48 <HAL_UART_MspInit+0xa4>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002dd4:	2320      	movs	r3, #32
 8002dd6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ddc:	f107 0320 	add.w	r3, r7, #32
 8002de0:	4618      	mov	r0, r3
 8002de2:	f005 f9cd 	bl	8008180 <HAL_RCCEx_PeriphCLKConfig>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002dec:	f7ff fad4 	bl	8002398 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002df0:	4b73      	ldr	r3, [pc, #460]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df4:	4a72      	ldr	r2, [pc, #456]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002dfc:	4b70      	ldr	r3, [pc, #448]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	61fb      	str	r3, [r7, #28]
 8002e06:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e08:	4b6d      	ldr	r3, [pc, #436]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002e0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e0c:	4a6c      	ldr	r2, [pc, #432]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002e0e:	f043 0301 	orr.w	r3, r3, #1
 8002e12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e14:	4b6a      	ldr	r3, [pc, #424]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002e16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e18:	f003 0301 	and.w	r3, r3, #1
 8002e1c:	61bb      	str	r3, [r7, #24]
 8002e1e:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e20:	230c      	movs	r3, #12
 8002e22:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e24:	2302      	movs	r3, #2
 8002e26:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002e32:	230c      	movs	r3, #12
 8002e34:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e38:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e42:	f004 f9d5 	bl	80071f0 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8002e46:	e0b5      	b.n	8002fb4 <HAL_UART_MspInit+0x210>
  else if(uartHandle->Instance==UART4)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a5d      	ldr	r2, [pc, #372]	@ (8002fc4 <HAL_UART_MspInit+0x220>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d16a      	bne.n	8002f28 <HAL_UART_MspInit+0x184>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002e52:	2308      	movs	r3, #8
 8002e54:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002e56:	2300      	movs	r3, #0
 8002e58:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e5a:	f107 0320 	add.w	r3, r7, #32
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f005 f98e 	bl	8008180 <HAL_RCCEx_PeriphCLKConfig>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <HAL_UART_MspInit+0xca>
      Error_Handler();
 8002e6a:	f7ff fa95 	bl	8002398 <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 8002e6e:	4b54      	ldr	r3, [pc, #336]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e72:	4a53      	ldr	r2, [pc, #332]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002e74:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002e78:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e7a:	4b51      	ldr	r3, [pc, #324]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e82:	617b      	str	r3, [r7, #20]
 8002e84:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e86:	4b4e      	ldr	r3, [pc, #312]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e8a:	4a4d      	ldr	r2, [pc, #308]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002e8c:	f043 0304 	orr.w	r3, r3, #4
 8002e90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e92:	4b4b      	ldr	r3, [pc, #300]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e96:	f003 0304 	and.w	r3, r3, #4
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002e9e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002ea2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eac:	2300      	movs	r3, #0
 8002eae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002eb2:	2305      	movs	r3, #5
 8002eb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eb8:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	4842      	ldr	r0, [pc, #264]	@ (8002fc8 <HAL_UART_MspInit+0x224>)
 8002ec0:	f004 f996 	bl	80071f0 <HAL_GPIO_Init>
    hdma_uart4_tx.Instance = DMA1_Channel3;
 8002ec4:	4b41      	ldr	r3, [pc, #260]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002ec6:	4a42      	ldr	r2, [pc, #264]	@ (8002fd0 <HAL_UART_MspInit+0x22c>)
 8002ec8:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8002eca:	4b40      	ldr	r3, [pc, #256]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002ecc:	221f      	movs	r2, #31
 8002ece:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ed0:	4b3e      	ldr	r3, [pc, #248]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002ed2:	2210      	movs	r2, #16
 8002ed4:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ed6:	4b3d      	ldr	r3, [pc, #244]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002edc:	4b3b      	ldr	r3, [pc, #236]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002ede:	2280      	movs	r2, #128	@ 0x80
 8002ee0:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ee2:	4b3a      	ldr	r3, [pc, #232]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ee8:	4b38      	ldr	r3, [pc, #224]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002eea:	2200      	movs	r2, #0
 8002eec:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8002eee:	4b37      	ldr	r3, [pc, #220]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002ef4:	4b35      	ldr	r3, [pc, #212]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8002efa:	4834      	ldr	r0, [pc, #208]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002efc:	f003 fe46 	bl	8006b8c <HAL_DMA_Init>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_UART_MspInit+0x166>
      Error_Handler();
 8002f06:	f7ff fa47 	bl	8002398 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a2f      	ldr	r2, [pc, #188]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002f0e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002f10:	4a2e      	ldr	r2, [pc, #184]	@ (8002fcc <HAL_UART_MspInit+0x228>)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002f16:	2200      	movs	r2, #0
 8002f18:	2105      	movs	r1, #5
 8002f1a:	2034      	movs	r0, #52	@ 0x34
 8002f1c:	f003 fe0e 	bl	8006b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002f20:	2034      	movs	r0, #52	@ 0x34
 8002f22:	f003 fe25 	bl	8006b70 <HAL_NVIC_EnableIRQ>
}
 8002f26:	e045      	b.n	8002fb4 <HAL_UART_MspInit+0x210>
  else if(uartHandle->Instance==UART5)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a29      	ldr	r2, [pc, #164]	@ (8002fd4 <HAL_UART_MspInit+0x230>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d140      	bne.n	8002fb4 <HAL_UART_MspInit+0x210>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002f32:	2310      	movs	r3, #16
 8002f34:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002f36:	2300      	movs	r3, #0
 8002f38:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f3a:	f107 0320 	add.w	r3, r7, #32
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f005 f91e 	bl	8008180 <HAL_RCCEx_PeriphCLKConfig>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <HAL_UART_MspInit+0x1aa>
      Error_Handler();
 8002f4a:	f7ff fa25 	bl	8002398 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f52:	4a1b      	ldr	r2, [pc, #108]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002f54:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f58:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f5a:	4b19      	ldr	r3, [pc, #100]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f62:	60fb      	str	r3, [r7, #12]
 8002f64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f66:	4b16      	ldr	r3, [pc, #88]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f6a:	4a15      	ldr	r2, [pc, #84]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002f6c:	f043 0304 	orr.w	r3, r3, #4
 8002f70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f72:	4b13      	ldr	r3, [pc, #76]	@ (8002fc0 <HAL_UART_MspInit+0x21c>)
 8002f74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f76:	f003 0304 	and.w	r3, r3, #4
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002f7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f82:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f84:	2312      	movs	r3, #18
 8002f86:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002f92:	2305      	movs	r3, #5
 8002f94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f98:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	480a      	ldr	r0, [pc, #40]	@ (8002fc8 <HAL_UART_MspInit+0x224>)
 8002fa0:	f004 f926 	bl	80071f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	2105      	movs	r1, #5
 8002fa8:	2035      	movs	r0, #53	@ 0x35
 8002faa:	f003 fdc7 	bl	8006b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002fae:	2035      	movs	r0, #53	@ 0x35
 8002fb0:	f003 fdde 	bl	8006b70 <HAL_NVIC_EnableIRQ>
}
 8002fb4:	bf00      	nop
 8002fb6:	3788      	adds	r7, #136	@ 0x88
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40008000 	.word	0x40008000
 8002fc0:	40021000 	.word	0x40021000
 8002fc4:	40004c00 	.word	0x40004c00
 8002fc8:	48000800 	.word	0x48000800
 8002fcc:	20004624 	.word	0x20004624
 8002fd0:	40020030 	.word	0x40020030
 8002fd4:	40005000 	.word	0x40005000

08002fd8 <crc16_ccitt>:
#define COMM_CRC_H_

#include <stdint.h>

static inline uint16_t crc16_ccitt(const uint8_t *data, uint16_t len)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8002fe4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fe8:	81fb      	strh	r3, [r7, #14]
    const uint16_t poly = 0x1021;
 8002fea:	f241 0321 	movw	r3, #4129	@ 0x1021
 8002fee:	813b      	strh	r3, [r7, #8]

    for (uint16_t i = 0; i < len; i++)
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	81bb      	strh	r3, [r7, #12]
 8002ff4:	e029      	b.n	800304a <crc16_ccitt+0x72>
    {
        crc ^= ((uint16_t)data[i] << 8);
 8002ff6:	89bb      	ldrh	r3, [r7, #12]
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	b21b      	sxth	r3, r3
 8003000:	021b      	lsls	r3, r3, #8
 8003002:	b21a      	sxth	r2, r3
 8003004:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003008:	4053      	eors	r3, r2
 800300a:	b21b      	sxth	r3, r3
 800300c:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 800300e:	2300      	movs	r3, #0
 8003010:	72fb      	strb	r3, [r7, #11]
 8003012:	e014      	b.n	800303e <crc16_ccitt+0x66>
        {
            crc = (crc & 0x8000) ? (crc << 1) ^ poly : (crc << 1);
 8003014:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003018:	2b00      	cmp	r3, #0
 800301a:	da09      	bge.n	8003030 <crc16_ccitt+0x58>
 800301c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	b21a      	sxth	r2, r3
 8003024:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003028:	4053      	eors	r3, r2
 800302a:	b21b      	sxth	r3, r3
 800302c:	b29b      	uxth	r3, r3
 800302e:	e002      	b.n	8003036 <crc16_ccitt+0x5e>
 8003030:	89fb      	ldrh	r3, [r7, #14]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	b29b      	uxth	r3, r3
 8003036:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8003038:	7afb      	ldrb	r3, [r7, #11]
 800303a:	3301      	adds	r3, #1
 800303c:	72fb      	strb	r3, [r7, #11]
 800303e:	7afb      	ldrb	r3, [r7, #11]
 8003040:	2b07      	cmp	r3, #7
 8003042:	d9e7      	bls.n	8003014 <crc16_ccitt+0x3c>
    for (uint16_t i = 0; i < len; i++)
 8003044:	89bb      	ldrh	r3, [r7, #12]
 8003046:	3301      	adds	r3, #1
 8003048:	81bb      	strh	r3, [r7, #12]
 800304a:	89ba      	ldrh	r2, [r7, #12]
 800304c:	887b      	ldrh	r3, [r7, #2]
 800304e:	429a      	cmp	r2, r3
 8003050:	d3d1      	bcc.n	8002ff6 <crc16_ccitt+0x1e>
        }
    }
    return crc;
 8003052:	89fb      	ldrh	r3, [r7, #14]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3714      	adds	r7, #20
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr

08003060 <CommPack_BuildB1Tx>:

uint16_t CommPack_BuildB1Tx(uint8_t *buf,
                                uint16_t max_len,
                                const EncoderSnapshot_t *enc,
                                const SupervisorSnapshot_t *sup)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b092      	sub	sp, #72	@ 0x48
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	607a      	str	r2, [r7, #4]
 800306a:	603b      	str	r3, [r7, #0]
 800306c:	460b      	mov	r3, r1
 800306e:	817b      	strh	r3, [r7, #10]
  if (!buf || !enc || !sup)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d005      	beq.n	8003082 <CommPack_BuildB1Tx+0x22>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d002      	beq.n	8003082 <CommPack_BuildB1Tx+0x22>
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d101      	bne.n	8003086 <CommPack_BuildB1Tx+0x26>
    return 0;
 8003082:	2300      	movs	r3, #0
 8003084:	e074      	b.n	8003170 <CommPack_BuildB1Tx+0x110>

  /* frame sizes */
  const uint16_t HEADER_LEN = sizeof(CommFrameHeader_t);
 8003086:	230a      	movs	r3, #10
 8003088:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  const uint16_t PAYLOAD_LEN = sizeof(CommPayloadB1_t);
 800308c:	231c      	movs	r3, #28
 800308e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  const uint16_t CRC_LEN = sizeof(uint16_t);
 8003092:	2302      	movs	r3, #2
 8003094:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t FRAME_LEN = sizeof(CommFrameB1_t);
 8003096:	2328      	movs	r3, #40	@ 0x28
 8003098:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  if (max_len < FRAME_LEN)
 800309a:	897a      	ldrh	r2, [r7, #10]
 800309c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800309e:	429a      	cmp	r2, r3
 80030a0:	d201      	bcs.n	80030a6 <CommPack_BuildB1Tx+0x46>
    return 0;
 80030a2:	2300      	movs	r3, #0
 80030a4:	e064      	b.n	8003170 <CommPack_BuildB1Tx+0x110>

  static uint16_t tx_seq = 0;

  uint16_t i = 0;
 80030a6:	2300      	movs	r3, #0
 80030a8:	877b      	strh	r3, [r7, #58]	@ 0x3a


  /* ---------- Header ---------- */
  CommFrameHeader_t hdr;

  hdr.payload_len  = PAYLOAD_LEN;
 80030aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80030ae:	867b      	strh	r3, [r7, #50]	@ 0x32
  hdr.seq          = ++tx_seq;
 80030b0:	4b31      	ldr	r3, [pc, #196]	@ (8003178 <CommPack_BuildB1Tx+0x118>)
 80030b2:	881b      	ldrh	r3, [r3, #0]
 80030b4:	3301      	adds	r3, #1
 80030b6:	b29a      	uxth	r2, r3
 80030b8:	4b2f      	ldr	r3, [pc, #188]	@ (8003178 <CommPack_BuildB1Tx+0x118>)
 80030ba:	801a      	strh	r2, [r3, #0]
 80030bc:	4b2e      	ldr	r3, [pc, #184]	@ (8003178 <CommPack_BuildB1Tx+0x118>)
 80030be:	881b      	ldrh	r3, [r3, #0]
 80030c0:	86bb      	strh	r3, [r7, #52]	@ 0x34
  hdr.timestamp_ms = sup->task_last_run_ms;
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f8c7 3036 	str.w	r3, [r7, #54]	@ 0x36
  hdr.msg_id = 0xAA55;
 80030ca:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80030ce:	863b      	strh	r3, [r7, #48]	@ 0x30

  memcpy(&buf[i], &hdr, HEADER_LEN);
 80030d0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80030d2:	68fa      	ldr	r2, [r7, #12]
 80030d4:	4413      	add	r3, r2
 80030d6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80030da:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80030de:	4618      	mov	r0, r3
 80030e0:	f00f fbe5 	bl	80128ae <memcpy>
  i += HEADER_LEN;
 80030e4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80030e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80030ea:	4413      	add	r3, r2
 80030ec:	877b      	strh	r3, [r7, #58]	@ 0x3a


  /* ---------- Payload ---------- */
  CommPayloadB1_t pl;
  for (int i = 0; i < 4; i++)
 80030ee:	2300      	movs	r3, #0
 80030f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80030f2:	e00d      	b.n	8003110 <CommPack_BuildB1Tx+0xb0>
  {
      pl.wheel_speed_rpm[i] = enc->wheel_speed_rpm[i];
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	4413      	add	r3, r2
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	3348      	adds	r3, #72	@ 0x48
 8003104:	443b      	add	r3, r7
 8003106:	3b34      	subs	r3, #52	@ 0x34
 8003108:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < 4; i++)
 800310a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800310c:	3301      	adds	r3, #1
 800310e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003110:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003112:	2b03      	cmp	r3, #3
 8003114:	ddee      	ble.n	80030f4 <CommPack_BuildB1Tx+0x94>
  }
  pl.degraded_mask  = sup->degraded_mask;
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	627b      	str	r3, [r7, #36]	@ 0x24
  pl.critical_mask  = sup->critical_mask;
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	62bb      	str	r3, [r7, #40]	@ 0x28
  pl.alive_counter = sup->alive_counter;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	7d9b      	ldrb	r3, [r3, #22]
 8003126:	62fb      	str	r3, [r7, #44]	@ 0x2c

  memcpy(&buf[i], &pl, PAYLOAD_LEN);
 8003128:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	4413      	add	r3, r2
 800312e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8003132:	f107 0114 	add.w	r1, r7, #20
 8003136:	4618      	mov	r0, r3
 8003138:	f00f fbb9 	bl	80128ae <memcpy>
  i += PAYLOAD_LEN;
 800313c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800313e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003142:	4413      	add	r3, r2
 8003144:	877b      	strh	r3, [r7, #58]	@ 0x3a


  /* ---------- CRC ---------- */
  uint16_t crc = crc16_ccitt(buf, i);
 8003146:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003148:	4619      	mov	r1, r3
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f7ff ff44 	bl	8002fd8 <crc16_ccitt>
 8003150:	4603      	mov	r3, r0
 8003152:	827b      	strh	r3, [r7, #18]
  memcpy(&buf[i], &crc, CRC_LEN);
 8003154:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	4413      	add	r3, r2
 800315a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800315c:	f107 0112 	add.w	r1, r7, #18
 8003160:	4618      	mov	r0, r3
 8003162:	f00f fba4 	bl	80128ae <memcpy>
  i += CRC_LEN;
 8003166:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8003168:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800316a:	4413      	add	r3, r2
 800316c:	877b      	strh	r3, [r7, #58]	@ 0x3a

  return i;   /* lunghezza frame valido */
 800316e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
}
 8003170:	4618      	mov	r0, r3
 8003172:	3748      	adds	r7, #72	@ 0x48
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	20004684 	.word	0x20004684

0800317c <Rx_TaskInit>:
#define RX_FRAME_LEN (sizeof(CommFrameB2_t))
#define SYNC_WORD   0xAA56

/* ===== API ===== */

void Rx_TaskInit(void){
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0

	CommUart_Init();
 8003180:	f000 f91e 	bl	80033c0 <CommUart_Init>

}
 8003184:	bf00      	nop
 8003186:	bd80      	pop	{r7, pc}

08003188 <Rx_TaskStep>:

    printf("\r\n");
}

void Rx_TaskStep(void)
{
 8003188:	b5b0      	push	{r4, r5, r7, lr}
 800318a:	b08e      	sub	sp, #56	@ 0x38
 800318c:	af00      	add	r7, sp, #0
    static uint16_t acc_len = 0;

    uint8_t byte;

    /* blocca finch arriva almeno un byte */
    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 800318e:	f04f 31ff 	mov.w	r1, #4294967295
 8003192:	2001      	movs	r0, #1
 8003194:	f00d f952 	bl	801043c <ulTaskNotifyTake>

    while (CommUart_GetByte(&byte))
 8003198:	e091      	b.n	80032be <Rx_TaskStep+0x136>
    {
        /* ================= SYNC ================= */
        if (acc_len < 2)
 800319a:	4b50      	ldr	r3, [pc, #320]	@ (80032dc <Rx_TaskStep+0x154>)
 800319c:	881b      	ldrh	r3, [r3, #0]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d826      	bhi.n	80031f0 <Rx_TaskStep+0x68>
        {
            acc_buf[acc_len++] = byte;
 80031a2:	4b4e      	ldr	r3, [pc, #312]	@ (80032dc <Rx_TaskStep+0x154>)
 80031a4:	881b      	ldrh	r3, [r3, #0]
 80031a6:	1c5a      	adds	r2, r3, #1
 80031a8:	b291      	uxth	r1, r2
 80031aa:	4a4c      	ldr	r2, [pc, #304]	@ (80032dc <Rx_TaskStep+0x154>)
 80031ac:	8011      	strh	r1, [r2, #0]
 80031ae:	461a      	mov	r2, r3
 80031b0:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 80031b4:	4b4a      	ldr	r3, [pc, #296]	@ (80032e0 <Rx_TaskStep+0x158>)
 80031b6:	5499      	strb	r1, [r3, r2]

            if (acc_len == 2)
 80031b8:	4b48      	ldr	r3, [pc, #288]	@ (80032dc <Rx_TaskStep+0x154>)
 80031ba:	881b      	ldrh	r3, [r3, #0]
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d17b      	bne.n	80032b8 <Rx_TaskStep+0x130>
            {
                uint16_t sync = acc_buf[0] | (acc_buf[1] << 8);
 80031c0:	4b47      	ldr	r3, [pc, #284]	@ (80032e0 <Rx_TaskStep+0x158>)
 80031c2:	781b      	ldrb	r3, [r3, #0]
 80031c4:	b21a      	sxth	r2, r3
 80031c6:	4b46      	ldr	r3, [pc, #280]	@ (80032e0 <Rx_TaskStep+0x158>)
 80031c8:	785b      	ldrb	r3, [r3, #1]
 80031ca:	b21b      	sxth	r3, r3
 80031cc:	021b      	lsls	r3, r3, #8
 80031ce:	b21b      	sxth	r3, r3
 80031d0:	4313      	orrs	r3, r2
 80031d2:	b21b      	sxth	r3, r3
 80031d4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                if (sync != SYNC_WORD)
 80031d6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80031d8:	f64a 2256 	movw	r2, #43606	@ 0xaa56
 80031dc:	4293      	cmp	r3, r2
 80031de:	d06b      	beq.n	80032b8 <Rx_TaskStep+0x130>
                {
                    acc_buf[0] = acc_buf[1];
 80031e0:	4b3f      	ldr	r3, [pc, #252]	@ (80032e0 <Rx_TaskStep+0x158>)
 80031e2:	785a      	ldrb	r2, [r3, #1]
 80031e4:	4b3e      	ldr	r3, [pc, #248]	@ (80032e0 <Rx_TaskStep+0x158>)
 80031e6:	701a      	strb	r2, [r3, #0]
                    acc_len = 1;
 80031e8:	4b3c      	ldr	r3, [pc, #240]	@ (80032dc <Rx_TaskStep+0x154>)
 80031ea:	2201      	movs	r2, #1
 80031ec:	801a      	strh	r2, [r3, #0]
                }
            }
            continue;
 80031ee:	e063      	b.n	80032b8 <Rx_TaskStep+0x130>
        }

        /* ============= RESTO FRAME ============== */
        acc_buf[acc_len] = byte;
 80031f0:	4b3a      	ldr	r3, [pc, #232]	@ (80032dc <Rx_TaskStep+0x154>)
 80031f2:	881b      	ldrh	r3, [r3, #0]
 80031f4:	461a      	mov	r2, r3
 80031f6:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 80031fa:	4b39      	ldr	r3, [pc, #228]	@ (80032e0 <Rx_TaskStep+0x158>)
 80031fc:	5499      	strb	r1, [r3, r2]

        uint16_t w = acc_buf[acc_len-1] | (acc_buf[acc_len] << 8);
 80031fe:	4b37      	ldr	r3, [pc, #220]	@ (80032dc <Rx_TaskStep+0x154>)
 8003200:	881b      	ldrh	r3, [r3, #0]
 8003202:	3b01      	subs	r3, #1
 8003204:	4a36      	ldr	r2, [pc, #216]	@ (80032e0 <Rx_TaskStep+0x158>)
 8003206:	5cd3      	ldrb	r3, [r2, r3]
 8003208:	b21a      	sxth	r2, r3
 800320a:	4b34      	ldr	r3, [pc, #208]	@ (80032dc <Rx_TaskStep+0x154>)
 800320c:	881b      	ldrh	r3, [r3, #0]
 800320e:	4619      	mov	r1, r3
 8003210:	4b33      	ldr	r3, [pc, #204]	@ (80032e0 <Rx_TaskStep+0x158>)
 8003212:	5c5b      	ldrb	r3, [r3, r1]
 8003214:	b21b      	sxth	r3, r3
 8003216:	021b      	lsls	r3, r3, #8
 8003218:	b21b      	sxth	r3, r3
 800321a:	4313      	orrs	r3, r2
 800321c:	b21b      	sxth	r3, r3
 800321e:	86fb      	strh	r3, [r7, #54]	@ 0x36


        if (w == SYNC_WORD)                 // aggiunto
 8003220:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003222:	f64a 2256 	movw	r2, #43606	@ 0xaa56
 8003226:	4293      	cmp	r3, r2
 8003228:	d111      	bne.n	800324e <Rx_TaskStep+0xc6>
        	{
        	acc_buf[0] = acc_buf[acc_len-1];
 800322a:	4b2c      	ldr	r3, [pc, #176]	@ (80032dc <Rx_TaskStep+0x154>)
 800322c:	881b      	ldrh	r3, [r3, #0]
 800322e:	3b01      	subs	r3, #1
 8003230:	4a2b      	ldr	r2, [pc, #172]	@ (80032e0 <Rx_TaskStep+0x158>)
 8003232:	5cd2      	ldrb	r2, [r2, r3]
 8003234:	4b2a      	ldr	r3, [pc, #168]	@ (80032e0 <Rx_TaskStep+0x158>)
 8003236:	701a      	strb	r2, [r3, #0]
        	acc_buf[1] = acc_buf[acc_len];
 8003238:	4b28      	ldr	r3, [pc, #160]	@ (80032dc <Rx_TaskStep+0x154>)
 800323a:	881b      	ldrh	r3, [r3, #0]
 800323c:	461a      	mov	r2, r3
 800323e:	4b28      	ldr	r3, [pc, #160]	@ (80032e0 <Rx_TaskStep+0x158>)
 8003240:	5c9a      	ldrb	r2, [r3, r2]
 8003242:	4b27      	ldr	r3, [pc, #156]	@ (80032e0 <Rx_TaskStep+0x158>)
 8003244:	705a      	strb	r2, [r3, #1]
        	acc_len = 2;                    // aggiunto
 8003246:	4b25      	ldr	r3, [pc, #148]	@ (80032dc <Rx_TaskStep+0x154>)
 8003248:	2202      	movs	r2, #2
 800324a:	801a      	strh	r2, [r3, #0]
        	continue;                       // aggiunto
 800324c:	e037      	b.n	80032be <Rx_TaskStep+0x136>
        	}

        acc_len++;
 800324e:	4b23      	ldr	r3, [pc, #140]	@ (80032dc <Rx_TaskStep+0x154>)
 8003250:	881b      	ldrh	r3, [r3, #0]
 8003252:	3301      	adds	r3, #1
 8003254:	b29a      	uxth	r2, r3
 8003256:	4b21      	ldr	r3, [pc, #132]	@ (80032dc <Rx_TaskStep+0x154>)
 8003258:	801a      	strh	r2, [r3, #0]
        if (acc_len < RX_FRAME_LEN)
 800325a:	4b20      	ldr	r3, [pc, #128]	@ (80032dc <Rx_TaskStep+0x154>)
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	2b27      	cmp	r3, #39	@ 0x27
 8003260:	d92c      	bls.n	80032bc <Rx_TaskStep+0x134>
            continue;

        /* ============= FRAME COMPLETO ============ */
        //Debug_DumpAccBuf(acc_buf, acc_len);
        uint32_t now = osKernelGetTickCount();
 8003262:	f00a fe0b 	bl	800de7c <osKernelGetTickCount>
 8003266:	6338      	str	r0, [r7, #48]	@ 0x30
        snap.task_last_run_ms = now;
 8003268:	4a1e      	ldr	r2, [pc, #120]	@ (80032e4 <Rx_TaskStep+0x15c>)
 800326a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800326c:	6213      	str	r3, [r2, #32]

        CommFrameHeader_t hdr;
        CommPayloadB2_t   pl;

        CommUnpackStatus_t st =
            CommUnpack_B1FromB2(acc_buf, RX_FRAME_LEN, &hdr, &pl);
 800326e:	1d3b      	adds	r3, r7, #4
 8003270:	f107 0220 	add.w	r2, r7, #32
 8003274:	2128      	movs	r1, #40	@ 0x28
 8003276:	481a      	ldr	r0, [pc, #104]	@ (80032e0 <Rx_TaskStep+0x158>)
 8003278:	f000 f9be 	bl	80035f8 <CommUnpack_B1FromB2>
 800327c:	4603      	mov	r3, r0
 800327e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        snap.last_event = st;
 8003282:	4a18      	ldr	r2, [pc, #96]	@ (80032e4 <Rx_TaskStep+0x15c>)
 8003284:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003288:	7713      	strb	r3, [r2, #28]


        if (st == COMM_UNPACK_OK)
 800328a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800328e:	2b00      	cmp	r3, #0
 8003290:	d10b      	bne.n	80032aa <Rx_TaskStep+0x122>
        {
            snap.payload = pl;
 8003292:	4b14      	ldr	r3, [pc, #80]	@ (80032e4 <Rx_TaskStep+0x15c>)
 8003294:	461d      	mov	r5, r3
 8003296:	1d3c      	adds	r4, r7, #4
 8003298:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800329a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800329c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80032a0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
            snap.data_last_valid_ms = now;
 80032a4:	4a0f      	ldr	r2, [pc, #60]	@ (80032e4 <Rx_TaskStep+0x15c>)
 80032a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032a8:	6253      	str	r3, [r2, #36]	@ 0x24
        }
        acc_len = 0;   // pronto per il prossimo frame
 80032aa:	4b0c      	ldr	r3, [pc, #48]	@ (80032dc <Rx_TaskStep+0x154>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	801a      	strh	r2, [r3, #0]
        RxSnapshot_Write(&snap);
 80032b0:	480c      	ldr	r0, [pc, #48]	@ (80032e4 <Rx_TaskStep+0x15c>)
 80032b2:	f001 fe63 	bl	8004f7c <RxSnapshot_Write>
 80032b6:	e002      	b.n	80032be <Rx_TaskStep+0x136>
            continue;
 80032b8:	bf00      	nop
 80032ba:	e000      	b.n	80032be <Rx_TaskStep+0x136>
            continue;
 80032bc:	bf00      	nop
    while (CommUart_GetByte(&byte))
 80032be:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 80032c2:	4618      	mov	r0, r3
 80032c4:	f000 f924 	bl	8003510 <CommUart_GetByte>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f47f af65 	bne.w	800319a <Rx_TaskStep+0x12>
    }
}
 80032d0:	bf00      	nop
 80032d2:	bf00      	nop
 80032d4:	3738      	adds	r7, #56	@ 0x38
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bdb0      	pop	{r4, r5, r7, pc}
 80032da:	bf00      	nop
 80032dc:	20004686 	.word	0x20004686
 80032e0:	20004688 	.word	0x20004688
 80032e4:	200046b0 	.word	0x200046b0

080032e8 <Tx_TaskStep>:

#define TX_FRAME_LEN (sizeof(CommFrameB1_t))


void Tx_TaskStep(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b092      	sub	sp, #72	@ 0x48
 80032ec:	af00      	add	r7, sp, #0

  static uint8_t tx_buf[TX_FRAME_LEN];


  /* === Read snapshots === */
  EncoderSnapshot_Read(&enc);
 80032ee:	f107 031c 	add.w	r3, r7, #28
 80032f2:	4618      	mov	r0, r3
 80032f4:	f001 fe06 	bl	8004f04 <EncoderSnapshot_Read>
  SupervisorSnapshot_Read(&sup);
 80032f8:	1d3b      	adds	r3, r7, #4
 80032fa:	4618      	mov	r0, r3
 80032fc:	f001 fec8 	bl	8005090 <SupervisorSnapshot_Read>

  /* === Build frame === */
  uint16_t tx_len = CommPack_BuildB1Tx(tx_buf, TX_FRAME_LEN, &enc, &sup);
 8003300:	1d3b      	adds	r3, r7, #4
 8003302:	f107 021c 	add.w	r2, r7, #28
 8003306:	2128      	movs	r1, #40	@ 0x28
 8003308:	4809      	ldr	r0, [pc, #36]	@ (8003330 <Tx_TaskStep+0x48>)
 800330a:	f7ff fea9 	bl	8003060 <CommPack_BuildB1Tx>
 800330e:	4603      	mov	r3, r0
 8003310:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  /* === Send === */
  if (tx_len == TX_FRAME_LEN)
 8003314:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003318:	2b28      	cmp	r3, #40	@ 0x28
 800331a:	d105      	bne.n	8003328 <Tx_TaskStep+0x40>
  {
    CommUart_Send(tx_buf, tx_len);
 800331c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8003320:	4619      	mov	r1, r3
 8003322:	4803      	ldr	r0, [pc, #12]	@ (8003330 <Tx_TaskStep+0x48>)
 8003324:	f000 f856 	bl	80033d4 <CommUart_Send>
  }
}
 8003328:	bf00      	nop
 800332a:	3748      	adds	r7, #72	@ 0x48
 800332c:	46bd      	mov	sp, r7
 800332e:	bd80      	pop	{r7, pc}
 8003330:	200046d8 	.word	0x200046d8

08003334 <ring_next>:
static TaskHandle_t rx_task_handle = NULL;

/* ===================== Local utilities ===================== */

static uint16_t ring_next(uint16_t idx)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	4603      	mov	r3, r0
 800333c:	80fb      	strh	r3, [r7, #6]
    uint16_t next = idx + 1U;
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	3301      	adds	r3, #1
 8003342:	81fb      	strh	r3, [r7, #14]

    if (next >= UART_RX_BUF_SIZE)
 8003344:	89fb      	ldrh	r3, [r7, #14]
 8003346:	2bff      	cmp	r3, #255	@ 0xff
 8003348:	d901      	bls.n	800334e <ring_next+0x1a>
    {
        next = 0U;
 800334a:	2300      	movs	r3, #0
 800334c:	81fb      	strh	r3, [r7, #14]
    }

    return next;
 800334e:	89fb      	ldrh	r3, [r7, #14]
}
 8003350:	4618      	mov	r0, r3
 8003352:	3714      	adds	r7, #20
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <CommUart_RegisterRxTask>:

/* ===================== API ===================== */

void CommUart_RegisterRxTask(TaskHandle_t h)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
    rx_task_handle = h;
 8003364:	4a04      	ldr	r2, [pc, #16]	@ (8003378 <CommUart_RegisterRxTask+0x1c>)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6013      	str	r3, [r2, #0]
}
 800336a:	bf00      	nop
 800336c:	370c      	adds	r7, #12
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	20004808 	.word	0x20004808

0800337c <CommUart_EarlyInit>:

void CommUart_EarlyInit(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	af00      	add	r7, sp, #0
    rx_wr = 0U;
 8003380:	4b09      	ldr	r3, [pc, #36]	@ (80033a8 <CommUart_EarlyInit+0x2c>)
 8003382:	2200      	movs	r2, #0
 8003384:	801a      	strh	r2, [r3, #0]
    rx_rd = 0U;
 8003386:	4b09      	ldr	r3, [pc, #36]	@ (80033ac <CommUart_EarlyInit+0x30>)
 8003388:	2200      	movs	r2, #0
 800338a:	801a      	strh	r2, [r3, #0]
    rx_task_handle = NULL;
 800338c:	4b08      	ldr	r3, [pc, #32]	@ (80033b0 <CommUart_EarlyInit+0x34>)
 800338e:	2200      	movs	r2, #0
 8003390:	601a      	str	r2, [r3, #0]
    uart4_tx_busy = false;
 8003392:	4b08      	ldr	r3, [pc, #32]	@ (80033b4 <CommUart_EarlyInit+0x38>)
 8003394:	2200      	movs	r2, #0
 8003396:	701a      	strb	r2, [r3, #0]

    (void)HAL_UART_Receive_IT(&huart4, &rx_byte, 1U);
 8003398:	2201      	movs	r2, #1
 800339a:	4907      	ldr	r1, [pc, #28]	@ (80033b8 <CommUart_EarlyInit+0x3c>)
 800339c:	4807      	ldr	r0, [pc, #28]	@ (80033bc <CommUart_EarlyInit+0x40>)
 800339e:	f006 f843 	bl	8009428 <HAL_UART_Receive_IT>
}
 80033a2:	bf00      	nop
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	20004804 	.word	0x20004804
 80033ac:	20004806 	.word	0x20004806
 80033b0:	20004808 	.word	0x20004808
 80033b4:	20004700 	.word	0x20004700
 80033b8:	20004701 	.word	0x20004701
 80033bc:	200044fc 	.word	0x200044fc

080033c0 <CommUart_Init>:

void CommUart_Init(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
    CommUart_RegisterRxTask(xTaskGetCurrentTaskHandle());
 80033c4:	f00c fe9c 	bl	8010100 <xTaskGetCurrentTaskHandle>
 80033c8:	4603      	mov	r3, r0
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7ff ffc6 	bl	800335c <CommUart_RegisterRxTask>
}
 80033d0:	bf00      	nop
 80033d2:	bd80      	pop	{r7, pc}

080033d4 <CommUart_Send>:

void CommUart_Send(const uint8_t *buf, uint16_t len)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
 80033dc:	460b      	mov	r3, r1
 80033de:	807b      	strh	r3, [r7, #2]
    if (!buf || len == 0)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d017      	beq.n	8003416 <CommUart_Send+0x42>
 80033e6:	887b      	ldrh	r3, [r7, #2]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d014      	beq.n	8003416 <CommUart_Send+0x42>
        return;
    
    if (uart4_tx_busy)
 80033ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003424 <CommUart_Send+0x50>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d111      	bne.n	800341a <CommUart_Send+0x46>
        return;
    
    uart4_tx_busy = 1;
 80033f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003424 <CommUart_Send+0x50>)
 80033f8:	2201      	movs	r2, #1
 80033fa:	701a      	strb	r2, [r3, #0]
    if (HAL_UART_Transmit_IT(&huart4, (uint8_t *)buf, len) != HAL_OK)
 80033fc:	887b      	ldrh	r3, [r7, #2]
 80033fe:	461a      	mov	r2, r3
 8003400:	6879      	ldr	r1, [r7, #4]
 8003402:	4809      	ldr	r0, [pc, #36]	@ (8003428 <CommUart_Send+0x54>)
 8003404:	f005 ff7c 	bl	8009300 <HAL_UART_Transmit_IT>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d006      	beq.n	800341c <CommUart_Send+0x48>
    	uart4_tx_busy = 0;
 800340e:	4b05      	ldr	r3, [pc, #20]	@ (8003424 <CommUart_Send+0x50>)
 8003410:	2200      	movs	r2, #0
 8003412:	701a      	strb	r2, [r3, #0]
 8003414:	e002      	b.n	800341c <CommUart_Send+0x48>
        return;
 8003416:	bf00      	nop
 8003418:	e000      	b.n	800341c <CommUart_Send+0x48>
        return;
 800341a:	bf00      	nop
}
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20004700 	.word	0x20004700
 8003428:	200044fc 	.word	0x200044fc

0800342c <HAL_UART_TxCpltCallback>:

/* ===================== HAL callbacks ===================== */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
    if (huart != NULL)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00d      	beq.n	8003456 <HAL_UART_TxCpltCallback+0x2a>
    {
        if(huart == &huart4){
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a08      	ldr	r2, [pc, #32]	@ (8003460 <HAL_UART_TxCpltCallback+0x34>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d103      	bne.n	800344a <HAL_UART_TxCpltCallback+0x1e>
            uart4_tx_busy = 0;
 8003442:	4b08      	ldr	r3, [pc, #32]	@ (8003464 <HAL_UART_TxCpltCallback+0x38>)
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]
        else if (huart == &huart5)
        {
            SabertoothCallback();
        }
    }
}
 8003448:	e005      	b.n	8003456 <HAL_UART_TxCpltCallback+0x2a>
        else if (huart == &huart5)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a06      	ldr	r2, [pc, #24]	@ (8003468 <HAL_UART_TxCpltCallback+0x3c>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d101      	bne.n	8003456 <HAL_UART_TxCpltCallback+0x2a>
            SabertoothCallback();
 8003452:	f7fe fb1b 	bl	8001a8c <SabertoothCallback>
}
 8003456:	bf00      	nop
 8003458:	3708      	adds	r7, #8
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	200044fc 	.word	0x200044fc
 8003464:	20004700 	.word	0x20004700
 8003468:	20004590 	.word	0x20004590

0800346c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
    BaseType_t hpw = pdFALSE;
 8003474:	2300      	movs	r3, #0
 8003476:	60bb      	str	r3, [r7, #8]

    if (huart == &huart4)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4a1e      	ldr	r2, [pc, #120]	@ (80034f4 <HAL_UART_RxCpltCallback+0x88>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d134      	bne.n	80034ea <HAL_UART_RxCpltCallback+0x7e>
    {
        uint16_t next = ring_next(rx_wr);
 8003480:	4b1d      	ldr	r3, [pc, #116]	@ (80034f8 <HAL_UART_RxCpltCallback+0x8c>)
 8003482:	881b      	ldrh	r3, [r3, #0]
 8003484:	b29b      	uxth	r3, r3
 8003486:	4618      	mov	r0, r3
 8003488:	f7ff ff54 	bl	8003334 <ring_next>
 800348c:	4603      	mov	r3, r0
 800348e:	81fb      	strh	r3, [r7, #14]

        if (next != rx_rd)
 8003490:	4b1a      	ldr	r3, [pc, #104]	@ (80034fc <HAL_UART_RxCpltCallback+0x90>)
 8003492:	881b      	ldrh	r3, [r3, #0]
 8003494:	b29b      	uxth	r3, r3
 8003496:	89fa      	ldrh	r2, [r7, #14]
 8003498:	429a      	cmp	r2, r3
 800349a:	d00a      	beq.n	80034b2 <HAL_UART_RxCpltCallback+0x46>
        {
            rx_buf[rx_wr] = rx_byte;
 800349c:	4b16      	ldr	r3, [pc, #88]	@ (80034f8 <HAL_UART_RxCpltCallback+0x8c>)
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	461a      	mov	r2, r3
 80034a4:	4b16      	ldr	r3, [pc, #88]	@ (8003500 <HAL_UART_RxCpltCallback+0x94>)
 80034a6:	7819      	ldrb	r1, [r3, #0]
 80034a8:	4b16      	ldr	r3, [pc, #88]	@ (8003504 <HAL_UART_RxCpltCallback+0x98>)
 80034aa:	5499      	strb	r1, [r3, r2]
            rx_wr = next;
 80034ac:	4a12      	ldr	r2, [pc, #72]	@ (80034f8 <HAL_UART_RxCpltCallback+0x8c>)
 80034ae:	89fb      	ldrh	r3, [r7, #14]
 80034b0:	8013      	strh	r3, [r2, #0]
        }

        if (rx_task_handle != NULL)
 80034b2:	4b15      	ldr	r3, [pc, #84]	@ (8003508 <HAL_UART_RxCpltCallback+0x9c>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d007      	beq.n	80034ca <HAL_UART_RxCpltCallback+0x5e>
        {
            vTaskNotifyGiveFromISR(rx_task_handle, &hpw);
 80034ba:	4b13      	ldr	r3, [pc, #76]	@ (8003508 <HAL_UART_RxCpltCallback+0x9c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f107 0208 	add.w	r2, r7, #8
 80034c2:	4611      	mov	r1, r2
 80034c4:	4618      	mov	r0, r3
 80034c6:	f00d f805 	bl	80104d4 <vTaskNotifyGiveFromISR>
        }

        (void)HAL_UART_Receive_IT(&huart4, &rx_byte, 1U);
 80034ca:	2201      	movs	r2, #1
 80034cc:	490c      	ldr	r1, [pc, #48]	@ (8003500 <HAL_UART_RxCpltCallback+0x94>)
 80034ce:	4809      	ldr	r0, [pc, #36]	@ (80034f4 <HAL_UART_RxCpltCallback+0x88>)
 80034d0:	f005 ffaa 	bl	8009428 <HAL_UART_Receive_IT>
        portYIELD_FROM_ISR(hpw);
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d007      	beq.n	80034ea <HAL_UART_RxCpltCallback+0x7e>
 80034da:	4b0c      	ldr	r3, [pc, #48]	@ (800350c <HAL_UART_RxCpltCallback+0xa0>)
 80034dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034e0:	601a      	str	r2, [r3, #0]
 80034e2:	f3bf 8f4f 	dsb	sy
 80034e6:	f3bf 8f6f 	isb	sy
    }
}
 80034ea:	bf00      	nop
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	200044fc 	.word	0x200044fc
 80034f8:	20004804 	.word	0x20004804
 80034fc:	20004806 	.word	0x20004806
 8003500:	20004701 	.word	0x20004701
 8003504:	20004704 	.word	0x20004704
 8003508:	20004808 	.word	0x20004808
 800350c:	e000ed04 	.word	0xe000ed04

08003510 <CommUart_GetByte>:

/* ===================== RX API ===================== */

bool CommUart_GetByte(uint8_t *b)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
    bool has_data = false;
 8003518:	2300      	movs	r3, #0
 800351a:	73fb      	strb	r3, [r7, #15]

    if ((b != NULL) && (rx_rd != rx_wr))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d01b      	beq.n	800355a <CommUart_GetByte+0x4a>
 8003522:	4b10      	ldr	r3, [pc, #64]	@ (8003564 <CommUart_GetByte+0x54>)
 8003524:	881b      	ldrh	r3, [r3, #0]
 8003526:	b29a      	uxth	r2, r3
 8003528:	4b0f      	ldr	r3, [pc, #60]	@ (8003568 <CommUart_GetByte+0x58>)
 800352a:	881b      	ldrh	r3, [r3, #0]
 800352c:	b29b      	uxth	r3, r3
 800352e:	429a      	cmp	r2, r3
 8003530:	d013      	beq.n	800355a <CommUart_GetByte+0x4a>
    {
        *b = rx_buf[rx_rd];
 8003532:	4b0c      	ldr	r3, [pc, #48]	@ (8003564 <CommUart_GetByte+0x54>)
 8003534:	881b      	ldrh	r3, [r3, #0]
 8003536:	b29b      	uxth	r3, r3
 8003538:	461a      	mov	r2, r3
 800353a:	4b0c      	ldr	r3, [pc, #48]	@ (800356c <CommUart_GetByte+0x5c>)
 800353c:	5c9a      	ldrb	r2, [r3, r2]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	701a      	strb	r2, [r3, #0]
        rx_rd = ring_next(rx_rd);
 8003542:	4b08      	ldr	r3, [pc, #32]	@ (8003564 <CommUart_GetByte+0x54>)
 8003544:	881b      	ldrh	r3, [r3, #0]
 8003546:	b29b      	uxth	r3, r3
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff fef3 	bl	8003334 <ring_next>
 800354e:	4603      	mov	r3, r0
 8003550:	461a      	mov	r2, r3
 8003552:	4b04      	ldr	r3, [pc, #16]	@ (8003564 <CommUart_GetByte+0x54>)
 8003554:	801a      	strh	r2, [r3, #0]
        has_data = true;
 8003556:	2301      	movs	r3, #1
 8003558:	73fb      	strb	r3, [r7, #15]
    }

    return has_data;
 800355a:	7bfb      	ldrb	r3, [r7, #15]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	20004806 	.word	0x20004806
 8003568:	20004804 	.word	0x20004804
 800356c:	20004704 	.word	0x20004704

08003570 <crc16_ccitt>:
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	460b      	mov	r3, r1
 800357a:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 800357c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003580:	81fb      	strh	r3, [r7, #14]
    const uint16_t poly = 0x1021;
 8003582:	f241 0321 	movw	r3, #4129	@ 0x1021
 8003586:	813b      	strh	r3, [r7, #8]
    for (uint16_t i = 0; i < len; i++)
 8003588:	2300      	movs	r3, #0
 800358a:	81bb      	strh	r3, [r7, #12]
 800358c:	e029      	b.n	80035e2 <crc16_ccitt+0x72>
        crc ^= ((uint16_t)data[i] << 8);
 800358e:	89bb      	ldrh	r3, [r7, #12]
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	4413      	add	r3, r2
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	b21b      	sxth	r3, r3
 8003598:	021b      	lsls	r3, r3, #8
 800359a:	b21a      	sxth	r2, r3
 800359c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80035a0:	4053      	eors	r3, r2
 80035a2:	b21b      	sxth	r3, r3
 80035a4:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 80035a6:	2300      	movs	r3, #0
 80035a8:	72fb      	strb	r3, [r7, #11]
 80035aa:	e014      	b.n	80035d6 <crc16_ccitt+0x66>
            crc = (crc & 0x8000) ? (crc << 1) ^ poly : (crc << 1);
 80035ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	da09      	bge.n	80035c8 <crc16_ccitt+0x58>
 80035b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	b21a      	sxth	r2, r3
 80035bc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80035c0:	4053      	eors	r3, r2
 80035c2:	b21b      	sxth	r3, r3
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	e002      	b.n	80035ce <crc16_ccitt+0x5e>
 80035c8:	89fb      	ldrh	r3, [r7, #14]
 80035ca:	005b      	lsls	r3, r3, #1
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 80035d0:	7afb      	ldrb	r3, [r7, #11]
 80035d2:	3301      	adds	r3, #1
 80035d4:	72fb      	strb	r3, [r7, #11]
 80035d6:	7afb      	ldrb	r3, [r7, #11]
 80035d8:	2b07      	cmp	r3, #7
 80035da:	d9e7      	bls.n	80035ac <crc16_ccitt+0x3c>
    for (uint16_t i = 0; i < len; i++)
 80035dc:	89bb      	ldrh	r3, [r7, #12]
 80035de:	3301      	adds	r3, #1
 80035e0:	81bb      	strh	r3, [r7, #12]
 80035e2:	89ba      	ldrh	r2, [r7, #12]
 80035e4:	887b      	ldrh	r3, [r7, #2]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d3d1      	bcc.n	800358e <crc16_ccitt+0x1e>
    return crc;
 80035ea:	89fb      	ldrh	r3, [r7, #14]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3714      	adds	r7, #20
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <CommUnpack_B1FromB2>:
#define PAYLOAD_LEN  	((uint16_t)sizeof(CommPayloadB2_t))
#define CRC_LEN 		((uint16_t)sizeof(uint16_t))
#define FRAME_LEN 		((uint16_t)sizeof(CommFrameB2_t))

CommUnpackStatus_t CommUnpack_B1FromB2(const uint8_t *buf, uint16_t len, CommFrameHeader_t *header, CommPayloadB2_t *payload)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	607a      	str	r2, [r7, #4]
 8003602:	603b      	str	r3, [r7, #0]
 8003604:	460b      	mov	r3, r1
 8003606:	817b      	strh	r3, [r7, #10]
	CommUnpackStatus_t status = COMM_UNPACK_OK;
 8003608:	2300      	movs	r3, #0
 800360a:	75fb      	strb	r3, [r7, #23]

    if (!buf || !header || !payload){
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d005      	beq.n	800361e <CommUnpack_B1FromB2+0x26>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d002      	beq.n	800361e <CommUnpack_B1FromB2+0x26>
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d102      	bne.n	8003624 <CommUnpack_B1FromB2+0x2c>
        status = COMM_UNPACK_NULL;
 800361e:	2301      	movs	r3, #1
 8003620:	75fb      	strb	r3, [r7, #23]
 8003622:	e02d      	b.n	8003680 <CommUnpack_B1FromB2+0x88>
    }
    else if (len < FRAME_LEN){
 8003624:	897b      	ldrh	r3, [r7, #10]
 8003626:	2b27      	cmp	r3, #39	@ 0x27
 8003628:	d802      	bhi.n	8003630 <CommUnpack_B1FromB2+0x38>
    	status = COMM_UNPACK_LEN;
 800362a:	2302      	movs	r3, #2
 800362c:	75fb      	strb	r3, [r7, #23]
 800362e:	e027      	b.n	8003680 <CommUnpack_B1FromB2+0x88>
    }
    else{
    	/* ---------- CRC check ---------- */
    	uint16_t rx_crc;
		memcpy(&rx_crc, &buf[FRAME_LEN - CRC_LEN], CRC_LEN);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	3326      	adds	r3, #38	@ 0x26
 8003634:	881b      	ldrh	r3, [r3, #0]
 8003636:	b29b      	uxth	r3, r3
 8003638:	823b      	strh	r3, [r7, #16]

		uint16_t calc_crc = crc16_ccitt(buf, FRAME_LEN - CRC_LEN);
 800363a:	2126      	movs	r1, #38	@ 0x26
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f7ff ff97 	bl	8003570 <crc16_ccitt>
 8003642:	4603      	mov	r3, r0
 8003644:	82bb      	strh	r3, [r7, #20]

		if (rx_crc != calc_crc){
 8003646:	8a3b      	ldrh	r3, [r7, #16]
 8003648:	8aba      	ldrh	r2, [r7, #20]
 800364a:	429a      	cmp	r2, r3
 800364c:	d001      	beq.n	8003652 <CommUnpack_B1FromB2+0x5a>
			return COMM_UNPACK_CRC;
 800364e:	2303      	movs	r3, #3
 8003650:	e017      	b.n	8003682 <CommUnpack_B1FromB2+0x8a>
		}

		uint16_t i = 0;
 8003652:	2300      	movs	r3, #0
 8003654:	827b      	strh	r3, [r7, #18]

		/* ---------- Header ---------- */
		memcpy(header, &buf[i], HEADER_LEN);
 8003656:	8a7b      	ldrh	r3, [r7, #18]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	4413      	add	r3, r2
 800365c:	220a      	movs	r2, #10
 800365e:	4619      	mov	r1, r3
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f00f f924 	bl	80128ae <memcpy>
		i += HEADER_LEN;
 8003666:	8a7b      	ldrh	r3, [r7, #18]
 8003668:	330a      	adds	r3, #10
 800366a:	827b      	strh	r3, [r7, #18]

		/* ---------- Payload ---------- */
		memcpy(payload, &buf[i], PAYLOAD_LEN);
 800366c:	8a7b      	ldrh	r3, [r7, #18]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	4413      	add	r3, r2
 8003672:	221c      	movs	r2, #28
 8003674:	4619      	mov	r1, r3
 8003676:	6838      	ldr	r0, [r7, #0]
 8003678:	f00f f919 	bl	80128ae <memcpy>

		status = COMM_UNPACK_OK;
 800367c:	2300      	movs	r3, #0
 800367e:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8003680:	7dfb      	ldrb	r3, [r7, #23]
}
 8003682:	4618      	mov	r0, r3
 8003684:	3718      	adds	r7, #24
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}

0800368a <PI_Compute>:
/* 4. Differenziale Anteriore: Bilancia DX e SX davanti */
static PI_Controller pi_diff_a = {0.01f, 0.25f, 0.0f, 0.0f, 6.0f};

/* ===== PI incrementale ===== */
static float PI_Compute(PI_Controller *pi, float error, float dt)
{
 800368a:	b480      	push	{r7}
 800368c:	b087      	sub	sp, #28
 800368e:	af00      	add	r7, sp, #0
 8003690:	60f8      	str	r0, [r7, #12]
 8003692:	ed87 0a02 	vstr	s0, [r7, #8]
 8003696:	edc7 0a01 	vstr	s1, [r7, #4]
    float u = pi->u_prev + (pi->Kp * (error - pi->e_prev)) + (pi->Ki * dt * error);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	ed93 7a03 	vldr	s14, [r3, #12]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	edd3 6a00 	vldr	s13, [r3]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	edd3 7a02 	vldr	s15, [r3, #8]
 80036ac:	ed97 6a02 	vldr	s12, [r7, #8]
 80036b0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80036b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	edd3 6a01 	vldr	s13, [r3, #4]
 80036c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80036c6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80036ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80036ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036d6:	edc7 7a05 	vstr	s15, [r7, #20]

    if (u >  pi->out_limit){
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	edd3 7a04 	vldr	s15, [r3, #16]
 80036e0:	ed97 7a05 	vldr	s14, [r7, #20]
 80036e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ec:	dd02      	ble.n	80036f4 <PI_Compute+0x6a>
    	u =  pi->out_limit;
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	617b      	str	r3, [r7, #20]
    }

    if (u < -pi->out_limit){
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	edd3 7a04 	vldr	s15, [r3, #16]
 80036fa:	eef1 7a67 	vneg.f32	s15, s15
 80036fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8003702:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800370a:	d506      	bpl.n	800371a <PI_Compute+0x90>
    	u = -pi->out_limit;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003712:	eef1 7a67 	vneg.f32	s15, s15
 8003716:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    pi->e_prev = error;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	609a      	str	r2, [r3, #8]
    pi->u_prev = u;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	60da      	str	r2, [r3, #12]

    return u;
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	ee07 3a90 	vmov	s15, r3
}
 800372c:	eeb0 0a67 	vmov.f32	s0, s15
 8003730:	371c      	adds	r7, #28
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
	...

0800373c <ControlLaw_Init>:

void ControlLaw_Init(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
    pi_global.e_prev    = 0.0f;
 8003740:	4b12      	ldr	r3, [pc, #72]	@ (800378c <ControlLaw_Init+0x50>)
 8003742:	f04f 0200 	mov.w	r2, #0
 8003746:	609a      	str	r2, [r3, #8]
    pi_global.u_prev    = 0.0f;
 8003748:	4b10      	ldr	r3, [pc, #64]	@ (800378c <ControlLaw_Init+0x50>)
 800374a:	f04f 0200 	mov.w	r2, #0
 800374e:	60da      	str	r2, [r3, #12]

    pi_sync_asse.e_prev = 0.0f;
 8003750:	4b0f      	ldr	r3, [pc, #60]	@ (8003790 <ControlLaw_Init+0x54>)
 8003752:	f04f 0200 	mov.w	r2, #0
 8003756:	609a      	str	r2, [r3, #8]
    pi_sync_asse.u_prev = 0.0f;
 8003758:	4b0d      	ldr	r3, [pc, #52]	@ (8003790 <ControlLaw_Init+0x54>)
 800375a:	f04f 0200 	mov.w	r2, #0
 800375e:	60da      	str	r2, [r3, #12]

    pi_diff_p.e_prev    = 0.0f;
 8003760:	4b0c      	ldr	r3, [pc, #48]	@ (8003794 <ControlLaw_Init+0x58>)
 8003762:	f04f 0200 	mov.w	r2, #0
 8003766:	609a      	str	r2, [r3, #8]
    pi_diff_p.u_prev    = 0.0f;
 8003768:	4b0a      	ldr	r3, [pc, #40]	@ (8003794 <ControlLaw_Init+0x58>)
 800376a:	f04f 0200 	mov.w	r2, #0
 800376e:	60da      	str	r2, [r3, #12]

    pi_diff_a.e_prev    = 0.0f;
 8003770:	4b09      	ldr	r3, [pc, #36]	@ (8003798 <ControlLaw_Init+0x5c>)
 8003772:	f04f 0200 	mov.w	r2, #0
 8003776:	609a      	str	r2, [r3, #8]
    pi_diff_a.u_prev    = 0.0f;
 8003778:	4b07      	ldr	r3, [pc, #28]	@ (8003798 <ControlLaw_Init+0x5c>)
 800377a:	f04f 0200 	mov.w	r2, #0
 800377e:	60da      	str	r2, [r3, #12]
}
 8003780:	bf00      	nop
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	20000004 	.word	0x20000004
 8003790:	20000018 	.word	0x20000018
 8003794:	2000002c 	.word	0x2000002c
 8003798:	20000040 	.word	0x20000040

0800379c <ControlLaw_Step>:


void ControlLaw_Step(const ControlInput_t *in, ControlOutput_t *out){
 800379c:	b580      	push	{r7, lr}
 800379e:	b08e      	sub	sp, #56	@ 0x38
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
    float u_target_p;
    float u_target_a;
    float diff_p;
    float diff_a;

    rpm_avg_p  = (in->rpm_dx_p + in->rpm_sx_p) * 0.5f;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	ed93 7a03 	vldr	s14, [r3, #12]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	edd3 7a02 	vldr	s15, [r3, #8]
 80037b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80037ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037be:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	rpm_avg_a  = (in->rpm_dx_a + in->rpm_sx_a) * 0.5f;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	ed93 7a05 	vldr	s14, [r3, #20]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	edd3 7a04 	vldr	s15, [r3, #16]
 80037ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037d2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80037d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037da:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	rpm_global = (rpm_avg_p + rpm_avg_a) * 0.5f;
 80037de:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80037e2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80037e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037ea:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80037ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037f2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	error_diff_p = (in->rpm_dx_p - in->rpm_sx_p) - (2.0f * in->steering_cmd);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	ed93 7a03 	vldr	s14, [r3, #12]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8003802:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	edd3 7a01 	vldr	s15, [r3, #4]
 800380c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003810:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003814:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	error_diff_a = (in->rpm_dx_a - in->rpm_sx_a) - (2.0f * in->steering_cmd);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	ed93 7a05 	vldr	s14, [r3, #20]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	edd3 7a04 	vldr	s15, [r3, #16]
 8003824:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	edd3 7a01 	vldr	s15, [r3, #4]
 800382e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003832:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003836:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	u_base = PI_Compute(&pi_global, (in->speed_ref_rpm - rpm_global), Ts);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	ed93 7a00 	vldr	s14, [r3]
 8003840:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003844:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003848:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800391c <ControlLaw_Step+0x180>
 800384c:	eef0 0a47 	vmov.f32	s1, s14
 8003850:	eeb0 0a67 	vmov.f32	s0, s15
 8003854:	4832      	ldr	r0, [pc, #200]	@ (8003920 <ControlLaw_Step+0x184>)
 8003856:	f7ff ff18 	bl	800368a <PI_Compute>
 800385a:	ed87 0a08 	vstr	s0, [r7, #32]

	correction_asse = PI_Compute(&pi_sync_asse, (rpm_avg_a - rpm_avg_p), Ts);
 800385e:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003862:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003866:	ee77 7a67 	vsub.f32	s15, s14, s15
 800386a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800391c <ControlLaw_Step+0x180>
 800386e:	eef0 0a47 	vmov.f32	s1, s14
 8003872:	eeb0 0a67 	vmov.f32	s0, s15
 8003876:	482b      	ldr	r0, [pc, #172]	@ (8003924 <ControlLaw_Step+0x188>)
 8003878:	f7ff ff07 	bl	800368a <PI_Compute>
 800387c:	ed87 0a07 	vstr	s0, [r7, #28]

	u_target_p = u_base + correction_asse;
 8003880:	ed97 7a08 	vldr	s14, [r7, #32]
 8003884:	edd7 7a07 	vldr	s15, [r7, #28]
 8003888:	ee77 7a27 	vadd.f32	s15, s14, s15
 800388c:	edc7 7a06 	vstr	s15, [r7, #24]
	u_target_a = u_base - correction_asse;
 8003890:	ed97 7a08 	vldr	s14, [r7, #32]
 8003894:	edd7 7a07 	vldr	s15, [r7, #28]
 8003898:	ee77 7a67 	vsub.f32	s15, s14, s15
 800389c:	edc7 7a05 	vstr	s15, [r7, #20]

	diff_p = PI_Compute(&pi_diff_p, error_diff_p, Ts);
 80038a0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800391c <ControlLaw_Step+0x180>
 80038a4:	eef0 0a67 	vmov.f32	s1, s15
 80038a8:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 80038ac:	481e      	ldr	r0, [pc, #120]	@ (8003928 <ControlLaw_Step+0x18c>)
 80038ae:	f7ff feec 	bl	800368a <PI_Compute>
 80038b2:	ed87 0a04 	vstr	s0, [r7, #16]
	diff_a = PI_Compute(&pi_diff_a, error_diff_a, Ts);
 80038b6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800391c <ControlLaw_Step+0x180>
 80038ba:	eef0 0a67 	vmov.f32	s1, s15
 80038be:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80038c2:	481a      	ldr	r0, [pc, #104]	@ (800392c <ControlLaw_Step+0x190>)
 80038c4:	f7ff fee1 	bl	800368a <PI_Compute>
 80038c8:	ed87 0a03 	vstr	s0, [r7, #12]

	out->u_dx_p = u_target_p - diff_p;
 80038cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80038d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80038d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	edc3 7a03 	vstr	s15, [r3, #12]
	out->u_sx_p = u_target_p + diff_p;
 80038de:	ed97 7a06 	vldr	s14, [r7, #24]
 80038e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80038e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	edc3 7a02 	vstr	s15, [r3, #8]
	out->u_dx_a = u_target_a - diff_a;
 80038f0:	ed97 7a05 	vldr	s14, [r7, #20]
 80038f4:	edd7 7a03 	vldr	s15, [r7, #12]
 80038f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	edc3 7a01 	vstr	s15, [r3, #4]
	out->u_sx_a = u_target_a + diff_a;
 8003902:	ed97 7a05 	vldr	s14, [r7, #20]
 8003906:	edd7 7a03 	vldr	s15, [r7, #12]
 800390a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	edc3 7a00 	vstr	s15, [r3]
}
 8003914:	bf00      	nop
 8003916:	3738      	adds	r7, #56	@ 0x38
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	3c23d70a 	.word	0x3c23d70a
 8003920:	20000004 	.word	0x20000004
 8003924:	20000018 	.word	0x20000018
 8003928:	2000002c 	.word	0x2000002c
 800392c:	20000040 	.word	0x20000040

08003930 <Apply_Encoders_Fallback_Actuation>:
#define MAX_ACTUATION_VOLTAGE 12.0f



static void Apply_Encoders_Fallback_Actuation(ControlOutput_t * const cmd, const SupervisorSnapshot_t sup)
{
 8003930:	b084      	sub	sp, #16
 8003932:	b480      	push	{r7}
 8003934:	b087      	sub	sp, #28
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
 800393a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800393e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    /* Rule 14.4: L'espressione dell'if deve essere di tipo booleano */
    const bool fault_fl = ((sup.degraded_mask & FAULT_WHEEL_FL) != 0U) || ((sup.critical_mask & FAULT_WHEEL_FL) != 0U);
 8003942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003944:	f003 0308 	and.w	r3, r3, #8
 8003948:	2b00      	cmp	r3, #0
 800394a:	d104      	bne.n	8003956 <Apply_Encoders_Fallback_Actuation+0x26>
 800394c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800394e:	f003 0308 	and.w	r3, r3, #8
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <Apply_Encoders_Fallback_Actuation+0x2a>
 8003956:	2301      	movs	r3, #1
 8003958:	e000      	b.n	800395c <Apply_Encoders_Fallback_Actuation+0x2c>
 800395a:	2300      	movs	r3, #0
 800395c:	73fb      	strb	r3, [r7, #15]
 800395e:	7bfb      	ldrb	r3, [r7, #15]
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	73fb      	strb	r3, [r7, #15]
    const bool fault_fr = ((sup.degraded_mask & FAULT_WHEEL_FR) != 0U) || ((sup.critical_mask & FAULT_WHEEL_FR) != 0U);
 8003966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003968:	f003 0310 	and.w	r3, r3, #16
 800396c:	2b00      	cmp	r3, #0
 800396e:	d104      	bne.n	800397a <Apply_Encoders_Fallback_Actuation+0x4a>
 8003970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003972:	f003 0310 	and.w	r3, r3, #16
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <Apply_Encoders_Fallback_Actuation+0x4e>
 800397a:	2301      	movs	r3, #1
 800397c:	e000      	b.n	8003980 <Apply_Encoders_Fallback_Actuation+0x50>
 800397e:	2300      	movs	r3, #0
 8003980:	73bb      	strb	r3, [r7, #14]
 8003982:	7bbb      	ldrb	r3, [r7, #14]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	73bb      	strb	r3, [r7, #14]
    const bool fault_rl = ((sup.degraded_mask & FAULT_WHEEL_RL) != 0U) || ((sup.critical_mask & FAULT_WHEEL_RL) != 0U);
 800398a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800398c:	f003 0320 	and.w	r3, r3, #32
 8003990:	2b00      	cmp	r3, #0
 8003992:	d104      	bne.n	800399e <Apply_Encoders_Fallback_Actuation+0x6e>
 8003994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003996:	f003 0320 	and.w	r3, r3, #32
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <Apply_Encoders_Fallback_Actuation+0x72>
 800399e:	2301      	movs	r3, #1
 80039a0:	e000      	b.n	80039a4 <Apply_Encoders_Fallback_Actuation+0x74>
 80039a2:	2300      	movs	r3, #0
 80039a4:	737b      	strb	r3, [r7, #13]
 80039a6:	7b7b      	ldrb	r3, [r7, #13]
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	737b      	strb	r3, [r7, #13]
    const bool fault_rr = ((sup.degraded_mask & FAULT_WHEEL_RR) != 0U) || ((sup.critical_mask & FAULT_WHEEL_RR) != 0U);
 80039ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d104      	bne.n	80039c2 <Apply_Encoders_Fallback_Actuation+0x92>
 80039b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <Apply_Encoders_Fallback_Actuation+0x96>
 80039c2:	2301      	movs	r3, #1
 80039c4:	e000      	b.n	80039c8 <Apply_Encoders_Fallback_Actuation+0x98>
 80039c6:	2300      	movs	r3, #0
 80039c8:	733b      	strb	r3, [r7, #12]
 80039ca:	7b3b      	ldrb	r3, [r7, #12]
 80039cc:	f003 0301 	and.w	r3, r3, #1
 80039d0:	733b      	strb	r3, [r7, #12]

    uint8_t n_fail = 0U;
 80039d2:	2300      	movs	r3, #0
 80039d4:	75fb      	strb	r3, [r7, #23]
    if (fault_fl) { n_fail++; }
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d002      	beq.n	80039e2 <Apply_Encoders_Fallback_Actuation+0xb2>
 80039dc:	7dfb      	ldrb	r3, [r7, #23]
 80039de:	3301      	adds	r3, #1
 80039e0:	75fb      	strb	r3, [r7, #23]
    if (fault_fr) { n_fail++; }
 80039e2:	7bbb      	ldrb	r3, [r7, #14]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d002      	beq.n	80039ee <Apply_Encoders_Fallback_Actuation+0xbe>
 80039e8:	7dfb      	ldrb	r3, [r7, #23]
 80039ea:	3301      	adds	r3, #1
 80039ec:	75fb      	strb	r3, [r7, #23]
    if (fault_rl) { n_fail++; }
 80039ee:	7b7b      	ldrb	r3, [r7, #13]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d002      	beq.n	80039fa <Apply_Encoders_Fallback_Actuation+0xca>
 80039f4:	7dfb      	ldrb	r3, [r7, #23]
 80039f6:	3301      	adds	r3, #1
 80039f8:	75fb      	strb	r3, [r7, #23]
    if (fault_rr) { n_fail++; }
 80039fa:	7b3b      	ldrb	r3, [r7, #12]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d002      	beq.n	8003a06 <Apply_Encoders_Fallback_Actuation+0xd6>
 8003a00:	7dfb      	ldrb	r3, [r7, #23]
 8003a02:	3301      	adds	r3, #1
 8003a04:	75fb      	strb	r3, [r7, #23]

    /* === 4 FAIL === */
    if (n_fail == 4U) {
 8003a06:	7dfb      	ldrb	r3, [r7, #23]
 8003a08:	2b04      	cmp	r3, #4
 8003a0a:	f000 80b1 	beq.w	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
        /* Fallimento critico: nessuna azione possibile qui */
    }
    /* === 3 FAIL === */
    else if (n_fail == 3U) {
 8003a0e:	7dfb      	ldrb	r3, [r7, #23]
 8003a10:	2b03      	cmp	r3, #3
 8003a12:	d12d      	bne.n	8003a70 <Apply_Encoders_Fallback_Actuation+0x140>
        float ref;
        if (!fault_fl)      { ref = cmd->u_sx_a; }
 8003a14:	7bfb      	ldrb	r3, [r7, #15]
 8003a16:	f083 0301 	eor.w	r3, r3, #1
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <Apply_Encoders_Fallback_Actuation+0xf8>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	e016      	b.n	8003a56 <Apply_Encoders_Fallback_Actuation+0x126>
        else if (!fault_fr) { ref = cmd->u_dx_a; }
 8003a28:	7bbb      	ldrb	r3, [r7, #14]
 8003a2a:	f083 0301 	eor.w	r3, r3, #1
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <Apply_Encoders_Fallback_Actuation+0x10c>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	613b      	str	r3, [r7, #16]
 8003a3a:	e00c      	b.n	8003a56 <Apply_Encoders_Fallback_Actuation+0x126>
        else if (!fault_rl) { ref = cmd->u_sx_p; }
 8003a3c:	7b7b      	ldrb	r3, [r7, #13]
 8003a3e:	f083 0301 	eor.w	r3, r3, #1
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <Apply_Encoders_Fallback_Actuation+0x120>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	613b      	str	r3, [r7, #16]
 8003a4e:	e002      	b.n	8003a56 <Apply_Encoders_Fallback_Actuation+0x126>
        else                { ref = cmd->u_dx_p; }
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	613b      	str	r3, [r7, #16]

        cmd->u_sx_a = ref;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	601a      	str	r2, [r3, #0]
        cmd->u_dx_a = ref;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	693a      	ldr	r2, [r7, #16]
 8003a60:	605a      	str	r2, [r3, #4]
        cmd->u_sx_p = ref;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	693a      	ldr	r2, [r7, #16]
 8003a66:	609a      	str	r2, [r3, #8]
        cmd->u_dx_p = ref;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	60da      	str	r2, [r3, #12]
        else { /* Default */ }
    }
    else {
        /* Nessun errore */
    }
}
 8003a6e:	e07f      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
    else if (n_fail == 2U) {
 8003a70:	7dfb      	ldrb	r3, [r7, #23]
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d159      	bne.n	8003b2a <Apply_Encoders_Fallback_Actuation+0x1fa>
        if (fault_fl && fault_rl) {
 8003a76:	7bfb      	ldrb	r3, [r7, #15]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00b      	beq.n	8003a94 <Apply_Encoders_Fallback_Actuation+0x164>
 8003a7c:	7b7b      	ldrb	r3, [r7, #13]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d008      	beq.n	8003a94 <Apply_Encoders_Fallback_Actuation+0x164>
            cmd->u_sx_a = cmd->u_dx_a;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685a      	ldr	r2, [r3, #4]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	601a      	str	r2, [r3, #0]
            cmd->u_sx_p = cmd->u_dx_p;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68da      	ldr	r2, [r3, #12]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	609a      	str	r2, [r3, #8]
 8003a92:	e06d      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_fr && fault_rr) {
 8003a94:	7bbb      	ldrb	r3, [r7, #14]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00b      	beq.n	8003ab2 <Apply_Encoders_Fallback_Actuation+0x182>
 8003a9a:	7b3b      	ldrb	r3, [r7, #12]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d008      	beq.n	8003ab2 <Apply_Encoders_Fallback_Actuation+0x182>
            cmd->u_dx_a = cmd->u_sx_a;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	605a      	str	r2, [r3, #4]
            cmd->u_dx_p = cmd->u_sx_p;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	689a      	ldr	r2, [r3, #8]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	60da      	str	r2, [r3, #12]
 8003ab0:	e05e      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_rl && fault_rr) {
 8003ab2:	7b7b      	ldrb	r3, [r7, #13]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00b      	beq.n	8003ad0 <Apply_Encoders_Fallback_Actuation+0x1a0>
 8003ab8:	7b3b      	ldrb	r3, [r7, #12]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d008      	beq.n	8003ad0 <Apply_Encoders_Fallback_Actuation+0x1a0>
            cmd->u_sx_p = cmd->u_sx_a;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	609a      	str	r2, [r3, #8]
            cmd->u_dx_p = cmd->u_dx_a;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	60da      	str	r2, [r3, #12]
 8003ace:	e04f      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_fl && fault_fr) {
 8003ad0:	7bfb      	ldrb	r3, [r7, #15]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00b      	beq.n	8003aee <Apply_Encoders_Fallback_Actuation+0x1be>
 8003ad6:	7bbb      	ldrb	r3, [r7, #14]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d008      	beq.n	8003aee <Apply_Encoders_Fallback_Actuation+0x1be>
            cmd->u_sx_a = cmd->u_sx_p;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	601a      	str	r2, [r3, #0]
            cmd->u_dx_a = cmd->u_dx_p;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	68da      	ldr	r2, [r3, #12]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	605a      	str	r2, [r3, #4]
 8003aec:	e040      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_fl && fault_rr) {
 8003aee:	7bfb      	ldrb	r3, [r7, #15]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00b      	beq.n	8003b0c <Apply_Encoders_Fallback_Actuation+0x1dc>
 8003af4:	7b3b      	ldrb	r3, [r7, #12]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d008      	beq.n	8003b0c <Apply_Encoders_Fallback_Actuation+0x1dc>
            cmd->u_sx_a = cmd->u_sx_p;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689a      	ldr	r2, [r3, #8]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	601a      	str	r2, [r3, #0]
            cmd->u_dx_p = cmd->u_dx_a;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	60da      	str	r2, [r3, #12]
 8003b0a:	e031      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_fr && fault_rl) {
 8003b0c:	7bbb      	ldrb	r3, [r7, #14]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d02e      	beq.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
 8003b12:	7b7b      	ldrb	r3, [r7, #13]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d02b      	beq.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
            cmd->u_dx_a = cmd->u_dx_p;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68da      	ldr	r2, [r3, #12]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	605a      	str	r2, [r3, #4]
            cmd->u_sx_p = cmd->u_sx_a;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	609a      	str	r2, [r3, #8]
}
 8003b28:	e022      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
    else if (n_fail == 1U) {
 8003b2a:	7dfb      	ldrb	r3, [r7, #23]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d11f      	bne.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
        if (fault_fl)      { cmd->u_sx_a = cmd->u_sx_p; }
 8003b30:	7bfb      	ldrb	r3, [r7, #15]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d004      	beq.n	8003b40 <Apply_Encoders_Fallback_Actuation+0x210>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	689a      	ldr	r2, [r3, #8]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	601a      	str	r2, [r3, #0]
}
 8003b3e:	e017      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_fr) { cmd->u_dx_a = cmd->u_dx_p; }
 8003b40:	7bbb      	ldrb	r3, [r7, #14]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d004      	beq.n	8003b50 <Apply_Encoders_Fallback_Actuation+0x220>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	68da      	ldr	r2, [r3, #12]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	605a      	str	r2, [r3, #4]
}
 8003b4e:	e00f      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_rl) { cmd->u_sx_p = cmd->u_sx_a; }
 8003b50:	7b7b      	ldrb	r3, [r7, #13]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d004      	beq.n	8003b60 <Apply_Encoders_Fallback_Actuation+0x230>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	609a      	str	r2, [r3, #8]
}
 8003b5e:	e007      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
        else if (fault_rr) { cmd->u_dx_p = cmd->u_dx_a; }
 8003b60:	7b3b      	ldrb	r3, [r7, #12]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d004      	beq.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	685a      	ldr	r2, [r3, #4]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	60da      	str	r2, [r3, #12]
}
 8003b6e:	e7ff      	b.n	8003b70 <Apply_Encoders_Fallback_Actuation+0x240>
 8003b70:	bf00      	nop
 8003b72:	371c      	adds	r7, #28
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	b004      	add	sp, #16
 8003b7c:	4770      	bx	lr

08003b7e <Control_Init>:


void Control_Init(void)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	af00      	add	r7, sp, #0
    /* Inizializza stati interni della control law */
    ControlLaw_Init();
 8003b82:	f7ff fddb 	bl	800373c <ControlLaw_Init>
}
 8003b86:	bf00      	nop
 8003b88:	bd80      	pop	{r7, pc}
	...

08003b8c <Control_Step>:

ControlOutput_t Control_Step()
{
 8003b8c:	b5b0      	push	{r4, r5, r7, lr}
 8003b8e:	b0a0      	sub	sp, #128	@ 0x80
 8003b90:	af04      	add	r7, sp, #16
    static EncoderSnapshot_t enc;
    static SupervisorSnapshot_t sup;
    static RxSnapshot_t rx;

    /* === Lettura snapshot === */
    EncoderSnapshot_Read(&enc);
 8003b92:	489e      	ldr	r0, [pc, #632]	@ (8003e0c <Control_Step+0x280>)
 8003b94:	f001 f9b6 	bl	8004f04 <EncoderSnapshot_Read>
    SupervisorSnapshot_Read(&sup);
 8003b98:	489d      	ldr	r0, [pc, #628]	@ (8003e10 <Control_Step+0x284>)
 8003b9a:	f001 fa79 	bl	8005090 <SupervisorSnapshot_Read>
    RxSnapshot_Read(&rx);
 8003b9e:	489d      	ldr	r0, [pc, #628]	@ (8003e14 <Control_Step+0x288>)
 8003ba0:	f001 fa14 	bl	8004fcc <RxSnapshot_Read>

    ControlInput_t  in;
    ControlOutput_t out;

    in.speed_ref_rpm = sup.speed_ref_rpm * MAX_SPEED_RPM;
 8003ba4:	4b9a      	ldr	r3, [pc, #616]	@ (8003e10 <Control_Step+0x284>)
 8003ba6:	edd3 7a03 	vldr	s15, [r3, #12]
 8003baa:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8003e18 <Control_Step+0x28c>
 8003bae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bb2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    in.steering_cmd  = sup.steering_cmd * MAX_TURN_RPM;
 8003bb6:	4b96      	ldr	r3, [pc, #600]	@ (8003e10 <Control_Step+0x284>)
 8003bb8:	edd3 7a04 	vldr	s15, [r3, #16]
 8003bbc:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8003e1c <Control_Step+0x290>
 8003bc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bc4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    const float_t total_max_requested = fabsf(in.speed_ref_rpm) + fabsf(in.steering_cmd);
 8003bc8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003bcc:	eeb0 7ae7 	vabs.f32	s14, s15
 8003bd0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003bd4:	eef0 7ae7 	vabs.f32	s15, s15
 8003bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bdc:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64

	if (total_max_requested > MAX_SPEED_RPM) {
 8003be0:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8003be4:	ed9f 7a8c 	vldr	s14, [pc, #560]	@ 8003e18 <Control_Step+0x28c>
 8003be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bf0:	dd17      	ble.n	8003c22 <Control_Step+0x96>
		const float_t scale = MAX_SPEED_RPM / total_max_requested;
 8003bf2:	eddf 6a89 	vldr	s13, [pc, #548]	@ 8003e18 <Control_Step+0x28c>
 8003bf6:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8003bfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bfe:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		in.speed_ref_rpm *= scale;
 8003c02:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003c06:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c0e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		in.steering_cmd *= scale;
 8003c12:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003c16:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c1e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	}

	in.rpm_sx_a = enc.wheel_speed_rpm[0];
 8003c22:	4b7a      	ldr	r3, [pc, #488]	@ (8003e0c <Control_Step+0x280>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	637b      	str	r3, [r7, #52]	@ 0x34
	in.rpm_dx_a = enc.wheel_speed_rpm[1];
 8003c28:	4b78      	ldr	r3, [pc, #480]	@ (8003e0c <Control_Step+0x280>)
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
	in.rpm_sx_p = enc.wheel_speed_rpm[2];
 8003c2e:	4b77      	ldr	r3, [pc, #476]	@ (8003e0c <Control_Step+0x280>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
	in.rpm_dx_p = enc.wheel_speed_rpm[3];
 8003c34:	4b75      	ldr	r3, [pc, #468]	@ (8003e0c <Control_Step+0x280>)
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	633b      	str	r3, [r7, #48]	@ 0x30

	const uint32_t all_fault_mask = FAULT_WHEEL_FL | FAULT_WHEEL_FR | FAULT_WHEEL_RL | FAULT_WHEEL_RR;
 8003c3a:	2378      	movs	r3, #120	@ 0x78
 8003c3c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	const bool use_open_loop = (sup.degraded_mask & all_fault_mask) == all_fault_mask;
 8003c3e:	4b74      	ldr	r3, [pc, #464]	@ (8003e10 <Control_Step+0x284>)
 8003c40:	685a      	ldr	r2, [r3, #4]
 8003c42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c44:	4013      	ands	r3, r2
 8003c46:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	bf0c      	ite	eq
 8003c4c:	2301      	moveq	r3, #1
 8003c4e:	2300      	movne	r3, #0
 8003c50:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

	const bool disable_steering = ((sup.degraded_mask & (FAULT_WHEEL_FL | FAULT_WHEEL_FR)) == (FAULT_WHEEL_FL | FAULT_WHEEL_FR)) ||
 8003c54:	4b6e      	ldr	r3, [pc, #440]	@ (8003e10 <Control_Step+0x284>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 0318 	and.w	r3, r3, #24
 8003c5c:	2b18      	cmp	r3, #24
 8003c5e:	d005      	beq.n	8003c6c <Control_Step+0xe0>
								  ((sup.degraded_mask & (FAULT_WHEEL_RL | FAULT_WHEEL_RR)) == (FAULT_WHEEL_RL | FAULT_WHEEL_RR));
 8003c60:	4b6b      	ldr	r3, [pc, #428]	@ (8003e10 <Control_Step+0x284>)
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 0360 	and.w	r3, r3, #96	@ 0x60
	const bool disable_steering = ((sup.degraded_mask & (FAULT_WHEEL_FL | FAULT_WHEEL_FR)) == (FAULT_WHEEL_FL | FAULT_WHEEL_FR)) ||
 8003c68:	2b60      	cmp	r3, #96	@ 0x60
 8003c6a:	d101      	bne.n	8003c70 <Control_Step+0xe4>
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e000      	b.n	8003c72 <Control_Step+0xe6>
 8003c70:	2300      	movs	r3, #0
 8003c72:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 8003c76:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8003c7a:	f003 0301 	and.w	r3, r3, #1
 8003c7e:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a

	if (disable_steering && (!use_open_loop)) {
 8003c82:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d009      	beq.n	8003c9e <Control_Step+0x112>
 8003c8a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8003c8e:	f083 0301 	eor.w	r3, r3, #1
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d002      	beq.n	8003c9e <Control_Step+0x112>
		in.steering_cmd = 0.0f;
 8003c98:	f04f 0300 	mov.w	r3, #0
 8003c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
	}

	if (use_open_loop) {
 8003c9e:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d05c      	beq.n	8003d60 <Control_Step+0x1d4>
		float_t u_left_rpm  = in.speed_ref_rpm - in.steering_cmd;
 8003ca6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003caa:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003cae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cb2:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		float_t u_right_rpm = in.speed_ref_rpm + in.steering_cmd;
 8003cb6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003cba:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cc2:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

		/* Rule 17.7: Valore di ritorno di funzioni non ignorato (se applicabile) */
		if (u_left_rpm > OPEN_LOOP_LIMIT)  { u_left_rpm = OPEN_LOOP_LIMIT; }
 8003cc6:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003cca:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8003e1c <Control_Step+0x290>
 8003cce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cd6:	dd01      	ble.n	8003cdc <Control_Step+0x150>
 8003cd8:	4b51      	ldr	r3, [pc, #324]	@ (8003e20 <Control_Step+0x294>)
 8003cda:	66fb      	str	r3, [r7, #108]	@ 0x6c
		if (u_left_rpm < -OPEN_LOOP_LIMIT) { u_left_rpm = -OPEN_LOOP_LIMIT; }
 8003cdc:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003ce0:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8003e24 <Control_Step+0x298>
 8003ce4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cec:	d501      	bpl.n	8003cf2 <Control_Step+0x166>
 8003cee:	4b4e      	ldr	r3, [pc, #312]	@ (8003e28 <Control_Step+0x29c>)
 8003cf0:	66fb      	str	r3, [r7, #108]	@ 0x6c

		if (u_right_rpm > OPEN_LOOP_LIMIT)  { u_right_rpm = OPEN_LOOP_LIMIT; }
 8003cf2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003cf6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8003e1c <Control_Step+0x290>
 8003cfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d02:	dd01      	ble.n	8003d08 <Control_Step+0x17c>
 8003d04:	4b46      	ldr	r3, [pc, #280]	@ (8003e20 <Control_Step+0x294>)
 8003d06:	66bb      	str	r3, [r7, #104]	@ 0x68
		if (u_right_rpm < -OPEN_LOOP_LIMIT) { u_right_rpm = -OPEN_LOOP_LIMIT; }
 8003d08:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003d0c:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8003e24 <Control_Step+0x298>
 8003d10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d18:	d501      	bpl.n	8003d1e <Control_Step+0x192>
 8003d1a:	4b43      	ldr	r3, [pc, #268]	@ (8003e28 <Control_Step+0x29c>)
 8003d1c:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Scaling rpm -> voltaggio */
        float u_left_v = MAX_ACTUATION_VOLTAGE * u_left_rpm / MAX_SPEED_RPM;
 8003d1e:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003d22:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8003d26:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003d2a:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8003e18 <Control_Step+0x28c>
 8003d2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d32:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
        float u_right_v = MAX_ACTUATION_VOLTAGE * u_right_rpm / MAX_SPEED_RPM;
 8003d36:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003d3a:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8003d3e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003d42:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8003e18 <Control_Step+0x28c>
 8003d46:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d4a:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		
        out.u_sx_a = u_left_v;
 8003d4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d50:	617b      	str	r3, [r7, #20]
		out.u_dx_a = u_right_v;
 8003d52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d54:	61bb      	str	r3, [r7, #24]
		out.u_sx_p = u_left_v;
 8003d56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003d58:	61fb      	str	r3, [r7, #28]
		out.u_dx_p = u_right_v;
 8003d5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d5c:	623b      	str	r3, [r7, #32]
 8003d5e:	e007      	b.n	8003d70 <Control_Step+0x1e4>
	}
	else {
		ControlLaw_Step(&in, &out);
 8003d60:	f107 0214 	add.w	r2, r7, #20
 8003d64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d68:	4611      	mov	r1, r2
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff fd16 	bl	800379c <ControlLaw_Step>
	}

	/* Gestione Fallback Encoders */
	const bool any_wheel_fault = ((sup.degraded_mask & all_fault_mask) != 0U) ||
 8003d70:	4b27      	ldr	r3, [pc, #156]	@ (8003e10 <Control_Step+0x284>)
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d76:	4013      	ands	r3, r2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d105      	bne.n	8003d88 <Control_Step+0x1fc>
								 ((sup.critical_mask & all_fault_mask) != 0U);
 8003d7c:	4b24      	ldr	r3, [pc, #144]	@ (8003e10 <Control_Step+0x284>)
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d82:	4013      	ands	r3, r2
	const bool any_wheel_fault = ((sup.degraded_mask & all_fault_mask) != 0U) ||
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d001      	beq.n	8003d8c <Control_Step+0x200>
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e000      	b.n	8003d8e <Control_Step+0x202>
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8003d92:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (any_wheel_fault && (!use_open_loop)) {
 8003d9e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d013      	beq.n	8003dce <Control_Step+0x242>
 8003da6:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8003daa:	f083 0301 	eor.w	r3, r3, #1
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00c      	beq.n	8003dce <Control_Step+0x242>
		Apply_Encoders_Fallback_Actuation(&out, sup);
 8003db4:	4b16      	ldr	r3, [pc, #88]	@ (8003e10 <Control_Step+0x284>)
 8003db6:	f107 0514 	add.w	r5, r7, #20
 8003dba:	466c      	mov	r4, sp
 8003dbc:	f103 020c 	add.w	r2, r3, #12
 8003dc0:	ca07      	ldmia	r2, {r0, r1, r2}
 8003dc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003dc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003dc8:	4628      	mov	r0, r5
 8003dca:	f7ff fdb1 	bl	8003930 <Apply_Encoders_Fallback_Actuation>
	}

	return out;
 8003dce:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8003dd2:	f107 0314 	add.w	r3, r7, #20
 8003dd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003dd8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003ddc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8003dde:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003de0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003de2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003de4:	ee06 0a10 	vmov	s12, r0
 8003de8:	ee06 1a90 	vmov	s13, r1
 8003dec:	ee07 2a10 	vmov	s14, r2
 8003df0:	ee07 3a90 	vmov	s15, r3

}
 8003df4:	eeb0 0a46 	vmov.f32	s0, s12
 8003df8:	eef0 0a66 	vmov.f32	s1, s13
 8003dfc:	eeb0 1a47 	vmov.f32	s2, s14
 8003e00:	eef0 1a67 	vmov.f32	s3, s15
 8003e04:	3770      	adds	r7, #112	@ 0x70
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bdb0      	pop	{r4, r5, r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	2000480c 	.word	0x2000480c
 8003e10:	20004834 	.word	0x20004834
 8003e14:	2000484c 	.word	0x2000484c
 8003e18:	43200000 	.word	0x43200000
 8003e1c:	42a00000 	.word	0x42a00000
 8003e20:	42a00000 	.word	0x42a00000
 8003e24:	c2a00000 	.word	0xc2a00000
 8003e28:	c2a00000 	.word	0xc2a00000

08003e2c <Encoder_ReadDelta>:
};

static uint32_t last_ticks[NUM_ENCODERS] = {0U, 0U, 0U, 0U};

EncoderStatus_t Encoder_ReadDelta(uint8_t encoder_id, int32_t *delta_ticks)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b087      	sub	sp, #28
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	4603      	mov	r3, r0
 8003e34:	6039      	str	r1, [r7, #0]
 8003e36:	71fb      	strb	r3, [r7, #7]

  TIM_HandleTypeDef *htim = enc_timers[encoder_id];
 8003e38:	79fb      	ldrb	r3, [r7, #7]
 8003e3a:	4a2f      	ldr	r2, [pc, #188]	@ (8003ef8 <Encoder_ReadDelta+0xcc>)
 8003e3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e40:	613b      	str	r3, [r7, #16]

  uint32_t current = __HAL_TIM_GET_COUNTER(htim);
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e48:	60fb      	str	r3, [r7, #12]
  uint32_t last    = last_ticks[encoder_id];
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	4a2b      	ldr	r2, [pc, #172]	@ (8003efc <Encoder_ReadDelta+0xd0>)
 8003e4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e52:	60bb      	str	r3, [r7, #8]

  int32_t delta_u;

  /* -------- Overflow / underflow (numerico) -------- */
  delta_u = current - last;
 8003e54:	68fa      	ldr	r2, [r7, #12]
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	617b      	str	r3, [r7, #20]
  if (delta_u > (ENCODER_TIMER_MAX / 2.0f))
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	ee07 3a90 	vmov	s15, r3
 8003e62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e66:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8003f00 <Encoder_ReadDelta+0xd4>
 8003e6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e72:	dd0e      	ble.n	8003e92 <Encoder_ReadDelta+0x66>
      delta_u -= ENCODER_TIMER_MAX;
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	ee07 3a90 	vmov	s15, r3
 8003e7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e7e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8003f04 <Encoder_ReadDelta+0xd8>
 8003e82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003e86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e8a:	ee17 3a90 	vmov	r3, s15
 8003e8e:	617b      	str	r3, [r7, #20]
 8003e90:	e019      	b.n	8003ec6 <Encoder_ReadDelta+0x9a>
  else if (delta_u < -(ENCODER_TIMER_MAX/ 2.0f))
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	ee07 3a90 	vmov	s15, r3
 8003e98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e9c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8003f08 <Encoder_ReadDelta+0xdc>
 8003ea0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ea8:	d50d      	bpl.n	8003ec6 <Encoder_ReadDelta+0x9a>
      delta_u += ENCODER_TIMER_MAX;
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	ee07 3a90 	vmov	s15, r3
 8003eb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003eb4:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8003f04 <Encoder_ReadDelta+0xd8>
 8003eb8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ebc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ec0:	ee17 3a90 	vmov	r3, s15
 8003ec4:	617b      	str	r3, [r7, #20]

  last_ticks[encoder_id] = current;
 8003ec6:	79fb      	ldrb	r3, [r7, #7]
 8003ec8:	490c      	ldr	r1, [pc, #48]	@ (8003efc <Encoder_ReadDelta+0xd0>)
 8003eca:	68fa      	ldr	r2, [r7, #12]
 8003ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

  /* -------- Plausibility fisica -------- */
  if (delta_u > MAX_DELTA_TICKS || delta_u < -MAX_DELTA_TICKS)
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	2b52      	cmp	r3, #82	@ 0x52
 8003ed4:	dc03      	bgt.n	8003ede <Encoder_ReadDelta+0xb2>
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	f113 0f52 	cmn.w	r3, #82	@ 0x52
 8003edc:	da01      	bge.n	8003ee2 <Encoder_ReadDelta+0xb6>
    return ENCODER_OVERFLOW;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e003      	b.n	8003eea <Encoder_ReadDelta+0xbe>

  *delta_ticks = delta_u;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	601a      	str	r2, [r3, #0]

  return ENCODER_OK;
 8003ee8:	2300      	movs	r3, #0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	371c      	adds	r7, #28
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	20000054 	.word	0x20000054
 8003efc:	20004874 	.word	0x20004874
 8003f00:	47000000 	.word	0x47000000
 8003f04:	47800000 	.word	0x47800000
 8003f08:	c7000000 	.word	0xc7000000

08003f0c <DeltaTicks_ToRPM>:
#define U_TRIG         2.0f     /* comando "non piccolo" (2volt) */
#define N_FAIL         20U


static float DeltaTicks_ToRPM(int32_t delta_ticks)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  return ((float)delta_ticks * 60.0f) / (TICKS_PER_REV * ENCODER_TASK_PERIOD_S);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	ee07 3a90 	vmov	s15, r3
 8003f1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f1e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003f40 <DeltaTicks_ToRPM+0x34>
 8003f22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f26:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8003f44 <DeltaTicks_ToRPM+0x38>
 8003f2a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003f2e:	eef0 7a66 	vmov.f32	s15, s13
}
 8003f32:	eeb0 0a67 	vmov.f32	s0, s15
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr
 8003f40:	42700000 	.word	0x42700000
 8003f44:	41c3d70a 	.word	0x41c3d70a

08003f48 <abs_f32>:

static float abs_f32(float x)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	ed87 0a01 	vstr	s0, [r7, #4]
    return (x < 0.0f) ? -x : x;
 8003f52:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f5e:	d504      	bpl.n	8003f6a <abs_f32+0x22>
 8003f60:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f64:	eef1 7a67 	vneg.f32	s15, s15
 8003f68:	e001      	b.n	8003f6e <abs_f32+0x26>
 8003f6a:	edd7 7a01 	vldr	s15, [r7, #4]
}
 8003f6e:	eeb0 0a67 	vmov.f32	s0, s15
 8003f72:	370c      	adds	r7, #12
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <Encoder_Init>:


/* ===== API ===== */
void Encoder_Init(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8003f80:	213c      	movs	r1, #60	@ 0x3c
 8003f82:	4808      	ldr	r0, [pc, #32]	@ (8003fa4 <Encoder_Init+0x28>)
 8003f84:	f004 fcca 	bl	800891c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8003f88:	213c      	movs	r1, #60	@ 0x3c
 8003f8a:	4807      	ldr	r0, [pc, #28]	@ (8003fa8 <Encoder_Init+0x2c>)
 8003f8c:	f004 fcc6 	bl	800891c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003f90:	213c      	movs	r1, #60	@ 0x3c
 8003f92:	4806      	ldr	r0, [pc, #24]	@ (8003fac <Encoder_Init+0x30>)
 8003f94:	f004 fcc2 	bl	800891c <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003f98:	213c      	movs	r1, #60	@ 0x3c
 8003f9a:	4805      	ldr	r0, [pc, #20]	@ (8003fb0 <Encoder_Init+0x34>)
 8003f9c:	f004 fcbe 	bl	800891c <HAL_TIM_Encoder_Start>
}
 8003fa0:	bf00      	nop
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	20004338 	.word	0x20004338
 8003fa8:	20004384 	.word	0x20004384
 8003fac:	200043d0 	.word	0x200043d0
 8003fb0:	2000441c 	.word	0x2000441c

08003fb4 <Encoder_hasNoFeedback>:

static bool Encoder_hasNoFeedback(uint8_t idx, float u_cmd, float rpm){
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	4603      	mov	r3, r0
 8003fbc:	ed87 0a02 	vstr	s0, [r7, #8]
 8003fc0:	edc7 0a01 	vstr	s1, [r7, #4]
 8003fc4:	73fb      	strb	r3, [r7, #15]
	static uint8_t stall_cnt[NUM_ENCODERS] = { 0U };
    bool fault = false;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	75fb      	strb	r3, [r7, #23]

    if ((stall_cnt[idx] >= N_FAIL) && (abs_f32(u_cmd) < U_TRIG))
 8003fca:	7bfb      	ldrb	r3, [r7, #15]
 8003fcc:	4a25      	ldr	r2, [pc, #148]	@ (8004064 <Encoder_hasNoFeedback+0xb0>)
 8003fce:	5cd3      	ldrb	r3, [r2, r3]
 8003fd0:	2b13      	cmp	r3, #19
 8003fd2:	d90f      	bls.n	8003ff4 <Encoder_hasNoFeedback+0x40>
 8003fd4:	ed97 0a02 	vldr	s0, [r7, #8]
 8003fd8:	f7ff ffb6 	bl	8003f48 <abs_f32>
 8003fdc:	eef0 7a40 	vmov.f32	s15, s0
 8003fe0:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8003fe4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fec:	d502      	bpl.n	8003ff4 <Encoder_hasNoFeedback+0x40>
    {
        fault = true;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	75fb      	strb	r3, [r7, #23]
 8003ff2:	e031      	b.n	8004058 <Encoder_hasNoFeedback+0xa4>
    }
    else
    {
        if ((abs_f32(u_cmd) > U_TRIG) && (abs_f32(rpm) < RPM_EPS))
 8003ff4:	ed97 0a02 	vldr	s0, [r7, #8]
 8003ff8:	f7ff ffa6 	bl	8003f48 <abs_f32>
 8003ffc:	eef0 7a40 	vmov.f32	s15, s0
 8004000:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004004:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800400c:	dd19      	ble.n	8004042 <Encoder_hasNoFeedback+0x8e>
 800400e:	ed97 0a01 	vldr	s0, [r7, #4]
 8004012:	f7ff ff99 	bl	8003f48 <abs_f32>
 8004016:	eef0 7a40 	vmov.f32	s15, s0
 800401a:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800401e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004026:	d50c      	bpl.n	8004042 <Encoder_hasNoFeedback+0x8e>
        {
            if (stall_cnt[idx] < N_FAIL)
 8004028:	7bfb      	ldrb	r3, [r7, #15]
 800402a:	4a0e      	ldr	r2, [pc, #56]	@ (8004064 <Encoder_hasNoFeedback+0xb0>)
 800402c:	5cd3      	ldrb	r3, [r2, r3]
 800402e:	2b13      	cmp	r3, #19
 8004030:	d80b      	bhi.n	800404a <Encoder_hasNoFeedback+0x96>
            {
                stall_cnt[idx]++;
 8004032:	7bfb      	ldrb	r3, [r7, #15]
 8004034:	4a0b      	ldr	r2, [pc, #44]	@ (8004064 <Encoder_hasNoFeedback+0xb0>)
 8004036:	5cd2      	ldrb	r2, [r2, r3]
 8004038:	3201      	adds	r2, #1
 800403a:	b2d1      	uxtb	r1, r2
 800403c:	4a09      	ldr	r2, [pc, #36]	@ (8004064 <Encoder_hasNoFeedback+0xb0>)
 800403e:	54d1      	strb	r1, [r2, r3]
            if (stall_cnt[idx] < N_FAIL)
 8004040:	e003      	b.n	800404a <Encoder_hasNoFeedback+0x96>
            }
        }
        else
        {
            stall_cnt[idx] = 0U;
 8004042:	7bfb      	ldrb	r3, [r7, #15]
 8004044:	4a07      	ldr	r2, [pc, #28]	@ (8004064 <Encoder_hasNoFeedback+0xb0>)
 8004046:	2100      	movs	r1, #0
 8004048:	54d1      	strb	r1, [r2, r3]
        }

        if (stall_cnt[idx] >= N_FAIL)
 800404a:	7bfb      	ldrb	r3, [r7, #15]
 800404c:	4a05      	ldr	r2, [pc, #20]	@ (8004064 <Encoder_hasNoFeedback+0xb0>)
 800404e:	5cd3      	ldrb	r3, [r2, r3]
 8004050:	2b13      	cmp	r3, #19
 8004052:	d901      	bls.n	8004058 <Encoder_hasNoFeedback+0xa4>
        {
            fault = true;
 8004054:	2301      	movs	r3, #1
 8004056:	75fb      	strb	r3, [r7, #23]
        }
    }

    return fault;
 8004058:	7dfb      	ldrb	r3, [r7, #23]
}
 800405a:	4618      	mov	r0, r3
 800405c:	3718      	adds	r7, #24
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	20004884 	.word	0x20004884

08004068 <Apply_Encoders_Fallback>:

/* ===================== Fallback logic ===================== */
static void Apply_Encoders_Fallback(EncoderSnapshot_t *snap, SupervisorSnapshot_t sup){
 8004068:	b084      	sub	sp, #16
 800406a:	b480      	push	{r7}
 800406c:	b08b      	sub	sp, #44	@ 0x2c
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
 8004072:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8004076:	e880 000e 	stmia.w	r0, {r1, r2, r3}

    bool fault_fl = (sup.degraded_mask & FAULT_WHEEL_FL) || (sup.critical_mask & FAULT_WHEEL_FL) ;
 800407a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800407c:	f003 0308 	and.w	r3, r3, #8
 8004080:	2b00      	cmp	r3, #0
 8004082:	d104      	bne.n	800408e <Apply_Encoders_Fallback+0x26>
 8004084:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <Apply_Encoders_Fallback+0x2a>
 800408e:	2301      	movs	r3, #1
 8004090:	e000      	b.n	8004094 <Apply_Encoders_Fallback+0x2c>
 8004092:	2300      	movs	r3, #0
 8004094:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004098:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    bool fault_fr = (sup.degraded_mask & FAULT_WHEEL_FR) || (sup.critical_mask & FAULT_WHEEL_FR);
 80040a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040a6:	f003 0310 	and.w	r3, r3, #16
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d104      	bne.n	80040b8 <Apply_Encoders_Fallback+0x50>
 80040ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040b0:	f003 0310 	and.w	r3, r3, #16
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <Apply_Encoders_Fallback+0x54>
 80040b8:	2301      	movs	r3, #1
 80040ba:	e000      	b.n	80040be <Apply_Encoders_Fallback+0x56>
 80040bc:	2300      	movs	r3, #0
 80040be:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80040c2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    bool fault_rl = (sup.degraded_mask & FAULT_WHEEL_RL) || (sup.critical_mask & FAULT_WHEEL_RL);
 80040ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d0:	f003 0320 	and.w	r3, r3, #32
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d104      	bne.n	80040e2 <Apply_Encoders_Fallback+0x7a>
 80040d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040da:	f003 0320 	and.w	r3, r3, #32
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <Apply_Encoders_Fallback+0x7e>
 80040e2:	2301      	movs	r3, #1
 80040e4:	e000      	b.n	80040e8 <Apply_Encoders_Fallback+0x80>
 80040e6:	2300      	movs	r3, #0
 80040e8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80040ec:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    bool fault_rr = (sup.degraded_mask & FAULT_WHEEL_RR) || (sup.critical_mask & FAULT_WHEEL_RR);
 80040f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d104      	bne.n	800410c <Apply_Encoders_Fallback+0xa4>
 8004102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004104:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <Apply_Encoders_Fallback+0xa8>
 800410c:	2301      	movs	r3, #1
 800410e:	e000      	b.n	8004112 <Apply_Encoders_Fallback+0xaa>
 8004110:	2300      	movs	r3, #0
 8004112:	f887 3020 	strb.w	r3, [r7, #32]
 8004116:	f897 3020 	ldrb.w	r3, [r7, #32]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	f887 3020 	strb.w	r3, [r7, #32]

    uint8_t n_fail =
            (uint8_t)((fault_fl ? 1U : 0U) + (fault_fr ? 1U : 0U) + (fault_rl ? 1U : 0U) + (fault_rr ? 1U : 0U));
 8004122:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <Apply_Encoders_Fallback+0xc6>
 800412a:	2201      	movs	r2, #1
 800412c:	e000      	b.n	8004130 <Apply_Encoders_Fallback+0xc8>
 800412e:	2200      	movs	r2, #0
 8004130:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004134:	2b00      	cmp	r3, #0
 8004136:	d001      	beq.n	800413c <Apply_Encoders_Fallback+0xd4>
 8004138:	2301      	movs	r3, #1
 800413a:	e000      	b.n	800413e <Apply_Encoders_Fallback+0xd6>
 800413c:	2300      	movs	r3, #0
 800413e:	4413      	add	r3, r2
 8004140:	b2db      	uxtb	r3, r3
 8004142:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8004146:	2a00      	cmp	r2, #0
 8004148:	d001      	beq.n	800414e <Apply_Encoders_Fallback+0xe6>
 800414a:	2201      	movs	r2, #1
 800414c:	e000      	b.n	8004150 <Apply_Encoders_Fallback+0xe8>
 800414e:	2200      	movs	r2, #0
 8004150:	4413      	add	r3, r2
 8004152:	b2db      	uxtb	r3, r3
 8004154:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004158:	2a00      	cmp	r2, #0
 800415a:	d001      	beq.n	8004160 <Apply_Encoders_Fallback+0xf8>
 800415c:	2201      	movs	r2, #1
 800415e:	e000      	b.n	8004162 <Apply_Encoders_Fallback+0xfa>
 8004160:	2200      	movs	r2, #0
    uint8_t n_fail =
 8004162:	4413      	add	r3, r2
 8004164:	77fb      	strb	r3, [r7, #31]

    float *rpm_fl = &snap->wheel_speed_rpm[0];
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	61bb      	str	r3, [r7, #24]
    float *rpm_fr = &snap->wheel_speed_rpm[1];
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	3304      	adds	r3, #4
 800416e:	617b      	str	r3, [r7, #20]
    float *rpm_rl = &snap->wheel_speed_rpm[2];
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	3308      	adds	r3, #8
 8004174:	613b      	str	r3, [r7, #16]
    float *rpm_rr = &snap->wheel_speed_rpm[3];
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	330c      	adds	r3, #12
 800417a:	60fb      	str	r3, [r7, #12]

    /* === 4 FAIL === */
    if (n_fail == 4U) {
 800417c:	7ffb      	ldrb	r3, [r7, #31]
 800417e:	2b04      	cmp	r3, #4
 8004180:	f000 80c4 	beq.w	800430c <Apply_Encoders_Fallback+0x2a4>
    	 */
    	return;
    }

    /* === 3 FAIL === */
    if (n_fail == 3U) {
 8004184:	7ffb      	ldrb	r3, [r7, #31]
 8004186:	2b03      	cmp	r3, #3
 8004188:	d130      	bne.n	80041ec <Apply_Encoders_Fallback+0x184>
        float ref;
        if (!fault_fl){
 800418a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800418e:	f083 0301 	eor.w	r3, r3, #1
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b00      	cmp	r3, #0
 8004196:	d003      	beq.n	80041a0 <Apply_Encoders_Fallback+0x138>
        	ref = *rpm_fl;
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	627b      	str	r3, [r7, #36]	@ 0x24
 800419e:	e018      	b.n	80041d2 <Apply_Encoders_Fallback+0x16a>
        }
        else if (!fault_fr){
 80041a0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80041a4:	f083 0301 	eor.w	r3, r3, #1
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <Apply_Encoders_Fallback+0x14e>
        	ref = *rpm_fr;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80041b4:	e00d      	b.n	80041d2 <Apply_Encoders_Fallback+0x16a>
        }
        else if (!fault_rl){
 80041b6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80041ba:	f083 0301 	eor.w	r3, r3, #1
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d003      	beq.n	80041cc <Apply_Encoders_Fallback+0x164>
        	ref = *rpm_rl;
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80041ca:	e002      	b.n	80041d2 <Apply_Encoders_Fallback+0x16a>
        }
        else{
        	ref = *rpm_rr;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        *rpm_fl = ref;
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041d6:	601a      	str	r2, [r3, #0]
        *rpm_fr = ref;
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041dc:	601a      	str	r2, [r3, #0]
        *rpm_rl = ref;
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041e2:	601a      	str	r2, [r3, #0]
        *rpm_rr = ref;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041e8:	601a      	str	r2, [r3, #0]
        return;
 80041ea:	e090      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
    }

    /* === 2 FAIL === */
    if (n_fail == 2U) {
 80041ec:	7ffb      	ldrb	r3, [r7, #31]
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	d165      	bne.n	80042be <Apply_Encoders_Fallback+0x256>

        /* stesso lato */
        if (fault_fl && fault_rl) {
 80041f2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00c      	beq.n	8004214 <Apply_Encoders_Fallback+0x1ac>
 80041fa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d008      	beq.n	8004214 <Apply_Encoders_Fallback+0x1ac>
            *rpm_fl = *rpm_fr;
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	601a      	str	r2, [r3, #0]
            *rpm_rl = *rpm_rr;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	601a      	str	r2, [r3, #0]
            return ;
 8004212:	e07c      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
        }

        if (fault_fr && fault_rr) {
 8004214:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00c      	beq.n	8004236 <Apply_Encoders_Fallback+0x1ce>
 800421c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d008      	beq.n	8004236 <Apply_Encoders_Fallback+0x1ce>
            *rpm_fr = *rpm_fl;
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	601a      	str	r2, [r3, #0]
            *rpm_rr = *rpm_rl;
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	601a      	str	r2, [r3, #0]
            return ;
 8004234:	e06b      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
        }


        /* stesso asse */
        if (fault_rl && fault_rr) {
 8004236:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00c      	beq.n	8004258 <Apply_Encoders_Fallback+0x1f0>
 800423e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d008      	beq.n	8004258 <Apply_Encoders_Fallback+0x1f0>
            *rpm_rl = *rpm_fl;
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	601a      	str	r2, [r3, #0]
            *rpm_rr = *rpm_fr;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	601a      	str	r2, [r3, #0]
            return ;
 8004256:	e05a      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
        }
        if (fault_fl && fault_fr) {
 8004258:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00c      	beq.n	800427a <Apply_Encoders_Fallback+0x212>
 8004260:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004264:	2b00      	cmp	r3, #0
 8004266:	d008      	beq.n	800427a <Apply_Encoders_Fallback+0x212>
            *rpm_fl = *rpm_rl;
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	601a      	str	r2, [r3, #0]
            *rpm_fr = *rpm_rr;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	601a      	str	r2, [r3, #0]
            return ;
 8004278:	e049      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
        }

        /* incrociati */
        if (fault_fl && fault_rr){
 800427a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00c      	beq.n	800429c <Apply_Encoders_Fallback+0x234>
 8004282:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d008      	beq.n	800429c <Apply_Encoders_Fallback+0x234>
        	*rpm_fl = *rpm_rl;
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	601a      	str	r2, [r3, #0]
        	*rpm_rr = *rpm_fr;
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	601a      	str	r2, [r3, #0]
        	return;
 800429a:	e038      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
        }

        if(fault_fr && fault_rl){
 800429c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00c      	beq.n	80042be <Apply_Encoders_Fallback+0x256>
 80042a4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d008      	beq.n	80042be <Apply_Encoders_Fallback+0x256>
        	*rpm_fr = *rpm_rr;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	601a      	str	r2, [r3, #0]
        	*rpm_rl = *rpm_fl;
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	601a      	str	r2, [r3, #0]
        	return;
 80042bc:	e027      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
        }
    }

    if (n_fail == 1U){
 80042be:	7ffb      	ldrb	r3, [r7, #31]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d124      	bne.n	800430e <Apply_Encoders_Fallback+0x2a6>
		if (fault_fl){
 80042c4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d004      	beq.n	80042d6 <Apply_Encoders_Fallback+0x26e>
			*rpm_fl = *rpm_rl;
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	601a      	str	r2, [r3, #0]
			return;
 80042d4:	e01b      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
		}
		if (fault_fr){
 80042d6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d004      	beq.n	80042e8 <Apply_Encoders_Fallback+0x280>
			*rpm_fr = *rpm_rr;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	601a      	str	r2, [r3, #0]
			return;
 80042e6:	e012      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
		}
		if (fault_rl){
 80042e8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d004      	beq.n	80042fa <Apply_Encoders_Fallback+0x292>
			*rpm_rl = *rpm_fl;
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	601a      	str	r2, [r3, #0]
			return;
 80042f8:	e009      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
		}
		if (fault_rr){
 80042fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d005      	beq.n	800430e <Apply_Encoders_Fallback+0x2a6>
			*rpm_rr = *rpm_fr;
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	601a      	str	r2, [r3, #0]
			return;
 800430a:	e000      	b.n	800430e <Apply_Encoders_Fallback+0x2a6>
    	return;
 800430c:	bf00      	nop
		}
    }
}
 800430e:	372c      	adds	r7, #44	@ 0x2c
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	b004      	add	sp, #16
 8004318:	4770      	bx	lr
	...

0800431c <Encoder_Step>:


void Encoder_Step(float last_cycle_cmd[4])
{
 800431c:	b590      	push	{r4, r7, lr}
 800431e:	b08b      	sub	sp, #44	@ 0x2c
 8004320:	af04      	add	r7, sp, #16
 8004322:	6078      	str	r0, [r7, #4]

  static EncoderSnapshot_t snap;
  uint32_t now = osKernelGetTickCount();
 8004324:	f009 fdaa 	bl	800de7c <osKernelGetTickCount>
 8004328:	6138      	str	r0, [r7, #16]
  snap.task_last_run_ms = now;
 800432a:	4a35      	ldr	r2, [pc, #212]	@ (8004400 <Encoder_Step+0xe4>)
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	6153      	str	r3, [r2, #20]

  uint8_t i;
  for (i = 0; i < NUM_ENCODERS; i++)
 8004330:	2300      	movs	r3, #0
 8004332:	75fb      	strb	r3, [r7, #23]
 8004334:	e040      	b.n	80043b8 <Encoder_Step+0x9c>
  {
    int32_t delta;

    EncoderStatus_t st = Encoder_ReadDelta(i, &delta);
 8004336:	f107 0208 	add.w	r2, r7, #8
 800433a:	7dfb      	ldrb	r3, [r7, #23]
 800433c:	4611      	mov	r1, r2
 800433e:	4618      	mov	r0, r3
 8004340:	f7ff fd74 	bl	8003e2c <Encoder_ReadDelta>
 8004344:	4603      	mov	r3, r0
 8004346:	73fb      	strb	r3, [r7, #15]

    if (st == ENCODER_OK)
 8004348:	7bfb      	ldrb	r3, [r7, #15]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d12c      	bne.n	80043a8 <Encoder_Step+0x8c>
    {
      snap.wheel_speed_rpm[i] = DeltaTicks_ToRPM(delta);
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	7dfc      	ldrb	r4, [r7, #23]
 8004352:	4618      	mov	r0, r3
 8004354:	f7ff fdda 	bl	8003f0c <DeltaTicks_ToRPM>
 8004358:	eef0 7a40 	vmov.f32	s15, s0
 800435c:	4a28      	ldr	r2, [pc, #160]	@ (8004400 <Encoder_Step+0xe4>)
 800435e:	00a3      	lsls	r3, r4, #2
 8004360:	4413      	add	r3, r2
 8004362:	edc3 7a00 	vstr	s15, [r3]
      snap.data_last_valid_ms[i] = now;
 8004366:	7dfb      	ldrb	r3, [r7, #23]
 8004368:	4925      	ldr	r1, [pc, #148]	@ (8004400 <Encoder_Step+0xe4>)
 800436a:	3306      	adds	r3, #6
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      snap.hasNoFeedback[i] = Encoder_hasNoFeedback(i, last_cycle_cmd[i], snap.wheel_speed_rpm[i]);
 8004372:	7dfb      	ldrb	r3, [r7, #23]
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	687a      	ldr	r2, [r7, #4]
 8004378:	4413      	add	r3, r2
 800437a:	edd3 7a00 	vldr	s15, [r3]
 800437e:	7dfb      	ldrb	r3, [r7, #23]
 8004380:	4a1f      	ldr	r2, [pc, #124]	@ (8004400 <Encoder_Step+0xe4>)
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	4413      	add	r3, r2
 8004386:	ed93 7a00 	vldr	s14, [r3]
 800438a:	7dfc      	ldrb	r4, [r7, #23]
 800438c:	7dfb      	ldrb	r3, [r7, #23]
 800438e:	eef0 0a47 	vmov.f32	s1, s14
 8004392:	eeb0 0a67 	vmov.f32	s0, s15
 8004396:	4618      	mov	r0, r3
 8004398:	f7ff fe0c 	bl	8003fb4 <Encoder_hasNoFeedback>
 800439c:	4603      	mov	r3, r0
 800439e:	461a      	mov	r2, r3
 80043a0:	4b17      	ldr	r3, [pc, #92]	@ (8004400 <Encoder_Step+0xe4>)
 80043a2:	4423      	add	r3, r4
 80043a4:	741a      	strb	r2, [r3, #16]
 80043a6:	e004      	b.n	80043b2 <Encoder_Step+0x96>
    }
    else{
        snap.hasNoFeedback[i] = true;
 80043a8:	7dfb      	ldrb	r3, [r7, #23]
 80043aa:	4a15      	ldr	r2, [pc, #84]	@ (8004400 <Encoder_Step+0xe4>)
 80043ac:	4413      	add	r3, r2
 80043ae:	2201      	movs	r2, #1
 80043b0:	741a      	strb	r2, [r3, #16]
  for (i = 0; i < NUM_ENCODERS; i++)
 80043b2:	7dfb      	ldrb	r3, [r7, #23]
 80043b4:	3301      	adds	r3, #1
 80043b6:	75fb      	strb	r3, [r7, #23]
 80043b8:	7dfb      	ldrb	r3, [r7, #23]
 80043ba:	2b03      	cmp	r3, #3
 80043bc:	d9bb      	bls.n	8004336 <Encoder_Step+0x1a>

  }


  static SupervisorSnapshot_t sup;
  SupervisorSnapshot_Read(&sup);
 80043be:	4811      	ldr	r0, [pc, #68]	@ (8004404 <Encoder_Step+0xe8>)
 80043c0:	f000 fe66 	bl	8005090 <SupervisorSnapshot_Read>


  if( (sup.degraded_mask & (FAULT_WHEEL_FL | FAULT_WHEEL_FR | FAULT_WHEEL_RL | FAULT_WHEEL_RR))
 80043c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004404 <Encoder_Step+0xe8>)
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d105      	bne.n	80043dc <Encoder_Step+0xc0>
		  || (sup.critical_mask & (FAULT_WHEEL_FL | FAULT_WHEEL_FR | FAULT_WHEEL_RL | FAULT_WHEEL_RR))){
 80043d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004404 <Encoder_Step+0xe8>)
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00a      	beq.n	80043f2 <Encoder_Step+0xd6>
	  Apply_Encoders_Fallback(&snap, sup);
 80043dc:	4b09      	ldr	r3, [pc, #36]	@ (8004404 <Encoder_Step+0xe8>)
 80043de:	466c      	mov	r4, sp
 80043e0:	f103 020c 	add.w	r2, r3, #12
 80043e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80043e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80043ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80043ec:	4804      	ldr	r0, [pc, #16]	@ (8004400 <Encoder_Step+0xe4>)
 80043ee:	f7ff fe3b 	bl	8004068 <Apply_Encoders_Fallback>
  }

  EncoderSnapshot_Write(&snap);
 80043f2:	4803      	ldr	r0, [pc, #12]	@ (8004400 <Encoder_Step+0xe4>)
 80043f4:	f000 fd5e 	bl	8004eb4 <EncoderSnapshot_Write>
}
 80043f8:	bf00      	nop
 80043fa:	371c      	adds	r7, #28
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd90      	pop	{r4, r7, pc}
 8004400:	20004888 	.word	0x20004888
 8004404:	200048b0 	.word	0x200048b0

08004408 <Led_TaskInit>:
#include "snapshot/rx_snapshot.h"

static int n = 0U;

void Led_TaskInit(void)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 800440c:	2200      	movs	r2, #0
 800440e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004412:	480b      	ldr	r0, [pc, #44]	@ (8004440 <Led_TaskInit+0x38>)
 8004414:	f003 f86e 	bl	80074f4 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(YELLOW_LED_LEFT_GPIO_Port, YELLOW_LED_LEFT_Pin, GPIO_PIN_RESET);
 8004418:	2200      	movs	r2, #0
 800441a:	2140      	movs	r1, #64	@ 0x40
 800441c:	4809      	ldr	r0, [pc, #36]	@ (8004444 <Led_TaskInit+0x3c>)
 800441e:	f003 f869 	bl	80074f4 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(YELLOW_LED_RIGHT_GPIO_Port, YELLOW_LED_RIGHT_Pin, GPIO_PIN_RESET);
 8004422:	2200      	movs	r2, #0
 8004424:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004428:	4806      	ldr	r0, [pc, #24]	@ (8004444 <Led_TaskInit+0x3c>)
 800442a:	f003 f863 	bl	80074f4 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 800442e:	2200      	movs	r2, #0
 8004430:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004434:	4803      	ldr	r0, [pc, #12]	@ (8004444 <Led_TaskInit+0x3c>)
 8004436:	f003 f85d 	bl	80074f4 <HAL_GPIO_WritePin>
}
 800443a:	bf00      	nop
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	48000400 	.word	0x48000400
 8004444:	48000800 	.word	0x48000800

08004448 <Led_TaskStep>:

void Led_TaskStep(){
 8004448:	b580      	push	{r7, lr}
 800444a:	af00      	add	r7, sp, #0
	static SupervisorSnapshot_t sup;
	static RxSnapshot_t rx;

	SupervisorSnapshot_Read(&sup);
 800444c:	4834      	ldr	r0, [pc, #208]	@ (8004520 <Led_TaskStep+0xd8>)
 800444e:	f000 fe1f 	bl	8005090 <SupervisorSnapshot_Read>
	RxSnapshot_Read(&rx);
 8004452:	4834      	ldr	r0, [pc, #208]	@ (8004524 <Led_TaskStep+0xdc>)
 8004454:	f000 fdba 	bl	8004fcc <RxSnapshot_Read>

	if ((sup.critical_mask != 0U) || (rx.payload.critical_mask != 0U)){
 8004458:	4b31      	ldr	r3, [pc, #196]	@ (8004520 <Led_TaskStep+0xd8>)
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d104      	bne.n	800446a <Led_TaskStep+0x22>
 8004460:	4b30      	ldr	r3, [pc, #192]	@ (8004524 <Led_TaskStep+0xdc>)
 8004462:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d006      	beq.n	8004478 <Led_TaskStep+0x30>
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 800446a:	2201      	movs	r2, #1
 800446c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004470:	482d      	ldr	r0, [pc, #180]	@ (8004528 <Led_TaskStep+0xe0>)
 8004472:	f003 f83f 	bl	80074f4 <HAL_GPIO_WritePin>
 8004476:	e020      	b.n	80044ba <Led_TaskStep+0x72>
	}
	else if (sup.degraded_mask != 0 || rx.payload.degraded_mask!=0){
 8004478:	4b29      	ldr	r3, [pc, #164]	@ (8004520 <Led_TaskStep+0xd8>)
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d104      	bne.n	800448a <Led_TaskStep+0x42>
 8004480:	4b28      	ldr	r3, [pc, #160]	@ (8004524 <Led_TaskStep+0xdc>)
 8004482:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d011      	beq.n	80044ae <Led_TaskStep+0x66>
		if(n == 5U){
 800448a:	4b28      	ldr	r3, [pc, #160]	@ (800452c <Led_TaskStep+0xe4>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	2b05      	cmp	r3, #5
 8004490:	d107      	bne.n	80044a2 <Led_TaskStep+0x5a>
			HAL_GPIO_TogglePin(RED_LED_GPIO_Port, RED_LED_Pin);
 8004492:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004496:	4824      	ldr	r0, [pc, #144]	@ (8004528 <Led_TaskStep+0xe0>)
 8004498:	f003 f844 	bl	8007524 <HAL_GPIO_TogglePin>
			n = 0U;
 800449c:	4b23      	ldr	r3, [pc, #140]	@ (800452c <Led_TaskStep+0xe4>)
 800449e:	2200      	movs	r2, #0
 80044a0:	601a      	str	r2, [r3, #0]
		}
		n ++;
 80044a2:	4b22      	ldr	r3, [pc, #136]	@ (800452c <Led_TaskStep+0xe4>)
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	3301      	adds	r3, #1
 80044a8:	4a20      	ldr	r2, [pc, #128]	@ (800452c <Led_TaskStep+0xe4>)
 80044aa:	6013      	str	r3, [r2, #0]
 80044ac:	e005      	b.n	80044ba <Led_TaskStep+0x72>
	}
	else{
		HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80044ae:	2200      	movs	r2, #0
 80044b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80044b4:	481c      	ldr	r0, [pc, #112]	@ (8004528 <Led_TaskStep+0xe0>)
 80044b6:	f003 f81d 	bl	80074f4 <HAL_GPIO_WritePin>
	}


	if(sup.current_action == CMD_GO_LEFT){
 80044ba:	4b19      	ldr	r3, [pc, #100]	@ (8004520 <Led_TaskStep+0xd8>)
 80044bc:	7d1b      	ldrb	r3, [r3, #20]
 80044be:	2b02      	cmp	r3, #2
 80044c0:	d105      	bne.n	80044ce <Led_TaskStep+0x86>
		HAL_GPIO_WritePin(YELLOW_LED_LEFT_GPIO_Port, YELLOW_LED_LEFT_Pin, GPIO_PIN_SET);
 80044c2:	2201      	movs	r2, #1
 80044c4:	2140      	movs	r1, #64	@ 0x40
 80044c6:	481a      	ldr	r0, [pc, #104]	@ (8004530 <Led_TaskStep+0xe8>)
 80044c8:	f003 f814 	bl	80074f4 <HAL_GPIO_WritePin>
 80044cc:	e004      	b.n	80044d8 <Led_TaskStep+0x90>
	}
	else{
		HAL_GPIO_WritePin(YELLOW_LED_LEFT_GPIO_Port, YELLOW_LED_LEFT_Pin, GPIO_PIN_RESET);
 80044ce:	2200      	movs	r2, #0
 80044d0:	2140      	movs	r1, #64	@ 0x40
 80044d2:	4817      	ldr	r0, [pc, #92]	@ (8004530 <Led_TaskStep+0xe8>)
 80044d4:	f003 f80e 	bl	80074f4 <HAL_GPIO_WritePin>
	}


	if(sup.current_action == CMD_GO_RIGHT){
 80044d8:	4b11      	ldr	r3, [pc, #68]	@ (8004520 <Led_TaskStep+0xd8>)
 80044da:	7d1b      	ldrb	r3, [r3, #20]
 80044dc:	2b03      	cmp	r3, #3
 80044de:	d106      	bne.n	80044ee <Led_TaskStep+0xa6>
		HAL_GPIO_WritePin(YELLOW_LED_RIGHT_GPIO_Port, YELLOW_LED_RIGHT_Pin, GPIO_PIN_SET);
 80044e0:	2201      	movs	r2, #1
 80044e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80044e6:	4812      	ldr	r0, [pc, #72]	@ (8004530 <Led_TaskStep+0xe8>)
 80044e8:	f003 f804 	bl	80074f4 <HAL_GPIO_WritePin>
 80044ec:	e005      	b.n	80044fa <Led_TaskStep+0xb2>

	}
	else{
		HAL_GPIO_WritePin(YELLOW_LED_RIGHT_GPIO_Port, YELLOW_LED_RIGHT_Pin, GPIO_PIN_RESET);
 80044ee:	2200      	movs	r2, #0
 80044f0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80044f4:	480e      	ldr	r0, [pc, #56]	@ (8004530 <Led_TaskStep+0xe8>)
 80044f6:	f002 fffd 	bl	80074f4 <HAL_GPIO_WritePin>
	}

	if(sup.current_action == CMD_ESTOP){
 80044fa:	4b09      	ldr	r3, [pc, #36]	@ (8004520 <Led_TaskStep+0xd8>)
 80044fc:	7d1b      	ldrb	r3, [r3, #20]
 80044fe:	2b07      	cmp	r3, #7
 8004500:	d106      	bne.n	8004510 <Led_TaskStep+0xc8>
		HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 8004502:	2201      	movs	r2, #1
 8004504:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004508:	4809      	ldr	r0, [pc, #36]	@ (8004530 <Led_TaskStep+0xe8>)
 800450a:	f002 fff3 	bl	80074f4 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
	}

}
 800450e:	e005      	b.n	800451c <Led_TaskStep+0xd4>
		HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 8004510:	2200      	movs	r2, #0
 8004512:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004516:	4806      	ldr	r0, [pc, #24]	@ (8004530 <Led_TaskStep+0xe8>)
 8004518:	f002 ffec 	bl	80074f4 <HAL_GPIO_WritePin>
}
 800451c:	bf00      	nop
 800451e:	bd80      	pop	{r7, pc}
 8004520:	200048cc 	.word	0x200048cc
 8004524:	200048e4 	.word	0x200048e4
 8004528:	48000400 	.word	0x48000400
 800452c:	200048c8 	.word	0x200048c8
 8004530:	48000800 	.word	0x48000800

08004534 <CommUnpackStatusToStr>:
#include "snapshot/supervisor_snapshot.h"

#include "shared_headers/board1_faults.h"
#include "shared_headers/board2_faults.h"
static const char *CommUnpackStatusToStr(CommUnpackStatus_t s)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	4603      	mov	r3, r0
 800453c:	71fb      	strb	r3, [r7, #7]
    switch (s)
 800453e:	79fb      	ldrb	r3, [r7, #7]
 8004540:	2b03      	cmp	r3, #3
 8004542:	d813      	bhi.n	800456c <CommUnpackStatusToStr+0x38>
 8004544:	a201      	add	r2, pc, #4	@ (adr r2, 800454c <CommUnpackStatusToStr+0x18>)
 8004546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454a:	bf00      	nop
 800454c:	0800455d 	.word	0x0800455d
 8004550:	08004561 	.word	0x08004561
 8004554:	08004565 	.word	0x08004565
 8004558:	08004569 	.word	0x08004569
    {
        case COMM_UNPACK_OK:   return "OK";
 800455c:	4b07      	ldr	r3, [pc, #28]	@ (800457c <CommUnpackStatusToStr+0x48>)
 800455e:	e006      	b.n	800456e <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_NULL: return "NULL";
 8004560:	4b07      	ldr	r3, [pc, #28]	@ (8004580 <CommUnpackStatusToStr+0x4c>)
 8004562:	e004      	b.n	800456e <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_LEN:  return "LEN";
 8004564:	4b07      	ldr	r3, [pc, #28]	@ (8004584 <CommUnpackStatusToStr+0x50>)
 8004566:	e002      	b.n	800456e <CommUnpackStatusToStr+0x3a>
        case COMM_UNPACK_CRC:  return "CRC";
 8004568:	4b07      	ldr	r3, [pc, #28]	@ (8004588 <CommUnpackStatusToStr+0x54>)
 800456a:	e000      	b.n	800456e <CommUnpackStatusToStr+0x3a>
        default:               return "UNK";
 800456c:	4b07      	ldr	r3, [pc, #28]	@ (800458c <CommUnpackStatusToStr+0x58>)
    }
}
 800456e:	4618      	mov	r0, r3
 8004570:	370c      	adds	r7, #12
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	08016344 	.word	0x08016344
 8004580:	08016348 	.word	0x08016348
 8004584:	08016350 	.word	0x08016350
 8004588:	08016354 	.word	0x08016354
 800458c:	08016358 	.word	0x08016358

08004590 <B1FaultFlagsToStr>:

void B1FaultFlagsToStr(uint32_t flags, char *buf, size_t len)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
    if (!buf || len == 0) return;
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d06c      	beq.n	800467c <B1FaultFlagsToStr+0xec>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d069      	beq.n	800467c <B1FaultFlagsToStr+0xec>

    buf[0] = '\0';
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	2200      	movs	r2, #0
 80045ac:	701a      	strb	r2, [r3, #0]

    if (flags == FAULT_NONE) {
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d105      	bne.n	80045c0 <B1FaultFlagsToStr+0x30>
        strncpy(buf, "NONE", len);
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	4933      	ldr	r1, [pc, #204]	@ (8004684 <B1FaultFlagsToStr+0xf4>)
 80045b8:	68b8      	ldr	r0, [r7, #8]
 80045ba:	f00e f890 	bl	80126de <strncpy>
        return;
 80045be:	e05e      	b.n	800467e <B1FaultFlagsToStr+0xee>
    }
    if (flags & FAULT_TEMP) 	strncat(buf, "TEMP-",len);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d004      	beq.n	80045d4 <B1FaultFlagsToStr+0x44>
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	492e      	ldr	r1, [pc, #184]	@ (8004688 <B1FaultFlagsToStr+0xf8>)
 80045ce:	68b8      	ldr	r0, [r7, #8]
 80045d0:	f00e f872 	bl	80126b8 <strncat>
    if (flags & FAULT_BATT) 	strncat(buf, "BATT-",len);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f003 0302 	and.w	r3, r3, #2
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d004      	beq.n	80045e8 <B1FaultFlagsToStr+0x58>
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	492a      	ldr	r1, [pc, #168]	@ (800468c <B1FaultFlagsToStr+0xfc>)
 80045e2:	68b8      	ldr	r0, [r7, #8]
 80045e4:	f00e f868 	bl	80126b8 <strncat>
    if (flags & FAULT_RX) 		strncat(buf, "RX-",len);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f003 0304 	and.w	r3, r3, #4
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d004      	beq.n	80045fc <B1FaultFlagsToStr+0x6c>
 80045f2:	687a      	ldr	r2, [r7, #4]
 80045f4:	4926      	ldr	r1, [pc, #152]	@ (8004690 <B1FaultFlagsToStr+0x100>)
 80045f6:	68b8      	ldr	r0, [r7, #8]
 80045f8:	f00e f85e 	bl	80126b8 <strncat>
    if (flags & FAULT_WHEEL_FL) strncat(buf, "FL-", len);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b00      	cmp	r3, #0
 8004604:	d004      	beq.n	8004610 <B1FaultFlagsToStr+0x80>
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	4922      	ldr	r1, [pc, #136]	@ (8004694 <B1FaultFlagsToStr+0x104>)
 800460a:	68b8      	ldr	r0, [r7, #8]
 800460c:	f00e f854 	bl	80126b8 <strncat>
    if (flags & FAULT_WHEEL_FR) strncat(buf, "FR-", len);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f003 0310 	and.w	r3, r3, #16
 8004616:	2b00      	cmp	r3, #0
 8004618:	d004      	beq.n	8004624 <B1FaultFlagsToStr+0x94>
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	491e      	ldr	r1, [pc, #120]	@ (8004698 <B1FaultFlagsToStr+0x108>)
 800461e:	68b8      	ldr	r0, [r7, #8]
 8004620:	f00e f84a 	bl	80126b8 <strncat>
    if (flags & FAULT_WHEEL_RL) strncat(buf, "RL-", len);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f003 0320 	and.w	r3, r3, #32
 800462a:	2b00      	cmp	r3, #0
 800462c:	d004      	beq.n	8004638 <B1FaultFlagsToStr+0xa8>
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	491a      	ldr	r1, [pc, #104]	@ (800469c <B1FaultFlagsToStr+0x10c>)
 8004632:	68b8      	ldr	r0, [r7, #8]
 8004634:	f00e f840 	bl	80126b8 <strncat>
    if (flags & FAULT_WHEEL_RR) strncat(buf, "RR-", len);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800463e:	2b00      	cmp	r3, #0
 8004640:	d004      	beq.n	800464c <B1FaultFlagsToStr+0xbc>
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	4916      	ldr	r1, [pc, #88]	@ (80046a0 <B1FaultFlagsToStr+0x110>)
 8004646:	68b8      	ldr	r0, [r7, #8]
 8004648:	f00e f836 	bl	80126b8 <strncat>
    if (flags & FAULT_B2_SUP)   strncat(buf, "B2SUP-", len);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004652:	2b00      	cmp	r3, #0
 8004654:	d004      	beq.n	8004660 <B1FaultFlagsToStr+0xd0>
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	4912      	ldr	r1, [pc, #72]	@ (80046a4 <B1FaultFlagsToStr+0x114>)
 800465a:	68b8      	ldr	r0, [r7, #8]
 800465c:	f00e f82c 	bl	80126b8 <strncat>

    size_t l = strlen(buf);
 8004660:	68b8      	ldr	r0, [r7, #8]
 8004662:	f7fb fe2d 	bl	80002c0 <strlen>
 8004666:	6178      	str	r0, [r7, #20]
    if (l > 0) buf[l - 1] = '\0';
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d007      	beq.n	800467e <B1FaultFlagsToStr+0xee>
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	3b01      	subs	r3, #1
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	4413      	add	r3, r2
 8004676:	2200      	movs	r2, #0
 8004678:	701a      	strb	r2, [r3, #0]
 800467a:	e000      	b.n	800467e <B1FaultFlagsToStr+0xee>
    if (!buf || len == 0) return;
 800467c:	bf00      	nop
}
 800467e:	3718      	adds	r7, #24
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}
 8004684:	0801635c 	.word	0x0801635c
 8004688:	08016364 	.word	0x08016364
 800468c:	0801636c 	.word	0x0801636c
 8004690:	08016374 	.word	0x08016374
 8004694:	08016378 	.word	0x08016378
 8004698:	0801637c 	.word	0x0801637c
 800469c:	08016380 	.word	0x08016380
 80046a0:	08016384 	.word	0x08016384
 80046a4:	08016388 	.word	0x08016388

080046a8 <B2FaultFlagsToStr>:


void B2FaultFlagsToStr(uint32_t flags, char *buf, size_t len)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b086      	sub	sp, #24
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	60b9      	str	r1, [r7, #8]
 80046b2:	607a      	str	r2, [r7, #4]
    if (!buf || len == 0) return;
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d044      	beq.n	8004744 <B2FaultFlagsToStr+0x9c>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d041      	beq.n	8004744 <B2FaultFlagsToStr+0x9c>

    buf[0] = '\0';
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2200      	movs	r2, #0
 80046c4:	701a      	strb	r2, [r3, #0]

    if (flags == FAULT_NONE) {
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d105      	bne.n	80046d8 <B2FaultFlagsToStr+0x30>
        strncpy(buf, "NONE", len);
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	491f      	ldr	r1, [pc, #124]	@ (800474c <B2FaultFlagsToStr+0xa4>)
 80046d0:	68b8      	ldr	r0, [r7, #8]
 80046d2:	f00e f804 	bl	80126de <strncpy>
        return;
 80046d6:	e036      	b.n	8004746 <B2FaultFlagsToStr+0x9e>
    }

    if (flags & FAULT_BLE)     strncat(buf, "BLE-", len);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d004      	beq.n	80046ec <B2FaultFlagsToStr+0x44>
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	491a      	ldr	r1, [pc, #104]	@ (8004750 <B2FaultFlagsToStr+0xa8>)
 80046e6:	68b8      	ldr	r0, [r7, #8]
 80046e8:	f00d ffe6 	bl	80126b8 <strncat>
    if (flags & FAULT_IMU)     strncat(buf, "IMU-", len);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d004      	beq.n	8004700 <B2FaultFlagsToStr+0x58>
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	4916      	ldr	r1, [pc, #88]	@ (8004754 <B2FaultFlagsToStr+0xac>)
 80046fa:	68b8      	ldr	r0, [r7, #8]
 80046fc:	f00d ffdc 	bl	80126b8 <strncat>
    if (flags & FAULT_RX)	   strncat(buf, "RX-", len);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f003 0304 	and.w	r3, r3, #4
 8004706:	2b00      	cmp	r3, #0
 8004708:	d004      	beq.n	8004714 <B2FaultFlagsToStr+0x6c>
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	4912      	ldr	r1, [pc, #72]	@ (8004758 <B2FaultFlagsToStr+0xb0>)
 800470e:	68b8      	ldr	r0, [r7, #8]
 8004710:	f00d ffd2 	bl	80126b8 <strncat>
    if (flags & FAULT_B1_SUP)  strncat(buf, "B1SUP-", len);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f003 0308 	and.w	r3, r3, #8
 800471a:	2b00      	cmp	r3, #0
 800471c:	d004      	beq.n	8004728 <B2FaultFlagsToStr+0x80>
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	490e      	ldr	r1, [pc, #56]	@ (800475c <B2FaultFlagsToStr+0xb4>)
 8004722:	68b8      	ldr	r0, [r7, #8]
 8004724:	f00d ffc8 	bl	80126b8 <strncat>

    size_t l = strlen(buf);
 8004728:	68b8      	ldr	r0, [r7, #8]
 800472a:	f7fb fdc9 	bl	80002c0 <strlen>
 800472e:	6178      	str	r0, [r7, #20]
    if (l > 0) buf[l - 1] = '\0';
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d007      	beq.n	8004746 <B2FaultFlagsToStr+0x9e>
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	3b01      	subs	r3, #1
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	4413      	add	r3, r2
 800473e:	2200      	movs	r2, #0
 8004740:	701a      	strb	r2, [r3, #0]
 8004742:	e000      	b.n	8004746 <B2FaultFlagsToStr+0x9e>
    if (!buf || len == 0) return;
 8004744:	bf00      	nop
}
 8004746:	3718      	adds	r7, #24
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	0801635c 	.word	0x0801635c
 8004750:	08016390 	.word	0x08016390
 8004754:	08016398 	.word	0x08016398
 8004758:	08016374 	.word	0x08016374
 800475c:	080163a0 	.word	0x080163a0

08004760 <Log_FormatSnapshot>:
void Log_FormatSnapshot(char *buf,
                        unsigned buf_len,
                        const EncoderSnapshot_t *enc,
                        const BoardHealthSnapshot_t *bh,
						const RxSnapshot_t *rx)
{
 8004760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004764:	b0fd      	sub	sp, #500	@ 0x1f4
 8004766:	af24      	add	r7, sp, #144	@ 0x90
 8004768:	f507 74b0 	add.w	r4, r7, #352	@ 0x160
 800476c:	f5a4 7482 	sub.w	r4, r4, #260	@ 0x104
 8004770:	6020      	str	r0, [r4, #0]
 8004772:	f507 70b0 	add.w	r0, r7, #352	@ 0x160
 8004776:	f5a0 7084 	sub.w	r0, r0, #264	@ 0x108
 800477a:	6001      	str	r1, [r0, #0]
 800477c:	f507 71b0 	add.w	r1, r7, #352	@ 0x160
 8004780:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 8004784:	600a      	str	r2, [r1, #0]
 8004786:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 800478a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800478e:	6013      	str	r3, [r2, #0]
    if (!buf || !enc || !bh || !rx)
 8004790:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004794:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	f000 8127 	beq.w	80049ee <Log_FormatSnapshot+0x28e>
 80047a0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80047a4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	f000 811f 	beq.w	80049ee <Log_FormatSnapshot+0x28e>
 80047b0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80047b4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	f000 8117 	beq.w	80049ee <Log_FormatSnapshot+0x28e>
 80047c0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f000 8112 	beq.w	80049ee <Log_FormatSnapshot+0x28e>
    char b1_degr[64];
    char b2_crit[64];
    char b2_degr[64];

    static SupervisorSnapshot_t sup;
    SupervisorSnapshot_Read(&sup);
 80047ca:	488c      	ldr	r0, [pc, #560]	@ (80049fc <Log_FormatSnapshot+0x29c>)
 80047cc:	f000 fc60 	bl	8005090 <SupervisorSnapshot_Read>

    B1FaultFlagsToStr(sup.critical_mask, b1_crit, sizeof(b1_crit));
 80047d0:	4b8a      	ldr	r3, [pc, #552]	@ (80049fc <Log_FormatSnapshot+0x29c>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 80047d8:	2240      	movs	r2, #64	@ 0x40
 80047da:	4618      	mov	r0, r3
 80047dc:	f7ff fed8 	bl	8004590 <B1FaultFlagsToStr>
    B1FaultFlagsToStr(sup.degraded_mask, b1_degr, sizeof(b1_degr));
 80047e0:	4b86      	ldr	r3, [pc, #536]	@ (80049fc <Log_FormatSnapshot+0x29c>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	f107 01e0 	add.w	r1, r7, #224	@ 0xe0
 80047e8:	2240      	movs	r2, #64	@ 0x40
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff fed0 	bl	8004590 <B1FaultFlagsToStr>
    B2FaultFlagsToStr(rx->payload.critical_mask, b2_crit, sizeof(b2_crit));
 80047f0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80047f4:	f8d3 3005 	ldr.w	r3, [r3, #5]
 80047f8:	f107 01a0 	add.w	r1, r7, #160	@ 0xa0
 80047fc:	2240      	movs	r2, #64	@ 0x40
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff ff52 	bl	80046a8 <B2FaultFlagsToStr>
    B2FaultFlagsToStr(rx->payload.degraded_mask, b2_degr, sizeof(b2_degr));
 8004804:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004808:	f8d3 3001 	ldr.w	r3, [r3, #1]
 800480c:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 8004810:	2240      	movs	r2, #64	@ 0x40
 8004812:	4618      	mov	r0, r3
 8004814:	f7ff ff48 	bl	80046a8 <B2FaultFlagsToStr>
        "RX t = %u | last=%s | valid_t=%u\r\n"

        "RX PAYLOAD | x=%.2f | y=%.2f | cmd=%u | criticalB2=%s | degradedB2=%s | alive=%lu\r\n"
        "criticalB1=%s | degradedB1=%s\r\n\r\n",

        (unsigned)enc->task_last_run_ms,
 8004818:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800481c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	64fb      	str	r3, [r7, #76]	@ 0x4c
        enc->wheel_speed_rpm[0], (unsigned)enc->data_last_valid_ms[0],
 8004826:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800482a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	681b      	ldr	r3, [r3, #0]
    snprintf(
 8004832:	4618      	mov	r0, r3
 8004834:	f7fb feb0 	bl	8000598 <__aeabi_f2d>
 8004838:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
        enc->wheel_speed_rpm[0], (unsigned)enc->data_last_valid_ms[0],
 800483c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004840:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	699a      	ldr	r2, [r3, #24]
 8004848:	64ba      	str	r2, [r7, #72]	@ 0x48
        enc->wheel_speed_rpm[1], (unsigned)enc->data_last_valid_ms[1],
 800484a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800484e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
    snprintf(
 8004856:	4618      	mov	r0, r3
 8004858:	f7fb fe9e 	bl	8000598 <__aeabi_f2d>
 800485c:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
        enc->wheel_speed_rpm[1], (unsigned)enc->data_last_valid_ms[1],
 8004860:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004864:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	69d9      	ldr	r1, [r3, #28]
 800486c:	6379      	str	r1, [r7, #52]	@ 0x34
        enc->wheel_speed_rpm[2], (unsigned)enc->data_last_valid_ms[2],
 800486e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004872:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689b      	ldr	r3, [r3, #8]
    snprintf(
 800487a:	4618      	mov	r0, r3
 800487c:	f7fb fe8c 	bl	8000598 <__aeabi_f2d>
 8004880:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
        enc->wheel_speed_rpm[2], (unsigned)enc->data_last_valid_ms[2],
 8004884:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004888:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	6a1c      	ldr	r4, [r3, #32]
 8004890:	633c      	str	r4, [r7, #48]	@ 0x30
        enc->wheel_speed_rpm[3], (unsigned)enc->data_last_valid_ms[3],
 8004892:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004896:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68db      	ldr	r3, [r3, #12]
    snprintf(
 800489e:	4618      	mov	r0, r3
 80048a0:	f7fb fe7a 	bl	8000598 <__aeabi_f2d>
 80048a4:	e9c7 0108 	strd	r0, r1, [r7, #32]
        enc->wheel_speed_rpm[3], (unsigned)enc->data_last_valid_ms[3],
 80048a8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80048ac:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 80048b4:	61fd      	str	r5, [r7, #28]

        (unsigned)bh->task_last_run_ms,
 80048b6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80048ba:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689e      	ldr	r6, [r3, #8]
 80048c2:	61be      	str	r6, [r7, #24]
        bh->temperature_degC,
 80048c4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80048c8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
    snprintf(
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7fb fe61 	bl	8000598 <__aeabi_f2d>
 80048d6:	4682      	mov	sl, r0
 80048d8:	468b      	mov	fp, r1
        (unsigned)bh->temp_last_valid_ms,
 80048da:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80048de:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68de      	ldr	r6, [r3, #12]
 80048e6:	617e      	str	r6, [r7, #20]
        bh->battery_pct,
 80048e8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80048ec:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
    snprintf(
 80048f4:	4618      	mov	r0, r3
 80048f6:	f7fb fe4f 	bl	8000598 <__aeabi_f2d>
 80048fa:	4680      	mov	r8, r0
 80048fc:	4689      	mov	r9, r1
        (unsigned)bh->batt_last_valid_ms,
 80048fe:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004902:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	6919      	ldr	r1, [r3, #16]
 800490a:	6139      	str	r1, [r7, #16]

        (unsigned)rx->task_last_run_ms,
 800490c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004910:	6a1c      	ldr	r4, [r3, #32]
 8004912:	60fc      	str	r4, [r7, #12]
        CommUnpackStatusToStr(rx->last_event),
 8004914:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004918:	7f1b      	ldrb	r3, [r3, #28]
    snprintf(
 800491a:	4618      	mov	r0, r3
 800491c:	f7ff fe0a 	bl	8004534 <CommUnpackStatusToStr>
 8004920:	60b8      	str	r0, [r7, #8]
        (unsigned)rx->data_last_valid_ms,
 8004922:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004926:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8004928:	607d      	str	r5, [r7, #4]

        rx->payload.x_norm,
 800492a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800492e:	f8d3 300e 	ldr.w	r3, [r3, #14]
    snprintf(
 8004932:	4618      	mov	r0, r3
 8004934:	f7fb fe30 	bl	8000598 <__aeabi_f2d>
 8004938:	4604      	mov	r4, r0
 800493a:	460d      	mov	r5, r1
        rx->payload.y_norm,
 800493c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004940:	f8d3 3012 	ldr.w	r3, [r3, #18]
    snprintf(
 8004944:	4618      	mov	r0, r3
 8004946:	f7fb fe27 	bl	8000598 <__aeabi_f2d>
        rx->payload.command,
 800494a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800494e:	781b      	ldrb	r3, [r3, #0]
    snprintf(
 8004950:	603b      	str	r3, [r7, #0]
		b2_crit,
		b2_degr,
        rx->payload.alive_counter,
 8004952:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8004956:	699a      	ldr	r2, [r3, #24]
    snprintf(
 8004958:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800495c:	f5a3 7c84 	sub.w	ip, r3, #264	@ 0x108
 8004960:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004964:	f5a3 7682 	sub.w	r6, r3, #260	@ 0x104
 8004968:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 800496c:	9323      	str	r3, [sp, #140]	@ 0x8c
 800496e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8004972:	9322      	str	r3, [sp, #136]	@ 0x88
 8004974:	9221      	str	r2, [sp, #132]	@ 0x84
 8004976:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800497a:	9320      	str	r3, [sp, #128]	@ 0x80
 800497c:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8004980:	931f      	str	r3, [sp, #124]	@ 0x7c
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	931e      	str	r3, [sp, #120]	@ 0x78
 8004986:	e9cd 011c 	strd	r0, r1, [sp, #112]	@ 0x70
 800498a:	e9cd 451a 	strd	r4, r5, [sp, #104]	@ 0x68
 800498e:	687d      	ldr	r5, [r7, #4]
 8004990:	9519      	str	r5, [sp, #100]	@ 0x64
 8004992:	68bd      	ldr	r5, [r7, #8]
 8004994:	9518      	str	r5, [sp, #96]	@ 0x60
 8004996:	68fc      	ldr	r4, [r7, #12]
 8004998:	9417      	str	r4, [sp, #92]	@ 0x5c
 800499a:	6939      	ldr	r1, [r7, #16]
 800499c:	9116      	str	r1, [sp, #88]	@ 0x58
 800499e:	e9cd 8914 	strd	r8, r9, [sp, #80]	@ 0x50
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	9212      	str	r2, [sp, #72]	@ 0x48
 80049a6:	e9cd ab10 	strd	sl, fp, [sp, #64]	@ 0x40
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	930f      	str	r3, [sp, #60]	@ 0x3c
 80049ae:	69fd      	ldr	r5, [r7, #28]
 80049b0:	950e      	str	r5, [sp, #56]	@ 0x38
 80049b2:	ed97 7b08 	vldr	d7, [r7, #32]
 80049b6:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80049ba:	6b3c      	ldr	r4, [r7, #48]	@ 0x30
 80049bc:	940a      	str	r4, [sp, #40]	@ 0x28
 80049be:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80049c2:	ed8d 7b08 	vstr	d7, [sp, #32]
 80049c6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80049c8:	9106      	str	r1, [sp, #24]
 80049ca:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 80049ce:	ed8d 7b04 	vstr	d7, [sp, #16]
 80049d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049d4:	9202      	str	r2, [sp, #8]
 80049d6:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80049da:	ed8d 7b00 	vstr	d7, [sp]
 80049de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049e0:	4a07      	ldr	r2, [pc, #28]	@ (8004a00 <Log_FormatSnapshot+0x2a0>)
 80049e2:	f8dc 1000 	ldr.w	r1, [ip]
 80049e6:	6830      	ldr	r0, [r6, #0]
 80049e8:	f00d fd2e 	bl	8012448 <sniprintf>
 80049ec:	e000      	b.n	80049f0 <Log_FormatSnapshot+0x290>
        return;
 80049ee:	bf00      	nop
		b1_crit,
		b1_degr
    );

}
 80049f0:	f507 77b2 	add.w	r7, r7, #356	@ 0x164
 80049f4:	46bd      	mov	sp, r7
 80049f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049fa:	bf00      	nop
 80049fc:	2000490c 	.word	0x2000490c
 8004a00:	080163a8 	.word	0x080163a8

08004a04 <_write>:
#include "log/wcet_monitor.h"

#define LOG_BUF_LEN          512

int _write(int file, char *ptr, int len)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	b29a      	uxth	r2, r3
 8004a14:	f04f 33ff 	mov.w	r3, #4294967295
 8004a18:	68b9      	ldr	r1, [r7, #8]
 8004a1a:	4804      	ldr	r0, [pc, #16]	@ (8004a2c <_write+0x28>)
 8004a1c:	f004 fbe2 	bl	80091e4 <HAL_UART_Transmit>
    return len;
 8004a20:	687b      	ldr	r3, [r7, #4]
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3710      	adds	r7, #16
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
 8004a2a:	bf00      	nop
 8004a2c:	20004468 	.word	0x20004468

08004a30 <Log_TaskStep>:


void Log_TaskStep(void)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b09c      	sub	sp, #112	@ 0x70
 8004a34:	af02      	add	r7, sp, #8

    EncoderSnapshot_t enc;
    BoardHealthSnapshot_t bh;
    RxSnapshot_t rx;

    EncoderSnapshot_Read(&enc);
 8004a36:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f000 fa62 	bl	8004f04 <EncoderSnapshot_Read>
    BoardHealthSnapshot_Read(&bh);
 8004a40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004a44:	4618      	mov	r0, r3
 8004a46:	f000 f9fd 	bl	8004e44 <BoardHealthSnapshot_Read>
    RxSnapshot_Read(&rx);
 8004a4a:	1d3b      	adds	r3, r7, #4
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f000 fabd 	bl	8004fcc <RxSnapshot_Read>

    Log_FormatSnapshot(log_buf, LOG_BUF_LEN,
 8004a52:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8004a56:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8004a5a:	1d3b      	adds	r3, r7, #4
 8004a5c:	9300      	str	r3, [sp, #0]
 8004a5e:	460b      	mov	r3, r1
 8004a60:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004a64:	4806      	ldr	r0, [pc, #24]	@ (8004a80 <Log_TaskStep+0x50>)
 8004a66:	f7ff fe7b 	bl	8004760 <Log_FormatSnapshot>
                       &enc, &bh, &rx);

    printf("%s", log_buf);
 8004a6a:	4905      	ldr	r1, [pc, #20]	@ (8004a80 <Log_TaskStep+0x50>)
 8004a6c:	4805      	ldr	r0, [pc, #20]	@ (8004a84 <Log_TaskStep+0x54>)
 8004a6e:	f00d fcd9 	bl	8012424 <iprintf>
    WCET_Print();
 8004a72:	f000 f825 	bl	8004ac0 <WCET_Print>
}
 8004a76:	bf00      	nop
 8004a78:	3768      	adds	r7, #104	@ 0x68
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	20004924 	.word	0x20004924
 8004a84:	080164e0 	.word	0x080164e0

08004a88 <WCET_Update>:
#define WCET_MAX(a,b)  (((a) > (b)) ? (a) : (b))

static uint32_t wcet_max[WCET_ID_MAX];

void WCET_Update(wcet_id_t id, uint32_t cycles)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	4603      	mov	r3, r0
 8004a90:	6039      	str	r1, [r7, #0]
 8004a92:	71fb      	strb	r3, [r7, #7]
    if (cycles > wcet_max[id])
 8004a94:	79fb      	ldrb	r3, [r7, #7]
 8004a96:	4a08      	ldr	r2, [pc, #32]	@ (8004ab8 <WCET_Update+0x30>)
 8004a98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a9c:	683a      	ldr	r2, [r7, #0]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d904      	bls.n	8004aac <WCET_Update+0x24>
        wcet_max[id] = cycles;
 8004aa2:	79fb      	ldrb	r3, [r7, #7]
 8004aa4:	4904      	ldr	r1, [pc, #16]	@ (8004ab8 <WCET_Update+0x30>)
 8004aa6:	683a      	ldr	r2, [r7, #0]
 8004aa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004aac:	bf00      	nop
 8004aae:	370c      	adds	r7, #12
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr
 8004ab8:	20004b24 	.word	0x20004b24
 8004abc:	00000000 	.word	0x00000000

08004ac0 <WCET_Print>:
//DMA 3: TX

//interrupt per uart4
//interrupt per uart5
void WCET_Print(void)
{
 8004ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ac4:	ed2d 8b04 	vpush	{d8-d9}
 8004ac8:	b09d      	sub	sp, #116	@ 0x74
 8004aca:	af14      	add	r7, sp, #80	@ 0x50
    const double cyc2us = 1e6 / (double)SystemCoreClock;
 8004acc:	4baa      	ldr	r3, [pc, #680]	@ (8004d78 <WCET_Print+0x2b8>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7fb fd3f 	bl	8000554 <__aeabi_ui2d>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	460b      	mov	r3, r1
 8004ada:	a1a5      	add	r1, pc, #660	@ (adr r1, 8004d70 <WCET_Print+0x2b0>)
 8004adc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ae0:	f7fb fedc 	bl	800089c <__aeabi_ddiv>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	e9c7 2306 	strd	r2, r3, [r7, #24]

    /* ================= TASK ================= */
    printf(
 8004aec:	4ba3      	ldr	r3, [pc, #652]	@ (8004d7c <WCET_Print+0x2bc>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	617b      	str	r3, [r7, #20]
    	"ACTUATION=%lu (%.2fus) "
    	"TX=%lu (%.2fus) "
        "Mutex= %lu (%.2fus)\r\n ",

        wcet_max[WCET_TASK_ENCODER],
        wcet_max[WCET_TASK_ENCODER] * cyc2us,
 8004af2:	4ba2      	ldr	r3, [pc, #648]	@ (8004d7c <WCET_Print+0x2bc>)
 8004af4:	681b      	ldr	r3, [r3, #0]
    printf(
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fb fd2c 	bl	8000554 <__aeabi_ui2d>
 8004afc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b00:	f7fb fda2 	bl	8000648 <__aeabi_dmul>
 8004b04:	4602      	mov	r2, r0
 8004b06:	460b      	mov	r3, r1
 8004b08:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8004b0c:	4b9b      	ldr	r3, [pc, #620]	@ (8004d7c <WCET_Print+0x2bc>)
 8004b0e:	685e      	ldr	r6, [r3, #4]
        wcet_max[WCET_TASK_BOARD_HEALTH],
        wcet_max[WCET_TASK_BOARD_HEALTH] * cyc2us,
 8004b10:	4b9a      	ldr	r3, [pc, #616]	@ (8004d7c <WCET_Print+0x2bc>)
 8004b12:	685b      	ldr	r3, [r3, #4]
    printf(
 8004b14:	4618      	mov	r0, r3
 8004b16:	f7fb fd1d 	bl	8000554 <__aeabi_ui2d>
 8004b1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b1e:	f7fb fd93 	bl	8000648 <__aeabi_dmul>
 8004b22:	4602      	mov	r2, r0
 8004b24:	460b      	mov	r3, r1
 8004b26:	ec43 2b18 	vmov	d8, r2, r3
 8004b2a:	4b94      	ldr	r3, [pc, #592]	@ (8004d7c <WCET_Print+0x2bc>)
 8004b2c:	6958      	ldr	r0, [r3, #20]
 8004b2e:	6138      	str	r0, [r7, #16]
        wcet_max[WCET_TASK_CONTROL],
        wcet_max[WCET_TASK_CONTROL] * cyc2us,
 8004b30:	4b92      	ldr	r3, [pc, #584]	@ (8004d7c <WCET_Print+0x2bc>)
 8004b32:	695b      	ldr	r3, [r3, #20]
    printf(
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7fb fd0d 	bl	8000554 <__aeabi_ui2d>
 8004b3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b3e:	f7fb fd83 	bl	8000648 <__aeabi_dmul>
 8004b42:	4602      	mov	r2, r0
 8004b44:	460b      	mov	r3, r1
 8004b46:	ec43 2b19 	vmov	d9, r2, r3
 8004b4a:	4b8c      	ldr	r3, [pc, #560]	@ (8004d7c <WCET_Print+0x2bc>)
 8004b4c:	699c      	ldr	r4, [r3, #24]
 8004b4e:	607c      	str	r4, [r7, #4]
        wcet_max[WCET_TASK_ACTUATION],
        wcet_max[WCET_TASK_ACTUATION] * cyc2us,
 8004b50:	4b8a      	ldr	r3, [pc, #552]	@ (8004d7c <WCET_Print+0x2bc>)
 8004b52:	699b      	ldr	r3, [r3, #24]
    printf(
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7fb fcfd 	bl	8000554 <__aeabi_ui2d>
 8004b5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b5e:	f7fb fd73 	bl	8000648 <__aeabi_dmul>
 8004b62:	4602      	mov	r2, r0
 8004b64:	460b      	mov	r3, r1
 8004b66:	4692      	mov	sl, r2
 8004b68:	469b      	mov	fp, r3
 8004b6a:	4b84      	ldr	r3, [pc, #528]	@ (8004d7c <WCET_Print+0x2bc>)
 8004b6c:	689d      	ldr	r5, [r3, #8]
        wcet_max[WCET_TASK_TX],
        (wcet_max[WCET_TASK_TX]) * cyc2us,
 8004b6e:	4b83      	ldr	r3, [pc, #524]	@ (8004d7c <WCET_Print+0x2bc>)
 8004b70:	689b      	ldr	r3, [r3, #8]
    printf(
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7fb fcee 	bl	8000554 <__aeabi_ui2d>
 8004b78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b7c:	f7fb fd64 	bl	8000648 <__aeabi_dmul>
 8004b80:	4602      	mov	r2, r0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4690      	mov	r8, r2
 8004b86:	4699      	mov	r9, r3
 8004b88:	4b7c      	ldr	r3, [pc, #496]	@ (8004d7c <WCET_Print+0x2bc>)
 8004b8a:	69dc      	ldr	r4, [r3, #28]
        wcet_max[WCET_MUTEX],
        (wcet_max[WCET_MUTEX]) * cyc2us
 8004b8c:	4b7b      	ldr	r3, [pc, #492]	@ (8004d7c <WCET_Print+0x2bc>)
 8004b8e:	69db      	ldr	r3, [r3, #28]
    printf(
 8004b90:	4618      	mov	r0, r3
 8004b92:	f7fb fcdf 	bl	8000554 <__aeabi_ui2d>
 8004b96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b9a:	f7fb fd55 	bl	8000648 <__aeabi_dmul>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8004ba6:	9410      	str	r4, [sp, #64]	@ 0x40
 8004ba8:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 8004bac:	950c      	str	r5, [sp, #48]	@ 0x30
 8004bae:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8004bb2:	687c      	ldr	r4, [r7, #4]
 8004bb4:	9408      	str	r4, [sp, #32]
 8004bb6:	ed8d 9b06 	vstr	d9, [sp, #24]
 8004bba:	6938      	ldr	r0, [r7, #16]
 8004bbc:	9004      	str	r0, [sp, #16]
 8004bbe:	ed8d 8b02 	vstr	d8, [sp, #8]
 8004bc2:	9600      	str	r6, [sp, #0]
 8004bc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bc8:	6979      	ldr	r1, [r7, #20]
 8004bca:	486d      	ldr	r0, [pc, #436]	@ (8004d80 <WCET_Print+0x2c0>)
 8004bcc:	f00d fc2a 	bl	8012424 <iprintf>
    );

    /* ================= I2C ISR ================= */
    printf(
 8004bd0:	4b6a      	ldr	r3, [pc, #424]	@ (8004d7c <WCET_Print+0x2bc>)
 8004bd2:	6a1d      	ldr	r5, [r3, #32]
        "WCET ISR I2C |"
        "UART4_IRQ=%lu (%.2fus) "
        "UART5_IRQ=%lu (%.2fus)\r\n",
        wcet_max[WCET_ISR_UART_4],
        wcet_max[WCET_ISR_UART_4] * cyc2us,
 8004bd4:	4b69      	ldr	r3, [pc, #420]	@ (8004d7c <WCET_Print+0x2bc>)
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
    printf(
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7fb fcbb 	bl	8000554 <__aeabi_ui2d>
 8004bde:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004be2:	f7fb fd31 	bl	8000648 <__aeabi_dmul>
 8004be6:	4602      	mov	r2, r0
 8004be8:	460b      	mov	r3, r1
 8004bea:	4690      	mov	r8, r2
 8004bec:	4699      	mov	r9, r3
 8004bee:	4b63      	ldr	r3, [pc, #396]	@ (8004d7c <WCET_Print+0x2bc>)
 8004bf0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
        wcet_max[WCET_ISR_UART_5],
        wcet_max[WCET_ISR_UART_5] * cyc2us
 8004bf2:	4b62      	ldr	r3, [pc, #392]	@ (8004d7c <WCET_Print+0x2bc>)
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    printf(
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7fb fcac 	bl	8000554 <__aeabi_ui2d>
 8004bfc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c00:	f7fb fd22 	bl	8000648 <__aeabi_dmul>
 8004c04:	4602      	mov	r2, r0
 8004c06:	460b      	mov	r3, r1
 8004c08:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004c0c:	9400      	str	r4, [sp, #0]
 8004c0e:	4642      	mov	r2, r8
 8004c10:	464b      	mov	r3, r9
 8004c12:	4629      	mov	r1, r5
 8004c14:	485b      	ldr	r0, [pc, #364]	@ (8004d84 <WCET_Print+0x2c4>)
 8004c16:	f00d fc05 	bl	8012424 <iprintf>
    );

    /* ================= DMA ISR ================= */
    printf(
 8004c1a:	4b58      	ldr	r3, [pc, #352]	@ (8004d7c <WCET_Print+0x2bc>)
 8004c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c1e:	617b      	str	r3, [r7, #20]
        "WCET ISR DMA |"
        "DMA1=%lu (%.2fus) "
        "DMA2=%lu (%.2fus) "
        "DMA3=%lu (%.2fus)\r\n",
        wcet_max[WCET_ISR_DMA_1],
        wcet_max[WCET_ISR_DMA_1] * cyc2us,
 8004c20:	4b56      	ldr	r3, [pc, #344]	@ (8004d7c <WCET_Print+0x2bc>)
 8004c22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    printf(
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7fb fc95 	bl	8000554 <__aeabi_ui2d>
 8004c2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c2e:	f7fb fd0b 	bl	8000648 <__aeabi_dmul>
 8004c32:	4602      	mov	r2, r0
 8004c34:	460b      	mov	r3, r1
 8004c36:	4690      	mov	r8, r2
 8004c38:	4699      	mov	r9, r3
 8004c3a:	4b50      	ldr	r3, [pc, #320]	@ (8004d7c <WCET_Print+0x2bc>)
 8004c3c:	6ade      	ldr	r6, [r3, #44]	@ 0x2c
        wcet_max[WCET_ISR_DMA_2],
        wcet_max[WCET_ISR_DMA_2] * cyc2us,
 8004c3e:	4b4f      	ldr	r3, [pc, #316]	@ (8004d7c <WCET_Print+0x2bc>)
 8004c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
    printf(
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7fb fc86 	bl	8000554 <__aeabi_ui2d>
 8004c48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c4c:	f7fb fcfc 	bl	8000648 <__aeabi_dmul>
 8004c50:	4602      	mov	r2, r0
 8004c52:	460b      	mov	r3, r1
 8004c54:	4614      	mov	r4, r2
 8004c56:	461d      	mov	r5, r3
 8004c58:	4b48      	ldr	r3, [pc, #288]	@ (8004d7c <WCET_Print+0x2bc>)
 8004c5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c5c:	60ba      	str	r2, [r7, #8]
        wcet_max[WCET_ISR_DMA_3],
        wcet_max[WCET_ISR_DMA_3] * cyc2us
 8004c5e:	4b47      	ldr	r3, [pc, #284]	@ (8004d7c <WCET_Print+0x2bc>)
 8004c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    printf(
 8004c62:	4618      	mov	r0, r3
 8004c64:	f7fb fc76 	bl	8000554 <__aeabi_ui2d>
 8004c68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c6c:	f7fb fcec 	bl	8000648 <__aeabi_dmul>
 8004c70:	4602      	mov	r2, r0
 8004c72:	460b      	mov	r3, r1
 8004c74:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004c78:	68ba      	ldr	r2, [r7, #8]
 8004c7a:	9204      	str	r2, [sp, #16]
 8004c7c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004c80:	9600      	str	r6, [sp, #0]
 8004c82:	4642      	mov	r2, r8
 8004c84:	464b      	mov	r3, r9
 8004c86:	6979      	ldr	r1, [r7, #20]
 8004c88:	483f      	ldr	r0, [pc, #252]	@ (8004d88 <WCET_Print+0x2c8>)
 8004c8a:	f00d fbcb 	bl	8012424 <iprintf>
    );

    /* ================= FEATURE CPU COST (informativo) ================= */
    printf(
 8004c8e:	4b3b      	ldr	r3, [pc, #236]	@ (8004d7c <WCET_Print+0x2bc>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	617b      	str	r3, [r7, #20]
		"BOARD HEALTHU=%lu (%.2fus) "
    	"RX =%lu (%.2fus) "
    	"TX =%lu (%.2fus)\r\n\n\n",

        wcet_max[WCET_TASK_ENCODER],
        wcet_max[WCET_TASK_ENCODER] * cyc2us,
 8004c94:	4b39      	ldr	r3, [pc, #228]	@ (8004d7c <WCET_Print+0x2bc>)
 8004c96:	681b      	ldr	r3, [r3, #0]
    printf(
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7fb fc5b 	bl	8000554 <__aeabi_ui2d>
 8004c9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ca2:	f7fb fcd1 	bl	8000648 <__aeabi_dmul>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	460b      	mov	r3, r1
 8004caa:	e9c7 2302 	strd	r2, r3, [r7, #8]

        wcet_max[WCET_TASK_BOARD_HEALTH] + wcet_max[WCET_ISR_DMA_1],
 8004cae:	4b33      	ldr	r3, [pc, #204]	@ (8004d7c <WCET_Print+0x2bc>)
 8004cb0:	685a      	ldr	r2, [r3, #4]
 8004cb2:	4b32      	ldr	r3, [pc, #200]	@ (8004d7c <WCET_Print+0x2bc>)
 8004cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    printf(
 8004cb6:	18d6      	adds	r6, r2, r3
        (wcet_max[WCET_TASK_BOARD_HEALTH] + wcet_max[WCET_ISR_DMA_1]) * cyc2us,
 8004cb8:	4b30      	ldr	r3, [pc, #192]	@ (8004d7c <WCET_Print+0x2bc>)
 8004cba:	685a      	ldr	r2, [r3, #4]
 8004cbc:	4b2f      	ldr	r3, [pc, #188]	@ (8004d7c <WCET_Print+0x2bc>)
 8004cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc0:	4413      	add	r3, r2
    printf(
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f7fb fc46 	bl	8000554 <__aeabi_ui2d>
 8004cc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ccc:	f7fb fcbc 	bl	8000648 <__aeabi_dmul>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	ec43 2b18 	vmov	d8, r2, r3
 8004cd8:	4b28      	ldr	r3, [pc, #160]	@ (8004d7c <WCET_Print+0x2bc>)
 8004cda:	6958      	ldr	r0, [r3, #20]
 8004cdc:	6138      	str	r0, [r7, #16]

        wcet_max[WCET_TASK_CONTROL],
        (wcet_max[WCET_TASK_CONTROL]) * cyc2us,
 8004cde:	4b27      	ldr	r3, [pc, #156]	@ (8004d7c <WCET_Print+0x2bc>)
 8004ce0:	695b      	ldr	r3, [r3, #20]
    printf(
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7fb fc36 	bl	8000554 <__aeabi_ui2d>
 8004ce8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004cec:	f7fb fcac 	bl	8000648 <__aeabi_dmul>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	ec43 2b19 	vmov	d9, r2, r3

        wcet_max[WCET_TASK_ACTUATION] + wcet_max[WCET_ISR_UART_5],
 8004cf8:	4b20      	ldr	r3, [pc, #128]	@ (8004d7c <WCET_Print+0x2bc>)
 8004cfa:	699a      	ldr	r2, [r3, #24]
 8004cfc:	4b1f      	ldr	r3, [pc, #124]	@ (8004d7c <WCET_Print+0x2bc>)
 8004cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    printf(
 8004d00:	18d4      	adds	r4, r2, r3
 8004d02:	607c      	str	r4, [r7, #4]
        (wcet_max[WCET_TASK_ACTUATION] + wcet_max[WCET_ISR_UART_5]) * cyc2us,
 8004d04:	4b1d      	ldr	r3, [pc, #116]	@ (8004d7c <WCET_Print+0x2bc>)
 8004d06:	699a      	ldr	r2, [r3, #24]
 8004d08:	4b1c      	ldr	r3, [pc, #112]	@ (8004d7c <WCET_Print+0x2bc>)
 8004d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0c:	4413      	add	r3, r2
    printf(
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7fb fc20 	bl	8000554 <__aeabi_ui2d>
 8004d14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d18:	f7fb fc96 	bl	8000648 <__aeabi_dmul>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	460b      	mov	r3, r1
 8004d20:	4692      	mov	sl, r2
 8004d22:	469b      	mov	fp, r3

        wcet_max[WCET_TASK_RX] + wcet_max[WCET_ISR_DMA_2] + wcet_max[WCET_ISR_UART_4],
 8004d24:	4b15      	ldr	r3, [pc, #84]	@ (8004d7c <WCET_Print+0x2bc>)
 8004d26:	68da      	ldr	r2, [r3, #12]
 8004d28:	4b14      	ldr	r3, [pc, #80]	@ (8004d7c <WCET_Print+0x2bc>)
 8004d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d2c:	441a      	add	r2, r3
 8004d2e:	4b13      	ldr	r3, [pc, #76]	@ (8004d7c <WCET_Print+0x2bc>)
 8004d30:	6a1b      	ldr	r3, [r3, #32]
    printf(
 8004d32:	18d5      	adds	r5, r2, r3
        (wcet_max[WCET_TASK_RX] + wcet_max[WCET_ISR_DMA_2] + wcet_max[WCET_ISR_UART_4]) * cyc2us,
 8004d34:	4b11      	ldr	r3, [pc, #68]	@ (8004d7c <WCET_Print+0x2bc>)
 8004d36:	68da      	ldr	r2, [r3, #12]
 8004d38:	4b10      	ldr	r3, [pc, #64]	@ (8004d7c <WCET_Print+0x2bc>)
 8004d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3c:	441a      	add	r2, r3
 8004d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004d7c <WCET_Print+0x2bc>)
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	4413      	add	r3, r2
    printf(
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7fb fc05 	bl	8000554 <__aeabi_ui2d>
 8004d4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d4e:	f7fb fc7b 	bl	8000648 <__aeabi_dmul>
 8004d52:	4602      	mov	r2, r0
 8004d54:	460b      	mov	r3, r1
 8004d56:	4690      	mov	r8, r2
 8004d58:	4699      	mov	r9, r3
 8004d5a:	4b08      	ldr	r3, [pc, #32]	@ (8004d7c <WCET_Print+0x2bc>)
 8004d5c:	689c      	ldr	r4, [r3, #8]

        wcet_max[WCET_TASK_TX],
        (wcet_max[WCET_TASK_TX]) * cyc2us
 8004d5e:	4b07      	ldr	r3, [pc, #28]	@ (8004d7c <WCET_Print+0x2bc>)
 8004d60:	689b      	ldr	r3, [r3, #8]
    printf(
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7fb fbf6 	bl	8000554 <__aeabi_ui2d>
 8004d68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d6c:	e00e      	b.n	8004d8c <WCET_Print+0x2cc>
 8004d6e:	bf00      	nop
 8004d70:	00000000 	.word	0x00000000
 8004d74:	412e8480 	.word	0x412e8480
 8004d78:	20000000 	.word	0x20000000
 8004d7c:	20004b24 	.word	0x20004b24
 8004d80:	080164e4 	.word	0x080164e4
 8004d84:	08016574 	.word	0x08016574
 8004d88:	080165b4 	.word	0x080165b4
 8004d8c:	f7fb fc5c 	bl	8000648 <__aeabi_dmul>
 8004d90:	4602      	mov	r2, r0
 8004d92:	460b      	mov	r3, r1
 8004d94:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8004d98:	9410      	str	r4, [sp, #64]	@ 0x40
 8004d9a:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 8004d9e:	950c      	str	r5, [sp, #48]	@ 0x30
 8004da0:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8004da4:	687c      	ldr	r4, [r7, #4]
 8004da6:	9408      	str	r4, [sp, #32]
 8004da8:	ed8d 9b06 	vstr	d9, [sp, #24]
 8004dac:	6938      	ldr	r0, [r7, #16]
 8004dae:	9004      	str	r0, [sp, #16]
 8004db0:	ed8d 8b02 	vstr	d8, [sp, #8]
 8004db4:	9600      	str	r6, [sp, #0]
 8004db6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004dba:	6979      	ldr	r1, [r7, #20]
 8004dbc:	4804      	ldr	r0, [pc, #16]	@ (8004dd0 <WCET_Print+0x310>)
 8004dbe:	f00d fb31 	bl	8012424 <iprintf>
    );
}
 8004dc2:	bf00      	nop
 8004dc4:	3724      	adds	r7, #36	@ 0x24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	ecbd 8b04 	vpop	{d8-d9}
 8004dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dd0:	080165fc 	.word	0x080165fc

08004dd4 <BoardHealthSnapshot_MutexInit>:
static BoardHealthSnapshot_t snapshot;

/* Mutex */
static osMutexId_t snapshot_mutex;

void BoardHealthSnapshot_MutexInit(osMutexId_t mutex_handle){
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
	if(snapshot_mutex == NULL){
 8004ddc:	4b06      	ldr	r3, [pc, #24]	@ (8004df8 <BoardHealthSnapshot_MutexInit+0x24>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d102      	bne.n	8004dea <BoardHealthSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004de4:	4a04      	ldr	r2, [pc, #16]	@ (8004df8 <BoardHealthSnapshot_MutexInit+0x24>)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6013      	str	r3, [r2, #0]
	}
}
 8004dea:	bf00      	nop
 8004dec:	370c      	adds	r7, #12
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	20004b6c 	.word	0x20004b6c

08004dfc <BoardHealthSnapshot_Write>:

void BoardHealthSnapshot_Write(const BoardHealthSnapshot_t *src){
 8004dfc:	b5b0      	push	{r4, r5, r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d014      	beq.n	8004e34 <BoardHealthSnapshot_Write+0x38>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8004e3c <BoardHealthSnapshot_Write+0x40>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f04f 31ff 	mov.w	r1, #4294967295
 8004e12:	4618      	mov	r0, r3
 8004e14:	f009 f9a7 	bl	800e166 <osMutexAcquire>
    snapshot = *src;    /* copia atomica della struttura */
 8004e18:	4a09      	ldr	r2, [pc, #36]	@ (8004e40 <BoardHealthSnapshot_Write+0x44>)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4614      	mov	r4, r2
 8004e1e:	461d      	mov	r5, r3
 8004e20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e24:	682b      	ldr	r3, [r5, #0]
 8004e26:	6023      	str	r3, [r4, #0]
    osMutexRelease(snapshot_mutex);
 8004e28:	4b04      	ldr	r3, [pc, #16]	@ (8004e3c <BoardHealthSnapshot_Write+0x40>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f009 f9e5 	bl	800e1fc <osMutexRelease>
 8004e32:	e000      	b.n	8004e36 <BoardHealthSnapshot_Write+0x3a>
        return;
 8004e34:	bf00      	nop
}
 8004e36:	3708      	adds	r7, #8
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bdb0      	pop	{r4, r5, r7, pc}
 8004e3c:	20004b6c 	.word	0x20004b6c
 8004e40:	20004b58 	.word	0x20004b58

08004e44 <BoardHealthSnapshot_Read>:

void BoardHealthSnapshot_Read(BoardHealthSnapshot_t *dst){
 8004e44:	b5b0      	push	{r4, r5, r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d014      	beq.n	8004e7c <BoardHealthSnapshot_Read+0x38>
        return;

    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004e52:	4b0c      	ldr	r3, [pc, #48]	@ (8004e84 <BoardHealthSnapshot_Read+0x40>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f04f 31ff 	mov.w	r1, #4294967295
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f009 f983 	bl	800e166 <osMutexAcquire>
    *dst = snapshot;    /* copia atomica della struttura */
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	4a09      	ldr	r2, [pc, #36]	@ (8004e88 <BoardHealthSnapshot_Read+0x44>)
 8004e64:	461c      	mov	r4, r3
 8004e66:	4615      	mov	r5, r2
 8004e68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004e6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004e6c:	682b      	ldr	r3, [r5, #0]
 8004e6e:	6023      	str	r3, [r4, #0]
    osMutexRelease(snapshot_mutex);
 8004e70:	4b04      	ldr	r3, [pc, #16]	@ (8004e84 <BoardHealthSnapshot_Read+0x40>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4618      	mov	r0, r3
 8004e76:	f009 f9c1 	bl	800e1fc <osMutexRelease>
 8004e7a:	e000      	b.n	8004e7e <BoardHealthSnapshot_Read+0x3a>
        return;
 8004e7c:	bf00      	nop
}
 8004e7e:	3708      	adds	r7, #8
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bdb0      	pop	{r4, r5, r7, pc}
 8004e84:	20004b6c 	.word	0x20004b6c
 8004e88:	20004b58 	.word	0x20004b58

08004e8c <EncoderSnapshot_MutexInit>:
/* Mutex */
static osMutexId_t snapshot_mutex;


void EncoderSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 8004e94:	4b06      	ldr	r3, [pc, #24]	@ (8004eb0 <EncoderSnapshot_MutexInit+0x24>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d102      	bne.n	8004ea2 <EncoderSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004e9c:	4a04      	ldr	r2, [pc, #16]	@ (8004eb0 <EncoderSnapshot_MutexInit+0x24>)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6013      	str	r3, [r2, #0]
	}
}
 8004ea2:	bf00      	nop
 8004ea4:	370c      	adds	r7, #12
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	20004b98 	.word	0x20004b98

08004eb4 <EncoderSnapshot_Write>:

/* ===== Writer API ===== */
void EncoderSnapshot_Write(const EncoderSnapshot_t *src)
{
 8004eb4:	b5b0      	push	{r4, r5, r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d018      	beq.n	8004ef4 <EncoderSnapshot_Write+0x40>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8004efc <EncoderSnapshot_Write+0x48>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f04f 31ff 	mov.w	r1, #4294967295
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f009 f94b 	bl	800e166 <osMutexAcquire>
    snapshot = *src;    /* struct copy */
 8004ed0:	4a0b      	ldr	r2, [pc, #44]	@ (8004f00 <EncoderSnapshot_Write+0x4c>)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4614      	mov	r4, r2
 8004ed6:	461d      	mov	r5, r3
 8004ed8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004eda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004edc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ede:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ee0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004ee4:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004ee8:	4b04      	ldr	r3, [pc, #16]	@ (8004efc <EncoderSnapshot_Write+0x48>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f009 f985 	bl	800e1fc <osMutexRelease>
 8004ef2:	e000      	b.n	8004ef6 <EncoderSnapshot_Write+0x42>
        return;
 8004ef4:	bf00      	nop

}
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bdb0      	pop	{r4, r5, r7, pc}
 8004efc:	20004b98 	.word	0x20004b98
 8004f00:	20004b70 	.word	0x20004b70

08004f04 <EncoderSnapshot_Read>:

/* ===== Reader API ===== */
void EncoderSnapshot_Read(EncoderSnapshot_t *dst)
{
 8004f04:	b5b0      	push	{r4, r5, r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d018      	beq.n	8004f44 <EncoderSnapshot_Read+0x40>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004f12:	4b0e      	ldr	r3, [pc, #56]	@ (8004f4c <EncoderSnapshot_Read+0x48>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f04f 31ff 	mov.w	r1, #4294967295
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f009 f923 	bl	800e166 <osMutexAcquire>
    *dst = snapshot;    /* struct copy */
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	4a0b      	ldr	r2, [pc, #44]	@ (8004f50 <EncoderSnapshot_Read+0x4c>)
 8004f24:	461c      	mov	r4, r3
 8004f26:	4615      	mov	r5, r2
 8004f28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f30:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004f34:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004f38:	4b04      	ldr	r3, [pc, #16]	@ (8004f4c <EncoderSnapshot_Read+0x48>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f009 f95d 	bl	800e1fc <osMutexRelease>
 8004f42:	e000      	b.n	8004f46 <EncoderSnapshot_Read+0x42>
        return;
 8004f44:	bf00      	nop

}
 8004f46:	3708      	adds	r7, #8
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bdb0      	pop	{r4, r5, r7, pc}
 8004f4c:	20004b98 	.word	0x20004b98
 8004f50:	20004b70 	.word	0x20004b70

08004f54 <RxSnapshot_MutexInit>:
/* Mutex */
static osMutexId_t snapshot_mutex;


void RxSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
	if (snapshot_mutex == NULL){
 8004f5c:	4b06      	ldr	r3, [pc, #24]	@ (8004f78 <RxSnapshot_MutexInit+0x24>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d102      	bne.n	8004f6a <RxSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 8004f64:	4a04      	ldr	r2, [pc, #16]	@ (8004f78 <RxSnapshot_MutexInit+0x24>)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6013      	str	r3, [r2, #0]
	}
}
 8004f6a:	bf00      	nop
 8004f6c:	370c      	adds	r7, #12
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	20004bc4 	.word	0x20004bc4

08004f7c <RxSnapshot_Write>:

/* ===== Writer ===== */
void RxSnapshot_Write(const RxSnapshot_t *src)
{
 8004f7c:	b5b0      	push	{r4, r5, r7, lr}
 8004f7e:	b082      	sub	sp, #8
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d018      	beq.n	8004fbc <RxSnapshot_Write+0x40>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8004fc4 <RxSnapshot_Write+0x48>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f04f 31ff 	mov.w	r1, #4294967295
 8004f92:	4618      	mov	r0, r3
 8004f94:	f009 f8e7 	bl	800e166 <osMutexAcquire>
    snapshot = *src;    /* struct copy */
 8004f98:	4a0b      	ldr	r2, [pc, #44]	@ (8004fc8 <RxSnapshot_Write+0x4c>)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4614      	mov	r4, r2
 8004f9e:	461d      	mov	r5, r3
 8004fa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004fa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004fa8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004fac:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8004fb0:	4b04      	ldr	r3, [pc, #16]	@ (8004fc4 <RxSnapshot_Write+0x48>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f009 f921 	bl	800e1fc <osMutexRelease>
 8004fba:	e000      	b.n	8004fbe <RxSnapshot_Write+0x42>
        return;
 8004fbc:	bf00      	nop

}
 8004fbe:	3708      	adds	r7, #8
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bdb0      	pop	{r4, r5, r7, pc}
 8004fc4:	20004bc4 	.word	0x20004bc4
 8004fc8:	20004b9c 	.word	0x20004b9c

08004fcc <RxSnapshot_Read>:

/* ===== Reader ===== */
void RxSnapshot_Read(RxSnapshot_t *dst)
{
 8004fcc:	b5b0      	push	{r4, r5, r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d018      	beq.n	800500c <RxSnapshot_Read+0x40>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8004fda:	4b0e      	ldr	r3, [pc, #56]	@ (8005014 <RxSnapshot_Read+0x48>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f04f 31ff 	mov.w	r1, #4294967295
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f009 f8bf 	bl	800e166 <osMutexAcquire>
    *dst = snapshot;    /* struct copy */
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4a0b      	ldr	r2, [pc, #44]	@ (8005018 <RxSnapshot_Read+0x4c>)
 8004fec:	461c      	mov	r4, r3
 8004fee:	4615      	mov	r5, r2
 8004ff0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ff2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004ff8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004ffc:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8005000:	4b04      	ldr	r3, [pc, #16]	@ (8005014 <RxSnapshot_Read+0x48>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4618      	mov	r0, r3
 8005006:	f009 f8f9 	bl	800e1fc <osMutexRelease>
 800500a:	e000      	b.n	800500e <RxSnapshot_Read+0x42>
        return;
 800500c:	bf00      	nop

}
 800500e:	3708      	adds	r7, #8
 8005010:	46bd      	mov	sp, r7
 8005012:	bdb0      	pop	{r4, r5, r7, pc}
 8005014:	20004bc4 	.word	0x20004bc4
 8005018:	20004b9c 	.word	0x20004b9c

0800501c <SupervisorSnapshot_MutexInit>:
static osMutexId_t snapshot_mutex;



void SupervisorSnapshot_MutexInit(osMutexId_t mutex_handle)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
	if(snapshot_mutex == NULL)
 8005024:	4b06      	ldr	r3, [pc, #24]	@ (8005040 <SupervisorSnapshot_MutexInit+0x24>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d102      	bne.n	8005032 <SupervisorSnapshot_MutexInit+0x16>
		snapshot_mutex = mutex_handle;
 800502c:	4a04      	ldr	r2, [pc, #16]	@ (8005040 <SupervisorSnapshot_MutexInit+0x24>)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6013      	str	r3, [r2, #0]
}
 8005032:	bf00      	nop
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	20004be0 	.word	0x20004be0

08005044 <SupervisorSnapshot_Write>:

/* ===== Writer API ===== */
void SupervisorSnapshot_Write(const SupervisorSnapshot_t *src)
{
 8005044:	b5b0      	push	{r4, r5, r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
    if (src == NULL)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d016      	beq.n	8005080 <SupervisorSnapshot_Write+0x3c>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 8005052:	4b0d      	ldr	r3, [pc, #52]	@ (8005088 <SupervisorSnapshot_Write+0x44>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f04f 31ff 	mov.w	r1, #4294967295
 800505a:	4618      	mov	r0, r3
 800505c:	f009 f883 	bl	800e166 <osMutexAcquire>
    snapshot = *src;    /* struct copy */
 8005060:	4a0a      	ldr	r2, [pc, #40]	@ (800508c <SupervisorSnapshot_Write+0x48>)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4614      	mov	r4, r2
 8005066:	461d      	mov	r5, r3
 8005068:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800506a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800506c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005070:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 8005074:	4b04      	ldr	r3, [pc, #16]	@ (8005088 <SupervisorSnapshot_Write+0x44>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4618      	mov	r0, r3
 800507a:	f009 f8bf 	bl	800e1fc <osMutexRelease>
 800507e:	e000      	b.n	8005082 <SupervisorSnapshot_Write+0x3e>
        return;
 8005080:	bf00      	nop

}
 8005082:	3708      	adds	r7, #8
 8005084:	46bd      	mov	sp, r7
 8005086:	bdb0      	pop	{r4, r5, r7, pc}
 8005088:	20004be0 	.word	0x20004be0
 800508c:	20004bc8 	.word	0x20004bc8

08005090 <SupervisorSnapshot_Read>:

/* ===== Reader API ===== */
void SupervisorSnapshot_Read(SupervisorSnapshot_t *dst)
{
 8005090:	b5b0      	push	{r4, r5, r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
    if (dst == NULL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d016      	beq.n	80050cc <SupervisorSnapshot_Read+0x3c>
        return;


    osMutexAcquire(snapshot_mutex,osWaitForever);
 800509e:	4b0d      	ldr	r3, [pc, #52]	@ (80050d4 <SupervisorSnapshot_Read+0x44>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f04f 31ff 	mov.w	r1, #4294967295
 80050a6:	4618      	mov	r0, r3
 80050a8:	f009 f85d 	bl	800e166 <osMutexAcquire>
    *dst = snapshot;    /* struct copy */
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	4a0a      	ldr	r2, [pc, #40]	@ (80050d8 <SupervisorSnapshot_Read+0x48>)
 80050b0:	461c      	mov	r4, r3
 80050b2:	4615      	mov	r5, r2
 80050b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80050b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80050b8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80050bc:	e884 0003 	stmia.w	r4, {r0, r1}
    osMutexRelease(snapshot_mutex);
 80050c0:	4b04      	ldr	r3, [pc, #16]	@ (80050d4 <SupervisorSnapshot_Read+0x44>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4618      	mov	r0, r3
 80050c6:	f009 f899 	bl	800e1fc <osMutexRelease>
 80050ca:	e000      	b.n	80050ce <SupervisorSnapshot_Read+0x3e>
        return;
 80050cc:	bf00      	nop

}
 80050ce:	3708      	adds	r7, #8
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bdb0      	pop	{r4, r5, r7, pc}
 80050d4:	20004be0 	.word	0x20004be0
 80050d8:	20004bc8 	.word	0x20004bc8

080050dc <Supervisor_TaskInit>:
#include "supervisorB1.h"
#include "rtwtypes.h"
#include <stdbool.h>
#include "cmsis_os2.h"

void Supervisor_TaskInit(void){
 80050dc:	b580      	push	{r7, lr}
 80050de:	af00      	add	r7, sp, #0
	SupervisorB1_initialize();
 80050e0:	f008 fd4a 	bl	800db78 <SupervisorB1_initialize>
}
 80050e4:	bf00      	nop
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <Supervisor_TaskStep>:

void Supervisor_TaskStep(void)
{
 80050e8:	b5b0      	push	{r4, r5, r7, lr}
 80050ea:	b088      	sub	sp, #32
 80050ec:	af00      	add	r7, sp, #0
	static RxSnapshot_t rx;
	static SupervisorSnapshot_t sup;
	static uint8_t last_sup_counter;
	static uint32_t last_sup_update_ms;

		BoardHealthSnapshot_Read(&bh);
 80050ee:	484b      	ldr	r0, [pc, #300]	@ (800521c <Supervisor_TaskStep+0x134>)
 80050f0:	f7ff fea8 	bl	8004e44 <BoardHealthSnapshot_Read>
		EncoderSnapshot_Read(&enc);
 80050f4:	484a      	ldr	r0, [pc, #296]	@ (8005220 <Supervisor_TaskStep+0x138>)
 80050f6:	f7ff ff05 	bl	8004f04 <EncoderSnapshot_Read>
		RxSnapshot_Read(&rx);
 80050fa:	484a      	ldr	r0, [pc, #296]	@ (8005224 <Supervisor_TaskStep+0x13c>)
 80050fc:	f7ff ff66 	bl	8004fcc <RxSnapshot_Read>

	uint32_t now = osKernelGetTickCount();
 8005100:	f008 febc 	bl	800de7c <osKernelGetTickCount>
 8005104:	61f8      	str	r0, [r7, #28]

	CommPayloadB2_t payload = rx.payload;
 8005106:	4b47      	ldr	r3, [pc, #284]	@ (8005224 <Supervisor_TaskStep+0x13c>)
 8005108:	463c      	mov	r4, r7
 800510a:	461d      	mov	r5, r3
 800510c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800510e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005110:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8005114:	e884 0007 	stmia.w	r4, {r0, r1, r2}


	if (payload.alive_counter != last_sup_counter) {
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	4a43      	ldr	r2, [pc, #268]	@ (8005228 <Supervisor_TaskStep+0x140>)
 800511c:	7812      	ldrb	r2, [r2, #0]
 800511e:	4293      	cmp	r3, r2
 8005120:	d006      	beq.n	8005130 <Supervisor_TaskStep+0x48>
	    last_sup_counter = payload.alive_counter;
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	b2da      	uxtb	r2, r3
 8005126:	4b40      	ldr	r3, [pc, #256]	@ (8005228 <Supervisor_TaskStep+0x140>)
 8005128:	701a      	strb	r2, [r3, #0]
	    last_sup_update_ms = now;
 800512a:	4a40      	ldr	r2, [pc, #256]	@ (800522c <Supervisor_TaskStep+0x144>)
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	6013      	str	r3, [r2, #0]
	}



	SupervisorB1_U.Board2_Data = rx;
 8005130:	4a3f      	ldr	r2, [pc, #252]	@ (8005230 <Supervisor_TaskStep+0x148>)
 8005132:	4b3c      	ldr	r3, [pc, #240]	@ (8005224 <Supervisor_TaskStep+0x13c>)
 8005134:	4614      	mov	r4, r2
 8005136:	461d      	mov	r5, r3
 8005138:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800513a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800513c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800513e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005140:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005144:	e884 0003 	stmia.w	r4, {r0, r1}
	SupervisorB1_U.Board_Health = bh;
 8005148:	4b39      	ldr	r3, [pc, #228]	@ (8005230 <Supervisor_TaskStep+0x148>)
 800514a:	4a34      	ldr	r2, [pc, #208]	@ (800521c <Supervisor_TaskStep+0x134>)
 800514c:	f103 0428 	add.w	r4, r3, #40	@ 0x28
 8005150:	4615      	mov	r5, r2
 8005152:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005154:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005156:	682b      	ldr	r3, [r5, #0]
 8005158:	6023      	str	r3, [r4, #0]
	SupervisorB1_U.Encoder = enc;
 800515a:	4b35      	ldr	r3, [pc, #212]	@ (8005230 <Supervisor_TaskStep+0x148>)
 800515c:	4a30      	ldr	r2, [pc, #192]	@ (8005220 <Supervisor_TaskStep+0x138>)
 800515e:	f103 043c 	add.w	r4, r3, #60	@ 0x3c
 8005162:	4615      	mov	r5, r2
 8005164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005168:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800516a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800516c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005170:	e884 0003 	stmia.w	r4, {r0, r1}
	SupervisorB1_U.last_valid_b2_ms = last_sup_update_ms;
 8005174:	4b2d      	ldr	r3, [pc, #180]	@ (800522c <Supervisor_TaskStep+0x144>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a2d      	ldr	r2, [pc, #180]	@ (8005230 <Supervisor_TaskStep+0x148>)
 800517a:	6693      	str	r3, [r2, #104]	@ 0x68
	SupervisorB1_U.now_ms = now;
 800517c:	4a2c      	ldr	r2, [pc, #176]	@ (8005230 <Supervisor_TaskStep+0x148>)
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	6653      	str	r3, [r2, #100]	@ 0x64

	SupervisorB1_step();
 8005182:	f007 fed9 	bl	800cf38 <SupervisorB1_step>

	sup.critical_mask = SupervisorB1_Y.critical_mask;
 8005186:	4b2b      	ldr	r3, [pc, #172]	@ (8005234 <Supervisor_TaskStep+0x14c>)
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	4a2b      	ldr	r2, [pc, #172]	@ (8005238 <Supervisor_TaskStep+0x150>)
 800518c:	6093      	str	r3, [r2, #8]
	sup.degraded_mask = SupervisorB1_Y.degraded_mask;
 800518e:	4b29      	ldr	r3, [pc, #164]	@ (8005234 <Supervisor_TaskStep+0x14c>)
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	4a29      	ldr	r2, [pc, #164]	@ (8005238 <Supervisor_TaskStep+0x150>)
 8005194:	6053      	str	r3, [r2, #4]
	sup.speed_ref_rpm = SupervisorB1_Y.v_ref;
 8005196:	4b27      	ldr	r3, [pc, #156]	@ (8005234 <Supervisor_TaskStep+0x14c>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a27      	ldr	r2, [pc, #156]	@ (8005238 <Supervisor_TaskStep+0x150>)
 800519c:	60d3      	str	r3, [r2, #12]
	sup.steering_cmd = SupervisorB1_Y.omega_ref;
 800519e:	4b25      	ldr	r3, [pc, #148]	@ (8005234 <Supervisor_TaskStep+0x14c>)
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	4a25      	ldr	r2, [pc, #148]	@ (8005238 <Supervisor_TaskStep+0x150>)
 80051a4:	6113      	str	r3, [r2, #16]

	sup.current_action = SupervisorB1_Y.current_action;
 80051a6:	4b23      	ldr	r3, [pc, #140]	@ (8005234 <Supervisor_TaskStep+0x14c>)
 80051a8:	7c9a      	ldrb	r2, [r3, #18]
 80051aa:	4b23      	ldr	r3, [pc, #140]	@ (8005238 <Supervisor_TaskStep+0x150>)
 80051ac:	751a      	strb	r2, [r3, #20]
	sup.isBoardActuating = !SupervisorB1_Y.give_b2_actuation;
 80051ae:	4b21      	ldr	r3, [pc, #132]	@ (8005234 <Supervisor_TaskStep+0x14c>)
 80051b0:	7c1b      	ldrb	r3, [r3, #16]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	bf0c      	ite	eq
 80051b6:	2301      	moveq	r3, #1
 80051b8:	2300      	movne	r3, #0
 80051ba:	b2da      	uxtb	r2, r3
 80051bc:	4b1e      	ldr	r3, [pc, #120]	@ (8005238 <Supervisor_TaskStep+0x150>)
 80051be:	755a      	strb	r2, [r3, #21]

	if(SupervisorB1_Y.actuate_emergency_stop){
 80051c0:	4b1c      	ldr	r3, [pc, #112]	@ (8005234 <Supervisor_TaskStep+0x14c>)
 80051c2:	7c5b      	ldrb	r3, [r3, #17]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d005      	beq.n	80051d4 <Supervisor_TaskStep+0xec>
		HAL_GPIO_WritePin(ESTOP_GPIO_Port, ESTOP_Pin, GPIO_PIN_RESET);
 80051c8:	2200      	movs	r2, #0
 80051ca:	2104      	movs	r1, #4
 80051cc:	481b      	ldr	r0, [pc, #108]	@ (800523c <Supervisor_TaskStep+0x154>)
 80051ce:	f002 f991 	bl	80074f4 <HAL_GPIO_WritePin>
 80051d2:	e004      	b.n	80051de <Supervisor_TaskStep+0xf6>
	}
	else{
		HAL_GPIO_WritePin(ESTOP_GPIO_Port, ESTOP_Pin, GPIO_PIN_SET);
 80051d4:	2201      	movs	r2, #1
 80051d6:	2104      	movs	r1, #4
 80051d8:	4818      	ldr	r0, [pc, #96]	@ (800523c <Supervisor_TaskStep+0x154>)
 80051da:	f002 f98b 	bl	80074f4 <HAL_GPIO_WritePin>
	}

	if (sup.isBoardActuating){
 80051de:	4b16      	ldr	r3, [pc, #88]	@ (8005238 <Supervisor_TaskStep+0x150>)
 80051e0:	7d5b      	ldrb	r3, [r3, #21]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d005      	beq.n	80051f2 <Supervisor_TaskStep+0x10a>
		HAL_GPIO_WritePin(RELAY_IN_GPIO_Port, RELAY_IN_Pin, GPIO_PIN_SET);
 80051e6:	2201      	movs	r2, #1
 80051e8:	2180      	movs	r1, #128	@ 0x80
 80051ea:	4815      	ldr	r0, [pc, #84]	@ (8005240 <Supervisor_TaskStep+0x158>)
 80051ec:	f002 f982 	bl	80074f4 <HAL_GPIO_WritePin>
 80051f0:	e004      	b.n	80051fc <Supervisor_TaskStep+0x114>
	}
	else{

		HAL_GPIO_WritePin(RELAY_IN_GPIO_Port, RELAY_IN_Pin, GPIO_PIN_RESET);
 80051f2:	2200      	movs	r2, #0
 80051f4:	2180      	movs	r1, #128	@ 0x80
 80051f6:	4812      	ldr	r0, [pc, #72]	@ (8005240 <Supervisor_TaskStep+0x158>)
 80051f8:	f002 f97c 	bl	80074f4 <HAL_GPIO_WritePin>
	}

	sup.alive_counter ++;
 80051fc:	4b0e      	ldr	r3, [pc, #56]	@ (8005238 <Supervisor_TaskStep+0x150>)
 80051fe:	7d9b      	ldrb	r3, [r3, #22]
 8005200:	3301      	adds	r3, #1
 8005202:	b2da      	uxtb	r2, r3
 8005204:	4b0c      	ldr	r3, [pc, #48]	@ (8005238 <Supervisor_TaskStep+0x150>)
 8005206:	759a      	strb	r2, [r3, #22]
	sup.task_last_run_ms = now;
 8005208:	4a0b      	ldr	r2, [pc, #44]	@ (8005238 <Supervisor_TaskStep+0x150>)
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	6013      	str	r3, [r2, #0]

	SupervisorSnapshot_Write(&sup);
 800520e:	480a      	ldr	r0, [pc, #40]	@ (8005238 <Supervisor_TaskStep+0x150>)
 8005210:	f7ff ff18 	bl	8005044 <SupervisorSnapshot_Write>

}
 8005214:	bf00      	nop
 8005216:	3720      	adds	r7, #32
 8005218:	46bd      	mov	sp, r7
 800521a:	bdb0      	pop	{r4, r5, r7, pc}
 800521c:	20004be4 	.word	0x20004be4
 8005220:	20004bf8 	.word	0x20004bf8
 8005224:	20004c20 	.word	0x20004c20
 8005228:	20004c48 	.word	0x20004c48
 800522c:	20004c4c 	.word	0x20004c4c
 8005230:	20004d54 	.word	0x20004d54
 8005234:	20004dc0 	.word	0x20004dc0
 8005238:	20004c50 	.word	0x20004c50
 800523c:	48000c00 	.word	0x48000c00
 8005240:	48000400 	.word	0x48000400

08005244 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005244:	480d      	ldr	r0, [pc, #52]	@ (800527c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005246:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005248:	f7fd fa6a 	bl	8002720 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800524c:	480c      	ldr	r0, [pc, #48]	@ (8005280 <LoopForever+0x6>)
  ldr r1, =_edata
 800524e:	490d      	ldr	r1, [pc, #52]	@ (8005284 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005250:	4a0d      	ldr	r2, [pc, #52]	@ (8005288 <LoopForever+0xe>)
  movs r3, #0
 8005252:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005254:	e002      	b.n	800525c <LoopCopyDataInit>

08005256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800525a:	3304      	adds	r3, #4

0800525c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800525c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800525e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005260:	d3f9      	bcc.n	8005256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005262:	4a0a      	ldr	r2, [pc, #40]	@ (800528c <LoopForever+0x12>)
  ldr r4, =_ebss
 8005264:	4c0a      	ldr	r4, [pc, #40]	@ (8005290 <LoopForever+0x16>)
  movs r3, #0
 8005266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005268:	e001      	b.n	800526e <LoopFillZerobss>

0800526a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800526a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800526c:	3204      	adds	r2, #4

0800526e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800526e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005270:	d3fb      	bcc.n	800526a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005272:	f00d faf5 	bl	8012860 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005276:	f7fd f80b 	bl	8002290 <main>

0800527a <LoopForever>:

LoopForever:
    b LoopForever
 800527a:	e7fe      	b.n	800527a <LoopForever>
  ldr   r0, =_estack
 800527c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005280:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005284:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8005288:	08016cb4 	.word	0x08016cb4
  ldr r2, =_sbss
 800528c:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8005290:	20005f0c 	.word	0x20005f0c

08005294 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005294:	e7fe      	b.n	8005294 <ADC1_2_IRQHandler>

08005296 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005296:	b580      	push	{r7, lr}
 8005298:	b082      	sub	sp, #8
 800529a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800529c:	2300      	movs	r3, #0
 800529e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80052a0:	2003      	movs	r0, #3
 80052a2:	f001 fc40 	bl	8006b26 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80052a6:	200f      	movs	r0, #15
 80052a8:	f7fd f8a6 	bl	80023f8 <HAL_InitTick>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d002      	beq.n	80052b8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	71fb      	strb	r3, [r7, #7]
 80052b6:	e001      	b.n	80052bc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80052b8:	f7fd f874 	bl	80023a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80052bc:	79fb      	ldrb	r3, [r7, #7]

}
 80052be:	4618      	mov	r0, r3
 80052c0:	3708      	adds	r7, #8
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
	...

080052c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80052c8:	b480      	push	{r7}
 80052ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80052cc:	4b05      	ldr	r3, [pc, #20]	@ (80052e4 <HAL_IncTick+0x1c>)
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	4b05      	ldr	r3, [pc, #20]	@ (80052e8 <HAL_IncTick+0x20>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4413      	add	r3, r2
 80052d6:	4a03      	ldr	r2, [pc, #12]	@ (80052e4 <HAL_IncTick+0x1c>)
 80052d8:	6013      	str	r3, [r2, #0]
}
 80052da:	bf00      	nop
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr
 80052e4:	20004c68 	.word	0x20004c68
 80052e8:	20000068 	.word	0x20000068

080052ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80052ec:	b480      	push	{r7}
 80052ee:	af00      	add	r7, sp, #0
  return uwTick;
 80052f0:	4b03      	ldr	r3, [pc, #12]	@ (8005300 <HAL_GetTick+0x14>)
 80052f2:	681b      	ldr	r3, [r3, #0]
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	20004c68 	.word	0x20004c68

08005304 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005304:	b480      	push	{r7}
 8005306:	b083      	sub	sp, #12
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	431a      	orrs	r2, r3
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	609a      	str	r2, [r3, #8]
}
 800531e:	bf00      	nop
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800532a:	b480      	push	{r7}
 800532c:	b083      	sub	sp, #12
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
 8005332:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	609a      	str	r2, [r3, #8]
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534e:	4770      	bx	lr

08005350 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005360:	4618      	mov	r0, r3
 8005362:	370c      	adds	r7, #12
 8005364:	46bd      	mov	sp, r7
 8005366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536a:	4770      	bx	lr

0800536c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800536c:	b480      	push	{r7}
 800536e:	b087      	sub	sp, #28
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
 8005378:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	3360      	adds	r3, #96	@ 0x60
 800537e:	461a      	mov	r2, r3
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	4413      	add	r3, r2
 8005386:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	4b08      	ldr	r3, [pc, #32]	@ (80053b0 <LL_ADC_SetOffset+0x44>)
 800538e:	4013      	ands	r3, r2
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005396:	683a      	ldr	r2, [r7, #0]
 8005398:	430a      	orrs	r2, r1
 800539a:	4313      	orrs	r3, r2
 800539c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80053a4:	bf00      	nop
 80053a6:	371c      	adds	r7, #28
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr
 80053b0:	03fff000 	.word	0x03fff000

080053b4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	3360      	adds	r3, #96	@ 0x60
 80053c2:	461a      	mov	r2, r3
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	4413      	add	r3, r2
 80053ca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	3714      	adds	r7, #20
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b087      	sub	sp, #28
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	3360      	adds	r3, #96	@ 0x60
 80053f0:	461a      	mov	r2, r3
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4413      	add	r3, r2
 80053f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	431a      	orrs	r2, r3
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800540a:	bf00      	nop
 800540c:	371c      	adds	r7, #28
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr

08005416 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8005416:	b480      	push	{r7}
 8005418:	b087      	sub	sp, #28
 800541a:	af00      	add	r7, sp, #0
 800541c:	60f8      	str	r0, [r7, #12]
 800541e:	60b9      	str	r1, [r7, #8]
 8005420:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	3360      	adds	r3, #96	@ 0x60
 8005426:	461a      	mov	r2, r3
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4413      	add	r3, r2
 800542e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	431a      	orrs	r2, r3
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005440:	bf00      	nop
 8005442:	371c      	adds	r7, #28
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr

0800544c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800544c:	b480      	push	{r7}
 800544e:	b087      	sub	sp, #28
 8005450:	af00      	add	r7, sp, #0
 8005452:	60f8      	str	r0, [r7, #12]
 8005454:	60b9      	str	r1, [r7, #8]
 8005456:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	3360      	adds	r3, #96	@ 0x60
 800545c:	461a      	mov	r2, r3
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	4413      	add	r3, r2
 8005464:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	431a      	orrs	r2, r3
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8005476:	bf00      	nop
 8005478:	371c      	adds	r7, #28
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005482:	b480      	push	{r7}
 8005484:	b083      	sub	sp, #12
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
 800548a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	695b      	ldr	r3, [r3, #20]
 8005490:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	431a      	orrs	r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	615a      	str	r2, [r3, #20]
}
 800549c:	bf00      	nop
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr

080054a8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d101      	bne.n	80054c0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80054bc:	2301      	movs	r3, #1
 80054be:	e000      	b.n	80054c2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80054ce:	b480      	push	{r7}
 80054d0:	b087      	sub	sp, #28
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	60f8      	str	r0, [r7, #12]
 80054d6:	60b9      	str	r1, [r7, #8]
 80054d8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	3330      	adds	r3, #48	@ 0x30
 80054de:	461a      	mov	r2, r3
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	0a1b      	lsrs	r3, r3, #8
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	f003 030c 	and.w	r3, r3, #12
 80054ea:	4413      	add	r3, r2
 80054ec:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	681a      	ldr	r2, [r3, #0]
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	f003 031f 	and.w	r3, r3, #31
 80054f8:	211f      	movs	r1, #31
 80054fa:	fa01 f303 	lsl.w	r3, r1, r3
 80054fe:	43db      	mvns	r3, r3
 8005500:	401a      	ands	r2, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	0e9b      	lsrs	r3, r3, #26
 8005506:	f003 011f 	and.w	r1, r3, #31
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	f003 031f 	and.w	r3, r3, #31
 8005510:	fa01 f303 	lsl.w	r3, r1, r3
 8005514:	431a      	orrs	r2, r3
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800551a:	bf00      	nop
 800551c:	371c      	adds	r7, #28
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005526:	b480      	push	{r7}
 8005528:	b087      	sub	sp, #28
 800552a:	af00      	add	r7, sp, #0
 800552c:	60f8      	str	r0, [r7, #12]
 800552e:	60b9      	str	r1, [r7, #8]
 8005530:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	3314      	adds	r3, #20
 8005536:	461a      	mov	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	0e5b      	lsrs	r3, r3, #25
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	f003 0304 	and.w	r3, r3, #4
 8005542:	4413      	add	r3, r2
 8005544:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	0d1b      	lsrs	r3, r3, #20
 800554e:	f003 031f 	and.w	r3, r3, #31
 8005552:	2107      	movs	r1, #7
 8005554:	fa01 f303 	lsl.w	r3, r1, r3
 8005558:	43db      	mvns	r3, r3
 800555a:	401a      	ands	r2, r3
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	0d1b      	lsrs	r3, r3, #20
 8005560:	f003 031f 	and.w	r3, r3, #31
 8005564:	6879      	ldr	r1, [r7, #4]
 8005566:	fa01 f303 	lsl.w	r3, r1, r3
 800556a:	431a      	orrs	r2, r3
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005570:	bf00      	nop
 8005572:	371c      	adds	r7, #28
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800557c:	b480      	push	{r7}
 800557e:	b085      	sub	sp, #20
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005594:	43db      	mvns	r3, r3
 8005596:	401a      	ands	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f003 0318 	and.w	r3, r3, #24
 800559e:	4908      	ldr	r1, [pc, #32]	@ (80055c0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80055a0:	40d9      	lsrs	r1, r3
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	400b      	ands	r3, r1
 80055a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055aa:	431a      	orrs	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80055b2:	bf00      	nop
 80055b4:	3714      	adds	r7, #20
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	0007ffff 	.word	0x0007ffff

080055c4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b083      	sub	sp, #12
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	689b      	ldr	r3, [r3, #8]
 80055d0:	f003 031f 	and.w	r3, r3, #31
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b083      	sub	sp, #12
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80055f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80055f4:	687a      	ldr	r2, [r7, #4]
 80055f6:	6093      	str	r3, [r2, #8]
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005614:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005618:	d101      	bne.n	800561e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800561a:	2301      	movs	r3, #1
 800561c:	e000      	b.n	8005620 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800561e:	2300      	movs	r3, #0
}
 8005620:	4618      	mov	r0, r3
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800563c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005640:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005664:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005668:	d101      	bne.n	800566e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800566a:	2301      	movs	r3, #1
 800566c:	e000      	b.n	8005670 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800568c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005690:	f043 0201 	orr.w	r2, r3, #1
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b083      	sub	sp, #12
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f003 0301 	and.w	r3, r3, #1
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d101      	bne.n	80056bc <LL_ADC_IsEnabled+0x18>
 80056b8:	2301      	movs	r3, #1
 80056ba:	e000      	b.n	80056be <LL_ADC_IsEnabled+0x1a>
 80056bc:	2300      	movs	r3, #0
}
 80056be:	4618      	mov	r0, r3
 80056c0:	370c      	adds	r7, #12
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr

080056ca <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80056ca:	b480      	push	{r7}
 80056cc:	b083      	sub	sp, #12
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80056da:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80056de:	f043 0204 	orr.w	r2, r3, #4
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80056e6:	bf00      	nop
 80056e8:	370c      	adds	r7, #12
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr

080056f2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80056f2:	b480      	push	{r7}
 80056f4:	b083      	sub	sp, #12
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	f003 0304 	and.w	r3, r3, #4
 8005702:	2b04      	cmp	r3, #4
 8005704:	d101      	bne.n	800570a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005706:	2301      	movs	r3, #1
 8005708:	e000      	b.n	800570c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f003 0308 	and.w	r3, r3, #8
 8005728:	2b08      	cmp	r3, #8
 800572a:	d101      	bne.n	8005730 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800572c:	2301      	movs	r3, #1
 800572e:	e000      	b.n	8005732 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr
	...

08005740 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005740:	b590      	push	{r4, r7, lr}
 8005742:	b089      	sub	sp, #36	@ 0x24
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005748:	2300      	movs	r3, #0
 800574a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800574c:	2300      	movs	r3, #0
 800574e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e1a9      	b.n	8005aae <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	695b      	ldr	r3, [r3, #20]
 800575e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005764:	2b00      	cmp	r3, #0
 8005766:	d109      	bne.n	800577c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7fc fa33 	bl	8001bd4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4618      	mov	r0, r3
 8005782:	f7ff ff3f 	bl	8005604 <LL_ADC_IsDeepPowerDownEnabled>
 8005786:	4603      	mov	r3, r0
 8005788:	2b00      	cmp	r3, #0
 800578a:	d004      	beq.n	8005796 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4618      	mov	r0, r3
 8005792:	f7ff ff25 	bl	80055e0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4618      	mov	r0, r3
 800579c:	f7ff ff5a 	bl	8005654 <LL_ADC_IsInternalRegulatorEnabled>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d115      	bne.n	80057d2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4618      	mov	r0, r3
 80057ac:	f7ff ff3e 	bl	800562c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80057b0:	4b9c      	ldr	r3, [pc, #624]	@ (8005a24 <HAL_ADC_Init+0x2e4>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	099b      	lsrs	r3, r3, #6
 80057b6:	4a9c      	ldr	r2, [pc, #624]	@ (8005a28 <HAL_ADC_Init+0x2e8>)
 80057b8:	fba2 2303 	umull	r2, r3, r2, r3
 80057bc:	099b      	lsrs	r3, r3, #6
 80057be:	3301      	adds	r3, #1
 80057c0:	005b      	lsls	r3, r3, #1
 80057c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80057c4:	e002      	b.n	80057cc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	3b01      	subs	r3, #1
 80057ca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1f9      	bne.n	80057c6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7ff ff3c 	bl	8005654 <LL_ADC_IsInternalRegulatorEnabled>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d10d      	bne.n	80057fe <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057e6:	f043 0210 	orr.w	r2, r3, #16
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057f2:	f043 0201 	orr.w	r2, r3, #1
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4618      	mov	r0, r3
 8005804:	f7ff ff75 	bl	80056f2 <LL_ADC_REG_IsConversionOngoing>
 8005808:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800580e:	f003 0310 	and.w	r3, r3, #16
 8005812:	2b00      	cmp	r3, #0
 8005814:	f040 8142 	bne.w	8005a9c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	2b00      	cmp	r3, #0
 800581c:	f040 813e 	bne.w	8005a9c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005824:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005828:	f043 0202 	orr.w	r2, r3, #2
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4618      	mov	r0, r3
 8005836:	f7ff ff35 	bl	80056a4 <LL_ADC_IsEnabled>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d141      	bne.n	80058c4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005848:	d004      	beq.n	8005854 <HAL_ADC_Init+0x114>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a77      	ldr	r2, [pc, #476]	@ (8005a2c <HAL_ADC_Init+0x2ec>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d10f      	bne.n	8005874 <HAL_ADC_Init+0x134>
 8005854:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005858:	f7ff ff24 	bl	80056a4 <LL_ADC_IsEnabled>
 800585c:	4604      	mov	r4, r0
 800585e:	4873      	ldr	r0, [pc, #460]	@ (8005a2c <HAL_ADC_Init+0x2ec>)
 8005860:	f7ff ff20 	bl	80056a4 <LL_ADC_IsEnabled>
 8005864:	4603      	mov	r3, r0
 8005866:	4323      	orrs	r3, r4
 8005868:	2b00      	cmp	r3, #0
 800586a:	bf0c      	ite	eq
 800586c:	2301      	moveq	r3, #1
 800586e:	2300      	movne	r3, #0
 8005870:	b2db      	uxtb	r3, r3
 8005872:	e012      	b.n	800589a <HAL_ADC_Init+0x15a>
 8005874:	486e      	ldr	r0, [pc, #440]	@ (8005a30 <HAL_ADC_Init+0x2f0>)
 8005876:	f7ff ff15 	bl	80056a4 <LL_ADC_IsEnabled>
 800587a:	4604      	mov	r4, r0
 800587c:	486d      	ldr	r0, [pc, #436]	@ (8005a34 <HAL_ADC_Init+0x2f4>)
 800587e:	f7ff ff11 	bl	80056a4 <LL_ADC_IsEnabled>
 8005882:	4603      	mov	r3, r0
 8005884:	431c      	orrs	r4, r3
 8005886:	486c      	ldr	r0, [pc, #432]	@ (8005a38 <HAL_ADC_Init+0x2f8>)
 8005888:	f7ff ff0c 	bl	80056a4 <LL_ADC_IsEnabled>
 800588c:	4603      	mov	r3, r0
 800588e:	4323      	orrs	r3, r4
 8005890:	2b00      	cmp	r3, #0
 8005892:	bf0c      	ite	eq
 8005894:	2301      	moveq	r3, #1
 8005896:	2300      	movne	r3, #0
 8005898:	b2db      	uxtb	r3, r3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d012      	beq.n	80058c4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058a6:	d004      	beq.n	80058b2 <HAL_ADC_Init+0x172>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a5f      	ldr	r2, [pc, #380]	@ (8005a2c <HAL_ADC_Init+0x2ec>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d101      	bne.n	80058b6 <HAL_ADC_Init+0x176>
 80058b2:	4a62      	ldr	r2, [pc, #392]	@ (8005a3c <HAL_ADC_Init+0x2fc>)
 80058b4:	e000      	b.n	80058b8 <HAL_ADC_Init+0x178>
 80058b6:	4a62      	ldr	r2, [pc, #392]	@ (8005a40 <HAL_ADC_Init+0x300>)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	4619      	mov	r1, r3
 80058be:	4610      	mov	r0, r2
 80058c0:	f7ff fd20 	bl	8005304 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	7f5b      	ldrb	r3, [r3, #29]
 80058c8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80058ce:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80058d4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80058da:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80058e2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80058e4:	4313      	orrs	r3, r2
 80058e6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d106      	bne.n	8005900 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058f6:	3b01      	subs	r3, #1
 80058f8:	045b      	lsls	r3, r3, #17
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005904:	2b00      	cmp	r3, #0
 8005906:	d009      	beq.n	800591c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800590c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005914:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005916:	69ba      	ldr	r2, [r7, #24]
 8005918:	4313      	orrs	r3, r2
 800591a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68da      	ldr	r2, [r3, #12]
 8005922:	4b48      	ldr	r3, [pc, #288]	@ (8005a44 <HAL_ADC_Init+0x304>)
 8005924:	4013      	ands	r3, r2
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	6812      	ldr	r2, [r2, #0]
 800592a:	69b9      	ldr	r1, [r7, #24]
 800592c:	430b      	orrs	r3, r1
 800592e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	430a      	orrs	r2, r1
 8005944:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4618      	mov	r0, r3
 800594c:	f7ff fee4 	bl	8005718 <LL_ADC_INJ_IsConversionOngoing>
 8005950:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d17f      	bne.n	8005a58 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d17c      	bne.n	8005a58 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005962:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800596a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800596c:	4313      	orrs	r3, r2
 800596e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	68db      	ldr	r3, [r3, #12]
 8005976:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800597a:	f023 0302 	bic.w	r3, r3, #2
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	6812      	ldr	r2, [r2, #0]
 8005982:	69b9      	ldr	r1, [r7, #24]
 8005984:	430b      	orrs	r3, r1
 8005986:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	691b      	ldr	r3, [r3, #16]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d017      	beq.n	80059c0 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	691a      	ldr	r2, [r3, #16]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800599e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80059a8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80059ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	6911      	ldr	r1, [r2, #16]
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	6812      	ldr	r2, [r2, #0]
 80059b8:	430b      	orrs	r3, r1
 80059ba:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80059be:	e013      	b.n	80059e8 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	691a      	ldr	r2, [r3, #16]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80059ce:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	6812      	ldr	r2, [r2, #0]
 80059dc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80059e0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80059e4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d12a      	bne.n	8005a48 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80059fc:	f023 0304 	bic.w	r3, r3, #4
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005a08:	4311      	orrs	r1, r2
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005a0e:	4311      	orrs	r1, r2
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005a14:	430a      	orrs	r2, r1
 8005a16:	431a      	orrs	r2, r3
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f042 0201 	orr.w	r2, r2, #1
 8005a20:	611a      	str	r2, [r3, #16]
 8005a22:	e019      	b.n	8005a58 <HAL_ADC_Init+0x318>
 8005a24:	20000000 	.word	0x20000000
 8005a28:	053e2d63 	.word	0x053e2d63
 8005a2c:	50000100 	.word	0x50000100
 8005a30:	50000400 	.word	0x50000400
 8005a34:	50000500 	.word	0x50000500
 8005a38:	50000600 	.word	0x50000600
 8005a3c:	50000300 	.word	0x50000300
 8005a40:	50000700 	.word	0x50000700
 8005a44:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	691a      	ldr	r2, [r3, #16]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f022 0201 	bic.w	r2, r2, #1
 8005a56:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	695b      	ldr	r3, [r3, #20]
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d10c      	bne.n	8005a7a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a66:	f023 010f 	bic.w	r1, r3, #15
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6a1b      	ldr	r3, [r3, #32]
 8005a6e:	1e5a      	subs	r2, r3, #1
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	430a      	orrs	r2, r1
 8005a76:	631a      	str	r2, [r3, #48]	@ 0x30
 8005a78:	e007      	b.n	8005a8a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 020f 	bic.w	r2, r2, #15
 8005a88:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a8e:	f023 0303 	bic.w	r3, r3, #3
 8005a92:	f043 0201 	orr.w	r2, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005a9a:	e007      	b.n	8005aac <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aa0:	f043 0210 	orr.w	r2, r3, #16
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005aac:	7ffb      	ldrb	r3, [r7, #31]
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3724      	adds	r7, #36	@ 0x24
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd90      	pop	{r4, r7, pc}
 8005ab6:	bf00      	nop

08005ab8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005acc:	d004      	beq.n	8005ad8 <HAL_ADC_Start_DMA+0x20>
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a5a      	ldr	r2, [pc, #360]	@ (8005c3c <HAL_ADC_Start_DMA+0x184>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d101      	bne.n	8005adc <HAL_ADC_Start_DMA+0x24>
 8005ad8:	4b59      	ldr	r3, [pc, #356]	@ (8005c40 <HAL_ADC_Start_DMA+0x188>)
 8005ada:	e000      	b.n	8005ade <HAL_ADC_Start_DMA+0x26>
 8005adc:	4b59      	ldr	r3, [pc, #356]	@ (8005c44 <HAL_ADC_Start_DMA+0x18c>)
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7ff fd70 	bl	80055c4 <LL_ADC_GetMultimode>
 8005ae4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7ff fe01 	bl	80056f2 <LL_ADC_REG_IsConversionOngoing>
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	f040 809b 	bne.w	8005c2e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d101      	bne.n	8005b06 <HAL_ADC_Start_DMA+0x4e>
 8005b02:	2302      	movs	r3, #2
 8005b04:	e096      	b.n	8005c34 <HAL_ADC_Start_DMA+0x17c>
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a4d      	ldr	r2, [pc, #308]	@ (8005c48 <HAL_ADC_Start_DMA+0x190>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d008      	beq.n	8005b2a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d005      	beq.n	8005b2a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	2b05      	cmp	r3, #5
 8005b22:	d002      	beq.n	8005b2a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	2b09      	cmp	r3, #9
 8005b28:	d17a      	bne.n	8005c20 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	f000 fcf6 	bl	800651c <ADC_Enable>
 8005b30:	4603      	mov	r3, r0
 8005b32:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005b34:	7dfb      	ldrb	r3, [r7, #23]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d16d      	bne.n	8005c16 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b3e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005b42:	f023 0301 	bic.w	r3, r3, #1
 8005b46:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a3a      	ldr	r2, [pc, #232]	@ (8005c3c <HAL_ADC_Start_DMA+0x184>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d009      	beq.n	8005b6c <HAL_ADC_Start_DMA+0xb4>
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a3b      	ldr	r2, [pc, #236]	@ (8005c4c <HAL_ADC_Start_DMA+0x194>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d002      	beq.n	8005b68 <HAL_ADC_Start_DMA+0xb0>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	e003      	b.n	8005b70 <HAL_ADC_Start_DMA+0xb8>
 8005b68:	4b39      	ldr	r3, [pc, #228]	@ (8005c50 <HAL_ADC_Start_DMA+0x198>)
 8005b6a:	e001      	b.n	8005b70 <HAL_ADC_Start_DMA+0xb8>
 8005b6c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	6812      	ldr	r2, [r2, #0]
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d002      	beq.n	8005b7e <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d105      	bne.n	8005b8a <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b82:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d006      	beq.n	8005ba4 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b9a:	f023 0206 	bic.w	r2, r3, #6
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	661a      	str	r2, [r3, #96]	@ 0x60
 8005ba2:	e002      	b.n	8005baa <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bae:	4a29      	ldr	r2, [pc, #164]	@ (8005c54 <HAL_ADC_Start_DMA+0x19c>)
 8005bb0:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb6:	4a28      	ldr	r2, [pc, #160]	@ (8005c58 <HAL_ADC_Start_DMA+0x1a0>)
 8005bb8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bbe:	4a27      	ldr	r2, [pc, #156]	@ (8005c5c <HAL_ADC_Start_DMA+0x1a4>)
 8005bc0:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	221c      	movs	r2, #28
 8005bc8:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	685a      	ldr	r2, [r3, #4]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f042 0210 	orr.w	r2, r2, #16
 8005be0:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68da      	ldr	r2, [r3, #12]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f042 0201 	orr.w	r2, r2, #1
 8005bf0:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	3340      	adds	r3, #64	@ 0x40
 8005bfc:	4619      	mov	r1, r3
 8005bfe:	68ba      	ldr	r2, [r7, #8]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f001 f86b 	bl	8006cdc <HAL_DMA_Start_IT>
 8005c06:	4603      	mov	r3, r0
 8005c08:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f7ff fd5b 	bl	80056ca <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005c14:	e00d      	b.n	8005c32 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8005c1e:	e008      	b.n	8005c32 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005c2c:	e001      	b.n	8005c32 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005c2e:	2302      	movs	r3, #2
 8005c30:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005c32:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3718      	adds	r7, #24
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	50000100 	.word	0x50000100
 8005c40:	50000300 	.word	0x50000300
 8005c44:	50000700 	.word	0x50000700
 8005c48:	50000600 	.word	0x50000600
 8005c4c:	50000500 	.word	0x50000500
 8005c50:	50000400 	.word	0x50000400
 8005c54:	08006649 	.word	0x08006649
 8005c58:	08006721 	.word	0x08006721
 8005c5c:	0800673d 	.word	0x0800673d

08005c60 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b0b6      	sub	sp, #216	@ 0xd8
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005cac:	2300      	movs	r3, #0
 8005cae:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d102      	bne.n	8005cc0 <HAL_ADC_ConfigChannel+0x24>
 8005cba:	2302      	movs	r3, #2
 8005cbc:	f000 bc13 	b.w	80064e6 <HAL_ADC_ConfigChannel+0x84a>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7ff fd10 	bl	80056f2 <LL_ADC_REG_IsConversionOngoing>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	f040 83f3 	bne.w	80064c0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6818      	ldr	r0, [r3, #0]
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	6859      	ldr	r1, [r3, #4]
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	f7ff fbf1 	bl	80054ce <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7ff fcfe 	bl	80056f2 <LL_ADC_REG_IsConversionOngoing>
 8005cf6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7ff fd0a 	bl	8005718 <LL_ADC_INJ_IsConversionOngoing>
 8005d04:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005d08:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f040 81d9 	bne.w	80060c4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005d12:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	f040 81d4 	bne.w	80060c4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d24:	d10f      	bne.n	8005d46 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6818      	ldr	r0, [r3, #0]
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	4619      	mov	r1, r3
 8005d32:	f7ff fbf8 	bl	8005526 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f7ff fb9f 	bl	8005482 <LL_ADC_SetSamplingTimeCommonConfig>
 8005d44:	e00e      	b.n	8005d64 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6818      	ldr	r0, [r3, #0]
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	6819      	ldr	r1, [r3, #0]
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	461a      	mov	r2, r3
 8005d54:	f7ff fbe7 	bl	8005526 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2100      	movs	r1, #0
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7ff fb8f 	bl	8005482 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	695a      	ldr	r2, [r3, #20]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	08db      	lsrs	r3, r3, #3
 8005d70:	f003 0303 	and.w	r3, r3, #3
 8005d74:	005b      	lsls	r3, r3, #1
 8005d76:	fa02 f303 	lsl.w	r3, r2, r3
 8005d7a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	2b04      	cmp	r3, #4
 8005d84:	d022      	beq.n	8005dcc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6818      	ldr	r0, [r3, #0]
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	6919      	ldr	r1, [r3, #16]
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005d96:	f7ff fae9 	bl	800536c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6818      	ldr	r0, [r3, #0]
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	6919      	ldr	r1, [r3, #16]
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	461a      	mov	r2, r3
 8005da8:	f7ff fb35 	bl	8005416 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6818      	ldr	r0, [r3, #0]
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d102      	bne.n	8005dc2 <HAL_ADC_ConfigChannel+0x126>
 8005dbc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005dc0:	e000      	b.n	8005dc4 <HAL_ADC_ConfigChannel+0x128>
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	f7ff fb41 	bl	800544c <LL_ADC_SetOffsetSaturation>
 8005dca:	e17b      	b.n	80060c4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f7ff faee 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d10a      	bne.n	8005df8 <HAL_ADC_ConfigChannel+0x15c>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	2100      	movs	r1, #0
 8005de8:	4618      	mov	r0, r3
 8005dea:	f7ff fae3 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8005dee:	4603      	mov	r3, r0
 8005df0:	0e9b      	lsrs	r3, r3, #26
 8005df2:	f003 021f 	and.w	r2, r3, #31
 8005df6:	e01e      	b.n	8005e36 <HAL_ADC_ConfigChannel+0x19a>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2100      	movs	r1, #0
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7ff fad8 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8005e04:	4603      	mov	r3, r0
 8005e06:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e0a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005e0e:	fa93 f3a3 	rbit	r3, r3
 8005e12:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005e16:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005e1a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005e1e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d101      	bne.n	8005e2a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8005e26:	2320      	movs	r3, #32
 8005e28:	e004      	b.n	8005e34 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8005e2a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005e2e:	fab3 f383 	clz	r3, r3
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d105      	bne.n	8005e4e <HAL_ADC_ConfigChannel+0x1b2>
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	0e9b      	lsrs	r3, r3, #26
 8005e48:	f003 031f 	and.w	r3, r3, #31
 8005e4c:	e018      	b.n	8005e80 <HAL_ADC_ConfigChannel+0x1e4>
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e56:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005e5a:	fa93 f3a3 	rbit	r3, r3
 8005e5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005e62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005e6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d101      	bne.n	8005e76 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8005e72:	2320      	movs	r3, #32
 8005e74:	e004      	b.n	8005e80 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005e76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005e7a:	fab3 f383 	clz	r3, r3
 8005e7e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d106      	bne.n	8005e92 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	2100      	movs	r1, #0
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7ff faa7 	bl	80053e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	2101      	movs	r1, #1
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f7ff fa8b 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d10a      	bne.n	8005ebe <HAL_ADC_ConfigChannel+0x222>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	2101      	movs	r1, #1
 8005eae:	4618      	mov	r0, r3
 8005eb0:	f7ff fa80 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	0e9b      	lsrs	r3, r3, #26
 8005eb8:	f003 021f 	and.w	r2, r3, #31
 8005ebc:	e01e      	b.n	8005efc <HAL_ADC_ConfigChannel+0x260>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2101      	movs	r1, #1
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f7ff fa75 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ed0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005ed4:	fa93 f3a3 	rbit	r3, r3
 8005ed8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005edc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ee0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005ee4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d101      	bne.n	8005ef0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005eec:	2320      	movs	r3, #32
 8005eee:	e004      	b.n	8005efa <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005ef0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005ef4:	fab3 f383 	clz	r3, r3
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d105      	bne.n	8005f14 <HAL_ADC_ConfigChannel+0x278>
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	0e9b      	lsrs	r3, r3, #26
 8005f0e:	f003 031f 	and.w	r3, r3, #31
 8005f12:	e018      	b.n	8005f46 <HAL_ADC_ConfigChannel+0x2aa>
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f20:	fa93 f3a3 	rbit	r3, r3
 8005f24:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005f28:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005f2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005f30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d101      	bne.n	8005f3c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005f38:	2320      	movs	r3, #32
 8005f3a:	e004      	b.n	8005f46 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005f3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005f40:	fab3 f383 	clz	r3, r3
 8005f44:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d106      	bne.n	8005f58 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	2101      	movs	r1, #1
 8005f52:	4618      	mov	r0, r3
 8005f54:	f7ff fa44 	bl	80053e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2102      	movs	r1, #2
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f7ff fa28 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8005f64:	4603      	mov	r3, r0
 8005f66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d10a      	bne.n	8005f84 <HAL_ADC_ConfigChannel+0x2e8>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2102      	movs	r1, #2
 8005f74:	4618      	mov	r0, r3
 8005f76:	f7ff fa1d 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	0e9b      	lsrs	r3, r3, #26
 8005f7e:	f003 021f 	and.w	r2, r3, #31
 8005f82:	e01e      	b.n	8005fc2 <HAL_ADC_ConfigChannel+0x326>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	2102      	movs	r1, #2
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7ff fa12 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8005f90:	4603      	mov	r3, r0
 8005f92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005f9a:	fa93 f3a3 	rbit	r3, r3
 8005f9e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005fa2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005fa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005faa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8005fb2:	2320      	movs	r3, #32
 8005fb4:	e004      	b.n	8005fc0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8005fb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005fba:	fab3 f383 	clz	r3, r3
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d105      	bne.n	8005fda <HAL_ADC_ConfigChannel+0x33e>
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	0e9b      	lsrs	r3, r3, #26
 8005fd4:	f003 031f 	and.w	r3, r3, #31
 8005fd8:	e016      	b.n	8006008 <HAL_ADC_ConfigChannel+0x36c>
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fe2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005fe6:	fa93 f3a3 	rbit	r3, r3
 8005fea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005fec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005fee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005ff2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d101      	bne.n	8005ffe <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8005ffa:	2320      	movs	r3, #32
 8005ffc:	e004      	b.n	8006008 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005ffe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006002:	fab3 f383 	clz	r3, r3
 8006006:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006008:	429a      	cmp	r2, r3
 800600a:	d106      	bne.n	800601a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2200      	movs	r2, #0
 8006012:	2102      	movs	r1, #2
 8006014:	4618      	mov	r0, r3
 8006016:	f7ff f9e3 	bl	80053e0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2103      	movs	r1, #3
 8006020:	4618      	mov	r0, r3
 8006022:	f7ff f9c7 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8006026:	4603      	mov	r3, r0
 8006028:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10a      	bne.n	8006046 <HAL_ADC_ConfigChannel+0x3aa>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	2103      	movs	r1, #3
 8006036:	4618      	mov	r0, r3
 8006038:	f7ff f9bc 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 800603c:	4603      	mov	r3, r0
 800603e:	0e9b      	lsrs	r3, r3, #26
 8006040:	f003 021f 	and.w	r2, r3, #31
 8006044:	e017      	b.n	8006076 <HAL_ADC_ConfigChannel+0x3da>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	2103      	movs	r1, #3
 800604c:	4618      	mov	r0, r3
 800604e:	f7ff f9b1 	bl	80053b4 <LL_ADC_GetOffsetChannel>
 8006052:	4603      	mov	r3, r0
 8006054:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006056:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006058:	fa93 f3a3 	rbit	r3, r3
 800605c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800605e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006060:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8006062:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006064:	2b00      	cmp	r3, #0
 8006066:	d101      	bne.n	800606c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8006068:	2320      	movs	r3, #32
 800606a:	e003      	b.n	8006074 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800606c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800606e:	fab3 f383 	clz	r3, r3
 8006072:	b2db      	uxtb	r3, r3
 8006074:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800607e:	2b00      	cmp	r3, #0
 8006080:	d105      	bne.n	800608e <HAL_ADC_ConfigChannel+0x3f2>
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	0e9b      	lsrs	r3, r3, #26
 8006088:	f003 031f 	and.w	r3, r3, #31
 800608c:	e011      	b.n	80060b2 <HAL_ADC_ConfigChannel+0x416>
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006094:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006096:	fa93 f3a3 	rbit	r3, r3
 800609a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800609c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800609e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80060a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d101      	bne.n	80060aa <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 80060a6:	2320      	movs	r3, #32
 80060a8:	e003      	b.n	80060b2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 80060aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80060ac:	fab3 f383 	clz	r3, r3
 80060b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d106      	bne.n	80060c4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	2200      	movs	r2, #0
 80060bc:	2103      	movs	r1, #3
 80060be:	4618      	mov	r0, r3
 80060c0:	f7ff f98e 	bl	80053e0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f7ff faeb 	bl	80056a4 <LL_ADC_IsEnabled>
 80060ce:	4603      	mov	r3, r0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	f040 813d 	bne.w	8006350 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6818      	ldr	r0, [r3, #0]
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	6819      	ldr	r1, [r3, #0]
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	461a      	mov	r2, r3
 80060e4:	f7ff fa4a 	bl	800557c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	68db      	ldr	r3, [r3, #12]
 80060ec:	4aa2      	ldr	r2, [pc, #648]	@ (8006378 <HAL_ADC_ConfigChannel+0x6dc>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	f040 812e 	bne.w	8006350 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006100:	2b00      	cmp	r3, #0
 8006102:	d10b      	bne.n	800611c <HAL_ADC_ConfigChannel+0x480>
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	0e9b      	lsrs	r3, r3, #26
 800610a:	3301      	adds	r3, #1
 800610c:	f003 031f 	and.w	r3, r3, #31
 8006110:	2b09      	cmp	r3, #9
 8006112:	bf94      	ite	ls
 8006114:	2301      	movls	r3, #1
 8006116:	2300      	movhi	r3, #0
 8006118:	b2db      	uxtb	r3, r3
 800611a:	e019      	b.n	8006150 <HAL_ADC_ConfigChannel+0x4b4>
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006122:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006124:	fa93 f3a3 	rbit	r3, r3
 8006128:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800612a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800612c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800612e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006130:	2b00      	cmp	r3, #0
 8006132:	d101      	bne.n	8006138 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006134:	2320      	movs	r3, #32
 8006136:	e003      	b.n	8006140 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8006138:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800613a:	fab3 f383 	clz	r3, r3
 800613e:	b2db      	uxtb	r3, r3
 8006140:	3301      	adds	r3, #1
 8006142:	f003 031f 	and.w	r3, r3, #31
 8006146:	2b09      	cmp	r3, #9
 8006148:	bf94      	ite	ls
 800614a:	2301      	movls	r3, #1
 800614c:	2300      	movhi	r3, #0
 800614e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006150:	2b00      	cmp	r3, #0
 8006152:	d079      	beq.n	8006248 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800615c:	2b00      	cmp	r3, #0
 800615e:	d107      	bne.n	8006170 <HAL_ADC_ConfigChannel+0x4d4>
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	0e9b      	lsrs	r3, r3, #26
 8006166:	3301      	adds	r3, #1
 8006168:	069b      	lsls	r3, r3, #26
 800616a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800616e:	e015      	b.n	800619c <HAL_ADC_ConfigChannel+0x500>
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006176:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006178:	fa93 f3a3 	rbit	r3, r3
 800617c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800617e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006180:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006182:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006184:	2b00      	cmp	r3, #0
 8006186:	d101      	bne.n	800618c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8006188:	2320      	movs	r3, #32
 800618a:	e003      	b.n	8006194 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800618c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800618e:	fab3 f383 	clz	r3, r3
 8006192:	b2db      	uxtb	r3, r3
 8006194:	3301      	adds	r3, #1
 8006196:	069b      	lsls	r3, r3, #26
 8006198:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d109      	bne.n	80061bc <HAL_ADC_ConfigChannel+0x520>
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	0e9b      	lsrs	r3, r3, #26
 80061ae:	3301      	adds	r3, #1
 80061b0:	f003 031f 	and.w	r3, r3, #31
 80061b4:	2101      	movs	r1, #1
 80061b6:	fa01 f303 	lsl.w	r3, r1, r3
 80061ba:	e017      	b.n	80061ec <HAL_ADC_ConfigChannel+0x550>
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061c4:	fa93 f3a3 	rbit	r3, r3
 80061c8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80061ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80061ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d101      	bne.n	80061d8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80061d4:	2320      	movs	r3, #32
 80061d6:	e003      	b.n	80061e0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80061d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80061da:	fab3 f383 	clz	r3, r3
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	3301      	adds	r3, #1
 80061e2:	f003 031f 	and.w	r3, r3, #31
 80061e6:	2101      	movs	r1, #1
 80061e8:	fa01 f303 	lsl.w	r3, r1, r3
 80061ec:	ea42 0103 	orr.w	r1, r2, r3
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10a      	bne.n	8006212 <HAL_ADC_ConfigChannel+0x576>
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	0e9b      	lsrs	r3, r3, #26
 8006202:	3301      	adds	r3, #1
 8006204:	f003 021f 	and.w	r2, r3, #31
 8006208:	4613      	mov	r3, r2
 800620a:	005b      	lsls	r3, r3, #1
 800620c:	4413      	add	r3, r2
 800620e:	051b      	lsls	r3, r3, #20
 8006210:	e018      	b.n	8006244 <HAL_ADC_ConfigChannel+0x5a8>
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800621a:	fa93 f3a3 	rbit	r3, r3
 800621e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006220:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006222:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006226:	2b00      	cmp	r3, #0
 8006228:	d101      	bne.n	800622e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800622a:	2320      	movs	r3, #32
 800622c:	e003      	b.n	8006236 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800622e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006230:	fab3 f383 	clz	r3, r3
 8006234:	b2db      	uxtb	r3, r3
 8006236:	3301      	adds	r3, #1
 8006238:	f003 021f 	and.w	r2, r3, #31
 800623c:	4613      	mov	r3, r2
 800623e:	005b      	lsls	r3, r3, #1
 8006240:	4413      	add	r3, r2
 8006242:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006244:	430b      	orrs	r3, r1
 8006246:	e07e      	b.n	8006346 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006250:	2b00      	cmp	r3, #0
 8006252:	d107      	bne.n	8006264 <HAL_ADC_ConfigChannel+0x5c8>
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	0e9b      	lsrs	r3, r3, #26
 800625a:	3301      	adds	r3, #1
 800625c:	069b      	lsls	r3, r3, #26
 800625e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006262:	e015      	b.n	8006290 <HAL_ADC_ConfigChannel+0x5f4>
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800626a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800626c:	fa93 f3a3 	rbit	r3, r3
 8006270:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006274:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8006276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800627c:	2320      	movs	r3, #32
 800627e:	e003      	b.n	8006288 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8006280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006282:	fab3 f383 	clz	r3, r3
 8006286:	b2db      	uxtb	r3, r3
 8006288:	3301      	adds	r3, #1
 800628a:	069b      	lsls	r3, r3, #26
 800628c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006298:	2b00      	cmp	r3, #0
 800629a:	d109      	bne.n	80062b0 <HAL_ADC_ConfigChannel+0x614>
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	0e9b      	lsrs	r3, r3, #26
 80062a2:	3301      	adds	r3, #1
 80062a4:	f003 031f 	and.w	r3, r3, #31
 80062a8:	2101      	movs	r1, #1
 80062aa:	fa01 f303 	lsl.w	r3, r1, r3
 80062ae:	e017      	b.n	80062e0 <HAL_ADC_ConfigChannel+0x644>
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	fa93 f3a3 	rbit	r3, r3
 80062bc:	61fb      	str	r3, [r7, #28]
  return result;
 80062be:	69fb      	ldr	r3, [r7, #28]
 80062c0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80062c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d101      	bne.n	80062cc <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80062c8:	2320      	movs	r3, #32
 80062ca:	e003      	b.n	80062d4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80062cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ce:	fab3 f383 	clz	r3, r3
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	3301      	adds	r3, #1
 80062d6:	f003 031f 	and.w	r3, r3, #31
 80062da:	2101      	movs	r1, #1
 80062dc:	fa01 f303 	lsl.w	r3, r1, r3
 80062e0:	ea42 0103 	orr.w	r1, r2, r3
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d10d      	bne.n	800630c <HAL_ADC_ConfigChannel+0x670>
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	0e9b      	lsrs	r3, r3, #26
 80062f6:	3301      	adds	r3, #1
 80062f8:	f003 021f 	and.w	r2, r3, #31
 80062fc:	4613      	mov	r3, r2
 80062fe:	005b      	lsls	r3, r3, #1
 8006300:	4413      	add	r3, r2
 8006302:	3b1e      	subs	r3, #30
 8006304:	051b      	lsls	r3, r3, #20
 8006306:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800630a:	e01b      	b.n	8006344 <HAL_ADC_ConfigChannel+0x6a8>
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	fa93 f3a3 	rbit	r3, r3
 8006318:	613b      	str	r3, [r7, #16]
  return result;
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800631e:	69bb      	ldr	r3, [r7, #24]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d101      	bne.n	8006328 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8006324:	2320      	movs	r3, #32
 8006326:	e003      	b.n	8006330 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	fab3 f383 	clz	r3, r3
 800632e:	b2db      	uxtb	r3, r3
 8006330:	3301      	adds	r3, #1
 8006332:	f003 021f 	and.w	r2, r3, #31
 8006336:	4613      	mov	r3, r2
 8006338:	005b      	lsls	r3, r3, #1
 800633a:	4413      	add	r3, r2
 800633c:	3b1e      	subs	r3, #30
 800633e:	051b      	lsls	r3, r3, #20
 8006340:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006344:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006346:	683a      	ldr	r2, [r7, #0]
 8006348:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800634a:	4619      	mov	r1, r3
 800634c:	f7ff f8eb 	bl	8005526 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	4b09      	ldr	r3, [pc, #36]	@ (800637c <HAL_ADC_ConfigChannel+0x6e0>)
 8006356:	4013      	ands	r3, r2
 8006358:	2b00      	cmp	r3, #0
 800635a:	f000 80be 	beq.w	80064da <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006366:	d004      	beq.n	8006372 <HAL_ADC_ConfigChannel+0x6d6>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a04      	ldr	r2, [pc, #16]	@ (8006380 <HAL_ADC_ConfigChannel+0x6e4>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d10a      	bne.n	8006388 <HAL_ADC_ConfigChannel+0x6ec>
 8006372:	4b04      	ldr	r3, [pc, #16]	@ (8006384 <HAL_ADC_ConfigChannel+0x6e8>)
 8006374:	e009      	b.n	800638a <HAL_ADC_ConfigChannel+0x6ee>
 8006376:	bf00      	nop
 8006378:	407f0000 	.word	0x407f0000
 800637c:	80080000 	.word	0x80080000
 8006380:	50000100 	.word	0x50000100
 8006384:	50000300 	.word	0x50000300
 8006388:	4b59      	ldr	r3, [pc, #356]	@ (80064f0 <HAL_ADC_ConfigChannel+0x854>)
 800638a:	4618      	mov	r0, r3
 800638c:	f7fe ffe0 	bl	8005350 <LL_ADC_GetCommonPathInternalCh>
 8006390:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a56      	ldr	r2, [pc, #344]	@ (80064f4 <HAL_ADC_ConfigChannel+0x858>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d004      	beq.n	80063a8 <HAL_ADC_ConfigChannel+0x70c>
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a55      	ldr	r2, [pc, #340]	@ (80064f8 <HAL_ADC_ConfigChannel+0x85c>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d13a      	bne.n	800641e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80063a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80063ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d134      	bne.n	800641e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80063bc:	d005      	beq.n	80063ca <HAL_ADC_ConfigChannel+0x72e>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a4e      	ldr	r2, [pc, #312]	@ (80064fc <HAL_ADC_ConfigChannel+0x860>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	f040 8085 	bne.w	80064d4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80063d2:	d004      	beq.n	80063de <HAL_ADC_ConfigChannel+0x742>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a49      	ldr	r2, [pc, #292]	@ (8006500 <HAL_ADC_ConfigChannel+0x864>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d101      	bne.n	80063e2 <HAL_ADC_ConfigChannel+0x746>
 80063de:	4a49      	ldr	r2, [pc, #292]	@ (8006504 <HAL_ADC_ConfigChannel+0x868>)
 80063e0:	e000      	b.n	80063e4 <HAL_ADC_ConfigChannel+0x748>
 80063e2:	4a43      	ldr	r2, [pc, #268]	@ (80064f0 <HAL_ADC_ConfigChannel+0x854>)
 80063e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80063e8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80063ec:	4619      	mov	r1, r3
 80063ee:	4610      	mov	r0, r2
 80063f0:	f7fe ff9b 	bl	800532a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80063f4:	4b44      	ldr	r3, [pc, #272]	@ (8006508 <HAL_ADC_ConfigChannel+0x86c>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	099b      	lsrs	r3, r3, #6
 80063fa:	4a44      	ldr	r2, [pc, #272]	@ (800650c <HAL_ADC_ConfigChannel+0x870>)
 80063fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006400:	099b      	lsrs	r3, r3, #6
 8006402:	1c5a      	adds	r2, r3, #1
 8006404:	4613      	mov	r3, r2
 8006406:	005b      	lsls	r3, r3, #1
 8006408:	4413      	add	r3, r2
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800640e:	e002      	b.n	8006416 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	3b01      	subs	r3, #1
 8006414:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1f9      	bne.n	8006410 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800641c:	e05a      	b.n	80064d4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a3b      	ldr	r2, [pc, #236]	@ (8006510 <HAL_ADC_ConfigChannel+0x874>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d125      	bne.n	8006474 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006428:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800642c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d11f      	bne.n	8006474 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a31      	ldr	r2, [pc, #196]	@ (8006500 <HAL_ADC_ConfigChannel+0x864>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d104      	bne.n	8006448 <HAL_ADC_ConfigChannel+0x7ac>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a34      	ldr	r2, [pc, #208]	@ (8006514 <HAL_ADC_ConfigChannel+0x878>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d047      	beq.n	80064d8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006450:	d004      	beq.n	800645c <HAL_ADC_ConfigChannel+0x7c0>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a2a      	ldr	r2, [pc, #168]	@ (8006500 <HAL_ADC_ConfigChannel+0x864>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d101      	bne.n	8006460 <HAL_ADC_ConfigChannel+0x7c4>
 800645c:	4a29      	ldr	r2, [pc, #164]	@ (8006504 <HAL_ADC_ConfigChannel+0x868>)
 800645e:	e000      	b.n	8006462 <HAL_ADC_ConfigChannel+0x7c6>
 8006460:	4a23      	ldr	r2, [pc, #140]	@ (80064f0 <HAL_ADC_ConfigChannel+0x854>)
 8006462:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006466:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800646a:	4619      	mov	r1, r3
 800646c:	4610      	mov	r0, r2
 800646e:	f7fe ff5c 	bl	800532a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006472:	e031      	b.n	80064d8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a27      	ldr	r2, [pc, #156]	@ (8006518 <HAL_ADC_ConfigChannel+0x87c>)
 800647a:	4293      	cmp	r3, r2
 800647c:	d12d      	bne.n	80064da <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800647e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006482:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006486:	2b00      	cmp	r3, #0
 8006488:	d127      	bne.n	80064da <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a1c      	ldr	r2, [pc, #112]	@ (8006500 <HAL_ADC_ConfigChannel+0x864>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d022      	beq.n	80064da <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800649c:	d004      	beq.n	80064a8 <HAL_ADC_ConfigChannel+0x80c>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a17      	ldr	r2, [pc, #92]	@ (8006500 <HAL_ADC_ConfigChannel+0x864>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d101      	bne.n	80064ac <HAL_ADC_ConfigChannel+0x810>
 80064a8:	4a16      	ldr	r2, [pc, #88]	@ (8006504 <HAL_ADC_ConfigChannel+0x868>)
 80064aa:	e000      	b.n	80064ae <HAL_ADC_ConfigChannel+0x812>
 80064ac:	4a10      	ldr	r2, [pc, #64]	@ (80064f0 <HAL_ADC_ConfigChannel+0x854>)
 80064ae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80064b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80064b6:	4619      	mov	r1, r3
 80064b8:	4610      	mov	r0, r2
 80064ba:	f7fe ff36 	bl	800532a <LL_ADC_SetCommonPathInternalCh>
 80064be:	e00c      	b.n	80064da <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064c4:	f043 0220 	orr.w	r2, r3, #32
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80064d2:	e002      	b.n	80064da <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80064d4:	bf00      	nop
 80064d6:	e000      	b.n	80064da <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80064e2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	37d8      	adds	r7, #216	@ 0xd8
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	50000700 	.word	0x50000700
 80064f4:	c3210000 	.word	0xc3210000
 80064f8:	90c00010 	.word	0x90c00010
 80064fc:	50000600 	.word	0x50000600
 8006500:	50000100 	.word	0x50000100
 8006504:	50000300 	.word	0x50000300
 8006508:	20000000 	.word	0x20000000
 800650c:	053e2d63 	.word	0x053e2d63
 8006510:	c7520000 	.word	0xc7520000
 8006514:	50000500 	.word	0x50000500
 8006518:	cb840000 	.word	0xcb840000

0800651c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006524:	2300      	movs	r3, #0
 8006526:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4618      	mov	r0, r3
 800652e:	f7ff f8b9 	bl	80056a4 <LL_ADC_IsEnabled>
 8006532:	4603      	mov	r3, r0
 8006534:	2b00      	cmp	r3, #0
 8006536:	d176      	bne.n	8006626 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	689a      	ldr	r2, [r3, #8]
 800653e:	4b3c      	ldr	r3, [pc, #240]	@ (8006630 <ADC_Enable+0x114>)
 8006540:	4013      	ands	r3, r2
 8006542:	2b00      	cmp	r3, #0
 8006544:	d00d      	beq.n	8006562 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800654a:	f043 0210 	orr.w	r2, r3, #16
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006556:	f043 0201 	orr.w	r2, r3, #1
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	e062      	b.n	8006628 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4618      	mov	r0, r3
 8006568:	f7ff f888 	bl	800567c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006574:	d004      	beq.n	8006580 <ADC_Enable+0x64>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a2e      	ldr	r2, [pc, #184]	@ (8006634 <ADC_Enable+0x118>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d101      	bne.n	8006584 <ADC_Enable+0x68>
 8006580:	4b2d      	ldr	r3, [pc, #180]	@ (8006638 <ADC_Enable+0x11c>)
 8006582:	e000      	b.n	8006586 <ADC_Enable+0x6a>
 8006584:	4b2d      	ldr	r3, [pc, #180]	@ (800663c <ADC_Enable+0x120>)
 8006586:	4618      	mov	r0, r3
 8006588:	f7fe fee2 	bl	8005350 <LL_ADC_GetCommonPathInternalCh>
 800658c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800658e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006592:	2b00      	cmp	r3, #0
 8006594:	d013      	beq.n	80065be <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006596:	4b2a      	ldr	r3, [pc, #168]	@ (8006640 <ADC_Enable+0x124>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	099b      	lsrs	r3, r3, #6
 800659c:	4a29      	ldr	r2, [pc, #164]	@ (8006644 <ADC_Enable+0x128>)
 800659e:	fba2 2303 	umull	r2, r3, r2, r3
 80065a2:	099b      	lsrs	r3, r3, #6
 80065a4:	1c5a      	adds	r2, r3, #1
 80065a6:	4613      	mov	r3, r2
 80065a8:	005b      	lsls	r3, r3, #1
 80065aa:	4413      	add	r3, r2
 80065ac:	009b      	lsls	r3, r3, #2
 80065ae:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80065b0:	e002      	b.n	80065b8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	3b01      	subs	r3, #1
 80065b6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d1f9      	bne.n	80065b2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80065be:	f7fe fe95 	bl	80052ec <HAL_GetTick>
 80065c2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80065c4:	e028      	b.n	8006618 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7ff f86a 	bl	80056a4 <LL_ADC_IsEnabled>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d104      	bne.n	80065e0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4618      	mov	r0, r3
 80065dc:	f7ff f84e 	bl	800567c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80065e0:	f7fe fe84 	bl	80052ec <HAL_GetTick>
 80065e4:	4602      	mov	r2, r0
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	1ad3      	subs	r3, r2, r3
 80065ea:	2b02      	cmp	r3, #2
 80065ec:	d914      	bls.n	8006618 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0301 	and.w	r3, r3, #1
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d00d      	beq.n	8006618 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006600:	f043 0210 	orr.w	r2, r3, #16
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800660c:	f043 0201 	orr.w	r2, r3, #1
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e007      	b.n	8006628 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0301 	and.w	r3, r3, #1
 8006622:	2b01      	cmp	r3, #1
 8006624:	d1cf      	bne.n	80065c6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006626:	2300      	movs	r3, #0
}
 8006628:	4618      	mov	r0, r3
 800662a:	3710      	adds	r7, #16
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}
 8006630:	8000003f 	.word	0x8000003f
 8006634:	50000100 	.word	0x50000100
 8006638:	50000300 	.word	0x50000300
 800663c:	50000700 	.word	0x50000700
 8006640:	20000000 	.word	0x20000000
 8006644:	053e2d63 	.word	0x053e2d63

08006648 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006654:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800665a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800665e:	2b00      	cmp	r3, #0
 8006660:	d14b      	bne.n	80066fa <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006666:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0308 	and.w	r3, r3, #8
 8006678:	2b00      	cmp	r3, #0
 800667a:	d021      	beq.n	80066c0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4618      	mov	r0, r3
 8006682:	f7fe ff11 	bl	80054a8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d032      	beq.n	80066f2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d12b      	bne.n	80066f2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800669e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d11f      	bne.n	80066f2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066b6:	f043 0201 	orr.w	r2, r3, #1
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80066be:	e018      	b.n	80066f2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68db      	ldr	r3, [r3, #12]
 80066c6:	f003 0302 	and.w	r3, r3, #2
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d111      	bne.n	80066f2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066d2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d105      	bne.n	80066f2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066ea:	f043 0201 	orr.w	r2, r3, #1
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80066f2:	68f8      	ldr	r0, [r7, #12]
 80066f4:	f7ff fab4 	bl	8005c60 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80066f8:	e00e      	b.n	8006718 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066fe:	f003 0310 	and.w	r3, r3, #16
 8006702:	2b00      	cmp	r3, #0
 8006704:	d003      	beq.n	800670e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006706:	68f8      	ldr	r0, [r7, #12]
 8006708:	f7ff fabe 	bl	8005c88 <HAL_ADC_ErrorCallback>
}
 800670c:	e004      	b.n	8006718 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	4798      	blx	r3
}
 8006718:	bf00      	nop
 800671a:	3710      	adds	r7, #16
 800671c:	46bd      	mov	sp, r7
 800671e:	bd80      	pop	{r7, pc}

08006720 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800672e:	68f8      	ldr	r0, [r7, #12]
 8006730:	f7ff faa0 	bl	8005c74 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006734:	bf00      	nop
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006748:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800674e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800675a:	f043 0204 	orr.w	r2, r3, #4
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f7ff fa90 	bl	8005c88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006768:	bf00      	nop
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <LL_ADC_IsEnabled>:
{
 8006770:	b480      	push	{r7}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	f003 0301 	and.w	r3, r3, #1
 8006780:	2b01      	cmp	r3, #1
 8006782:	d101      	bne.n	8006788 <LL_ADC_IsEnabled+0x18>
 8006784:	2301      	movs	r3, #1
 8006786:	e000      	b.n	800678a <LL_ADC_IsEnabled+0x1a>
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	370c      	adds	r7, #12
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <LL_ADC_REG_IsConversionOngoing>:
{
 8006796:	b480      	push	{r7}
 8006798:	b083      	sub	sp, #12
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f003 0304 	and.w	r3, r3, #4
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d101      	bne.n	80067ae <LL_ADC_REG_IsConversionOngoing+0x18>
 80067aa:	2301      	movs	r3, #1
 80067ac:	e000      	b.n	80067b0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	370c      	adds	r7, #12
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr

080067bc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80067bc:	b590      	push	{r4, r7, lr}
 80067be:	b0a1      	sub	sp, #132	@ 0x84
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80067c6:	2300      	movs	r3, #0
 80067c8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d101      	bne.n	80067da <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80067d6:	2302      	movs	r3, #2
 80067d8:	e0e7      	b.n	80069aa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2201      	movs	r2, #1
 80067de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80067e2:	2300      	movs	r3, #0
 80067e4:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80067e6:	2300      	movs	r3, #0
 80067e8:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80067f2:	d102      	bne.n	80067fa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80067f4:	4b6f      	ldr	r3, [pc, #444]	@ (80069b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80067f6:	60bb      	str	r3, [r7, #8]
 80067f8:	e009      	b.n	800680e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a6e      	ldr	r2, [pc, #440]	@ (80069b8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d102      	bne.n	800680a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8006804:	4b6d      	ldr	r3, [pc, #436]	@ (80069bc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006806:	60bb      	str	r3, [r7, #8]
 8006808:	e001      	b.n	800680e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800680a:	2300      	movs	r3, #0
 800680c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d10b      	bne.n	800682c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006818:	f043 0220 	orr.w	r2, r3, #32
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2200      	movs	r2, #0
 8006824:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	e0be      	b.n	80069aa <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	4618      	mov	r0, r3
 8006830:	f7ff ffb1 	bl	8006796 <LL_ADC_REG_IsConversionOngoing>
 8006834:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4618      	mov	r0, r3
 800683c:	f7ff ffab 	bl	8006796 <LL_ADC_REG_IsConversionOngoing>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	f040 80a0 	bne.w	8006988 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8006848:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800684a:	2b00      	cmp	r3, #0
 800684c:	f040 809c 	bne.w	8006988 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006858:	d004      	beq.n	8006864 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a55      	ldr	r2, [pc, #340]	@ (80069b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d101      	bne.n	8006868 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8006864:	4b56      	ldr	r3, [pc, #344]	@ (80069c0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8006866:	e000      	b.n	800686a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8006868:	4b56      	ldr	r3, [pc, #344]	@ (80069c4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800686a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d04b      	beq.n	800690c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006874:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	6859      	ldr	r1, [r3, #4]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006886:	035b      	lsls	r3, r3, #13
 8006888:	430b      	orrs	r3, r1
 800688a:	431a      	orrs	r2, r3
 800688c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800688e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006898:	d004      	beq.n	80068a4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a45      	ldr	r2, [pc, #276]	@ (80069b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d10f      	bne.n	80068c4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80068a4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80068a8:	f7ff ff62 	bl	8006770 <LL_ADC_IsEnabled>
 80068ac:	4604      	mov	r4, r0
 80068ae:	4841      	ldr	r0, [pc, #260]	@ (80069b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80068b0:	f7ff ff5e 	bl	8006770 <LL_ADC_IsEnabled>
 80068b4:	4603      	mov	r3, r0
 80068b6:	4323      	orrs	r3, r4
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	bf0c      	ite	eq
 80068bc:	2301      	moveq	r3, #1
 80068be:	2300      	movne	r3, #0
 80068c0:	b2db      	uxtb	r3, r3
 80068c2:	e012      	b.n	80068ea <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80068c4:	483c      	ldr	r0, [pc, #240]	@ (80069b8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80068c6:	f7ff ff53 	bl	8006770 <LL_ADC_IsEnabled>
 80068ca:	4604      	mov	r4, r0
 80068cc:	483b      	ldr	r0, [pc, #236]	@ (80069bc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80068ce:	f7ff ff4f 	bl	8006770 <LL_ADC_IsEnabled>
 80068d2:	4603      	mov	r3, r0
 80068d4:	431c      	orrs	r4, r3
 80068d6:	483c      	ldr	r0, [pc, #240]	@ (80069c8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80068d8:	f7ff ff4a 	bl	8006770 <LL_ADC_IsEnabled>
 80068dc:	4603      	mov	r3, r0
 80068de:	4323      	orrs	r3, r4
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	bf0c      	ite	eq
 80068e4:	2301      	moveq	r3, #1
 80068e6:	2300      	movne	r3, #0
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d056      	beq.n	800699c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80068ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068f0:	689b      	ldr	r3, [r3, #8]
 80068f2:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80068f6:	f023 030f 	bic.w	r3, r3, #15
 80068fa:	683a      	ldr	r2, [r7, #0]
 80068fc:	6811      	ldr	r1, [r2, #0]
 80068fe:	683a      	ldr	r2, [r7, #0]
 8006900:	6892      	ldr	r2, [r2, #8]
 8006902:	430a      	orrs	r2, r1
 8006904:	431a      	orrs	r2, r3
 8006906:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006908:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800690a:	e047      	b.n	800699c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800690c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006914:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006916:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006920:	d004      	beq.n	800692c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a23      	ldr	r2, [pc, #140]	@ (80069b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d10f      	bne.n	800694c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800692c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006930:	f7ff ff1e 	bl	8006770 <LL_ADC_IsEnabled>
 8006934:	4604      	mov	r4, r0
 8006936:	481f      	ldr	r0, [pc, #124]	@ (80069b4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006938:	f7ff ff1a 	bl	8006770 <LL_ADC_IsEnabled>
 800693c:	4603      	mov	r3, r0
 800693e:	4323      	orrs	r3, r4
 8006940:	2b00      	cmp	r3, #0
 8006942:	bf0c      	ite	eq
 8006944:	2301      	moveq	r3, #1
 8006946:	2300      	movne	r3, #0
 8006948:	b2db      	uxtb	r3, r3
 800694a:	e012      	b.n	8006972 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800694c:	481a      	ldr	r0, [pc, #104]	@ (80069b8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800694e:	f7ff ff0f 	bl	8006770 <LL_ADC_IsEnabled>
 8006952:	4604      	mov	r4, r0
 8006954:	4819      	ldr	r0, [pc, #100]	@ (80069bc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006956:	f7ff ff0b 	bl	8006770 <LL_ADC_IsEnabled>
 800695a:	4603      	mov	r3, r0
 800695c:	431c      	orrs	r4, r3
 800695e:	481a      	ldr	r0, [pc, #104]	@ (80069c8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006960:	f7ff ff06 	bl	8006770 <LL_ADC_IsEnabled>
 8006964:	4603      	mov	r3, r0
 8006966:	4323      	orrs	r3, r4
 8006968:	2b00      	cmp	r3, #0
 800696a:	bf0c      	ite	eq
 800696c:	2301      	moveq	r3, #1
 800696e:	2300      	movne	r3, #0
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d012      	beq.n	800699c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006976:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800697e:	f023 030f 	bic.w	r3, r3, #15
 8006982:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006984:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006986:	e009      	b.n	800699c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800698c:	f043 0220 	orr.w	r2, r3, #32
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800699a:	e000      	b.n	800699e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800699c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80069a6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3784      	adds	r7, #132	@ 0x84
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd90      	pop	{r4, r7, pc}
 80069b2:	bf00      	nop
 80069b4:	50000100 	.word	0x50000100
 80069b8:	50000400 	.word	0x50000400
 80069bc:	50000500 	.word	0x50000500
 80069c0:	50000300 	.word	0x50000300
 80069c4:	50000700 	.word	0x50000700
 80069c8:	50000600 	.word	0x50000600

080069cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f003 0307 	and.w	r3, r3, #7
 80069da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80069dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006a10 <__NVIC_SetPriorityGrouping+0x44>)
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80069e2:	68ba      	ldr	r2, [r7, #8]
 80069e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80069e8:	4013      	ands	r3, r2
 80069ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80069f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80069f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069fe:	4a04      	ldr	r2, [pc, #16]	@ (8006a10 <__NVIC_SetPriorityGrouping+0x44>)
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	60d3      	str	r3, [r2, #12]
}
 8006a04:	bf00      	nop
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	e000ed00 	.word	0xe000ed00

08006a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006a14:	b480      	push	{r7}
 8006a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a18:	4b04      	ldr	r3, [pc, #16]	@ (8006a2c <__NVIC_GetPriorityGrouping+0x18>)
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	0a1b      	lsrs	r3, r3, #8
 8006a1e:	f003 0307 	and.w	r3, r3, #7
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr
 8006a2c:	e000ed00 	.word	0xe000ed00

08006a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	4603      	mov	r3, r0
 8006a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	db0b      	blt.n	8006a5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a42:	79fb      	ldrb	r3, [r7, #7]
 8006a44:	f003 021f 	and.w	r2, r3, #31
 8006a48:	4907      	ldr	r1, [pc, #28]	@ (8006a68 <__NVIC_EnableIRQ+0x38>)
 8006a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a4e:	095b      	lsrs	r3, r3, #5
 8006a50:	2001      	movs	r0, #1
 8006a52:	fa00 f202 	lsl.w	r2, r0, r2
 8006a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006a5a:	bf00      	nop
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	e000e100 	.word	0xe000e100

08006a6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	4603      	mov	r3, r0
 8006a74:	6039      	str	r1, [r7, #0]
 8006a76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	db0a      	blt.n	8006a96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	b2da      	uxtb	r2, r3
 8006a84:	490c      	ldr	r1, [pc, #48]	@ (8006ab8 <__NVIC_SetPriority+0x4c>)
 8006a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a8a:	0112      	lsls	r2, r2, #4
 8006a8c:	b2d2      	uxtb	r2, r2
 8006a8e:	440b      	add	r3, r1
 8006a90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006a94:	e00a      	b.n	8006aac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	b2da      	uxtb	r2, r3
 8006a9a:	4908      	ldr	r1, [pc, #32]	@ (8006abc <__NVIC_SetPriority+0x50>)
 8006a9c:	79fb      	ldrb	r3, [r7, #7]
 8006a9e:	f003 030f 	and.w	r3, r3, #15
 8006aa2:	3b04      	subs	r3, #4
 8006aa4:	0112      	lsls	r2, r2, #4
 8006aa6:	b2d2      	uxtb	r2, r2
 8006aa8:	440b      	add	r3, r1
 8006aaa:	761a      	strb	r2, [r3, #24]
}
 8006aac:	bf00      	nop
 8006aae:	370c      	adds	r7, #12
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr
 8006ab8:	e000e100 	.word	0xe000e100
 8006abc:	e000ed00 	.word	0xe000ed00

08006ac0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b089      	sub	sp, #36	@ 0x24
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f003 0307 	and.w	r3, r3, #7
 8006ad2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ad4:	69fb      	ldr	r3, [r7, #28]
 8006ad6:	f1c3 0307 	rsb	r3, r3, #7
 8006ada:	2b04      	cmp	r3, #4
 8006adc:	bf28      	it	cs
 8006ade:	2304      	movcs	r3, #4
 8006ae0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ae2:	69fb      	ldr	r3, [r7, #28]
 8006ae4:	3304      	adds	r3, #4
 8006ae6:	2b06      	cmp	r3, #6
 8006ae8:	d902      	bls.n	8006af0 <NVIC_EncodePriority+0x30>
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	3b03      	subs	r3, #3
 8006aee:	e000      	b.n	8006af2 <NVIC_EncodePriority+0x32>
 8006af0:	2300      	movs	r3, #0
 8006af2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006af4:	f04f 32ff 	mov.w	r2, #4294967295
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	fa02 f303 	lsl.w	r3, r2, r3
 8006afe:	43da      	mvns	r2, r3
 8006b00:	68bb      	ldr	r3, [r7, #8]
 8006b02:	401a      	ands	r2, r3
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b08:	f04f 31ff 	mov.w	r1, #4294967295
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	fa01 f303 	lsl.w	r3, r1, r3
 8006b12:	43d9      	mvns	r1, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b18:	4313      	orrs	r3, r2
         );
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3724      	adds	r7, #36	@ 0x24
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b24:	4770      	bx	lr

08006b26 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b26:	b580      	push	{r7, lr}
 8006b28:	b082      	sub	sp, #8
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f7ff ff4c 	bl	80069cc <__NVIC_SetPriorityGrouping>
}
 8006b34:	bf00      	nop
 8006b36:	3708      	adds	r7, #8
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b086      	sub	sp, #24
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	4603      	mov	r3, r0
 8006b44:	60b9      	str	r1, [r7, #8]
 8006b46:	607a      	str	r2, [r7, #4]
 8006b48:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006b4a:	f7ff ff63 	bl	8006a14 <__NVIC_GetPriorityGrouping>
 8006b4e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	68b9      	ldr	r1, [r7, #8]
 8006b54:	6978      	ldr	r0, [r7, #20]
 8006b56:	f7ff ffb3 	bl	8006ac0 <NVIC_EncodePriority>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b60:	4611      	mov	r1, r2
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7ff ff82 	bl	8006a6c <__NVIC_SetPriority>
}
 8006b68:	bf00      	nop
 8006b6a:	3718      	adds	r7, #24
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b082      	sub	sp, #8
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	4603      	mov	r3, r0
 8006b78:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f7ff ff56 	bl	8006a30 <__NVIC_EnableIRQ>
}
 8006b84:	bf00      	nop
 8006b86:	3708      	adds	r7, #8
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e08d      	b.n	8006cba <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	4b47      	ldr	r3, [pc, #284]	@ (8006cc4 <HAL_DMA_Init+0x138>)
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d80f      	bhi.n	8006bca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	461a      	mov	r2, r3
 8006bb0:	4b45      	ldr	r3, [pc, #276]	@ (8006cc8 <HAL_DMA_Init+0x13c>)
 8006bb2:	4413      	add	r3, r2
 8006bb4:	4a45      	ldr	r2, [pc, #276]	@ (8006ccc <HAL_DMA_Init+0x140>)
 8006bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006bba:	091b      	lsrs	r3, r3, #4
 8006bbc:	009a      	lsls	r2, r3, #2
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a42      	ldr	r2, [pc, #264]	@ (8006cd0 <HAL_DMA_Init+0x144>)
 8006bc6:	641a      	str	r2, [r3, #64]	@ 0x40
 8006bc8:	e00e      	b.n	8006be8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	461a      	mov	r2, r3
 8006bd0:	4b40      	ldr	r3, [pc, #256]	@ (8006cd4 <HAL_DMA_Init+0x148>)
 8006bd2:	4413      	add	r3, r2
 8006bd4:	4a3d      	ldr	r2, [pc, #244]	@ (8006ccc <HAL_DMA_Init+0x140>)
 8006bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8006bda:	091b      	lsrs	r3, r3, #4
 8006bdc:	009a      	lsls	r2, r3, #2
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a3c      	ldr	r2, [pc, #240]	@ (8006cd8 <HAL_DMA_Init+0x14c>)
 8006be6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2202      	movs	r2, #2
 8006bec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006bfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c02:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006c0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	691b      	ldr	r3, [r3, #16]
 8006c12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c18:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c24:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a1b      	ldr	r3, [r3, #32]
 8006c2a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68fa      	ldr	r2, [r7, #12]
 8006c38:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006c3a:	6878      	ldr	r0, [r7, #4]
 8006c3c:	f000 fa76 	bl	800712c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c48:	d102      	bne.n	8006c50 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	685a      	ldr	r2, [r3, #4]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c58:	b2d2      	uxtb	r2, r2
 8006c5a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c60:	687a      	ldr	r2, [r7, #4]
 8006c62:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006c64:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d010      	beq.n	8006c90 <HAL_DMA_Init+0x104>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	2b04      	cmp	r3, #4
 8006c74:	d80c      	bhi.n	8006c90 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 fa96 	bl	80071a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c80:	2200      	movs	r2, #0
 8006c82:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006c8c:	605a      	str	r2, [r3, #4]
 8006c8e:	e008      	b.n	8006ca2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2200      	movs	r2, #0
 8006c94:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3710      	adds	r7, #16
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	40020407 	.word	0x40020407
 8006cc8:	bffdfff8 	.word	0xbffdfff8
 8006ccc:	cccccccd 	.word	0xcccccccd
 8006cd0:	40020000 	.word	0x40020000
 8006cd4:	bffdfbf8 	.word	0xbffdfbf8
 8006cd8:	40020400 	.word	0x40020400

08006cdc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b086      	sub	sp, #24
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	60f8      	str	r0, [r7, #12]
 8006ce4:	60b9      	str	r1, [r7, #8]
 8006ce6:	607a      	str	r2, [r7, #4]
 8006ce8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cea:	2300      	movs	r3, #0
 8006cec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d101      	bne.n	8006cfc <HAL_DMA_Start_IT+0x20>
 8006cf8:	2302      	movs	r3, #2
 8006cfa:	e066      	b.n	8006dca <HAL_DMA_Start_IT+0xee>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006d0a:	b2db      	uxtb	r3, r3
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d155      	bne.n	8006dbc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2202      	movs	r2, #2
 8006d14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0201 	bic.w	r2, r2, #1
 8006d2c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	68b9      	ldr	r1, [r7, #8]
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 f9bb 	bl	80070b0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d008      	beq.n	8006d54 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681a      	ldr	r2, [r3, #0]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f042 020e 	orr.w	r2, r2, #14
 8006d50:	601a      	str	r2, [r3, #0]
 8006d52:	e00f      	b.n	8006d74 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f022 0204 	bic.w	r2, r2, #4
 8006d62:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f042 020a 	orr.w	r2, r2, #10
 8006d72:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d007      	beq.n	8006d92 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d86:	681a      	ldr	r2, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d90:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d007      	beq.n	8006daa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006da4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006da8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f042 0201 	orr.w	r2, r2, #1
 8006db8:	601a      	str	r2, [r3, #0]
 8006dba:	e005      	b.n	8006dc8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006dc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3718      	adds	r7, #24
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}

08006dd2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006dd2:	b480      	push	{r7}
 8006dd4:	b085      	sub	sp, #20
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d005      	beq.n	8006df6 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2204      	movs	r2, #4
 8006dee:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	73fb      	strb	r3, [r7, #15]
 8006df4:	e037      	b.n	8006e66 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f022 020e 	bic.w	r2, r2, #14
 8006e04:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e14:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 0201 	bic.w	r2, r2, #1
 8006e24:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e2a:	f003 021f 	and.w	r2, r3, #31
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e32:	2101      	movs	r1, #1
 8006e34:	fa01 f202 	lsl.w	r2, r1, r2
 8006e38:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e3e:	687a      	ldr	r2, [r7, #4]
 8006e40:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006e42:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d00c      	beq.n	8006e66 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e5a:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006e64:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3714      	adds	r7, #20
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006e96:	b2db      	uxtb	r3, r3
 8006e98:	2b02      	cmp	r3, #2
 8006e9a:	d00d      	beq.n	8006eb8 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2204      	movs	r2, #4
 8006ea0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	73fb      	strb	r3, [r7, #15]
 8006eb6:	e047      	b.n	8006f48 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f022 020e 	bic.w	r2, r2, #14
 8006ec6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	681a      	ldr	r2, [r3, #0]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f022 0201 	bic.w	r2, r2, #1
 8006ed6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ee2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006ee6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eec:	f003 021f 	and.w	r2, r3, #31
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8006efa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006f04:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d00c      	beq.n	8006f28 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006f1c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006f26:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2200      	movs	r2, #0
 8006f34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d003      	beq.n	8006f48 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	4798      	blx	r3
    }
  }
  return status;
 8006f48:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3710      	adds	r7, #16
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}

08006f52 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006f52:	b580      	push	{r7, lr}
 8006f54:	b084      	sub	sp, #16
 8006f56:	af00      	add	r7, sp, #0
 8006f58:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f6e:	f003 031f 	and.w	r3, r3, #31
 8006f72:	2204      	movs	r2, #4
 8006f74:	409a      	lsls	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	4013      	ands	r3, r2
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d026      	beq.n	8006fcc <HAL_DMA_IRQHandler+0x7a>
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	f003 0304 	and.w	r3, r3, #4
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d021      	beq.n	8006fcc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 0320 	and.w	r3, r3, #32
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d107      	bne.n	8006fa6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f022 0204 	bic.w	r2, r2, #4
 8006fa4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006faa:	f003 021f 	and.w	r2, r3, #31
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb2:	2104      	movs	r1, #4
 8006fb4:	fa01 f202 	lsl.w	r2, r1, r2
 8006fb8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d071      	beq.n	80070a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fc6:	6878      	ldr	r0, [r7, #4]
 8006fc8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006fca:	e06c      	b.n	80070a6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fd0:	f003 031f 	and.w	r3, r3, #31
 8006fd4:	2202      	movs	r2, #2
 8006fd6:	409a      	lsls	r2, r3
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	4013      	ands	r3, r2
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d02e      	beq.n	800703e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f003 0302 	and.w	r3, r3, #2
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d029      	beq.n	800703e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 0320 	and.w	r3, r3, #32
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d10b      	bne.n	8007010 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f022 020a 	bic.w	r2, r2, #10
 8007006:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007014:	f003 021f 	and.w	r2, r3, #31
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800701c:	2102      	movs	r1, #2
 800701e:	fa01 f202 	lsl.w	r2, r1, r2
 8007022:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007030:	2b00      	cmp	r3, #0
 8007032:	d038      	beq.n	80070a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007038:	6878      	ldr	r0, [r7, #4]
 800703a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800703c:	e033      	b.n	80070a6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007042:	f003 031f 	and.w	r3, r3, #31
 8007046:	2208      	movs	r2, #8
 8007048:	409a      	lsls	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4013      	ands	r3, r2
 800704e:	2b00      	cmp	r3, #0
 8007050:	d02a      	beq.n	80070a8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	f003 0308 	and.w	r3, r3, #8
 8007058:	2b00      	cmp	r3, #0
 800705a:	d025      	beq.n	80070a8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f022 020e 	bic.w	r2, r2, #14
 800706a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007070:	f003 021f 	and.w	r2, r3, #31
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007078:	2101      	movs	r1, #1
 800707a:	fa01 f202 	lsl.w	r2, r1, r2
 800707e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2201      	movs	r2, #1
 800708a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800709a:	2b00      	cmp	r3, #0
 800709c:	d004      	beq.n	80070a8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80070a6:	bf00      	nop
 80070a8:	bf00      	nop
}
 80070aa:	3710      	adds	r7, #16
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	60f8      	str	r0, [r7, #12]
 80070b8:	60b9      	str	r1, [r7, #8]
 80070ba:	607a      	str	r2, [r7, #4]
 80070bc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070c2:	68fa      	ldr	r2, [r7, #12]
 80070c4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80070c6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d004      	beq.n	80070da <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80070d8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070de:	f003 021f 	and.w	r2, r3, #31
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070e6:	2101      	movs	r1, #1
 80070e8:	fa01 f202 	lsl.w	r2, r1, r2
 80070ec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	683a      	ldr	r2, [r7, #0]
 80070f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	2b10      	cmp	r3, #16
 80070fc:	d108      	bne.n	8007110 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68ba      	ldr	r2, [r7, #8]
 800710c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800710e:	e007      	b.n	8007120 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68ba      	ldr	r2, [r7, #8]
 8007116:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	60da      	str	r2, [r3, #12]
}
 8007120:	bf00      	nop
 8007122:	3714      	adds	r7, #20
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800712c:	b480      	push	{r7}
 800712e:	b087      	sub	sp, #28
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	461a      	mov	r2, r3
 800713a:	4b16      	ldr	r3, [pc, #88]	@ (8007194 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800713c:	429a      	cmp	r2, r3
 800713e:	d802      	bhi.n	8007146 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007140:	4b15      	ldr	r3, [pc, #84]	@ (8007198 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007142:	617b      	str	r3, [r7, #20]
 8007144:	e001      	b.n	800714a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8007146:	4b15      	ldr	r3, [pc, #84]	@ (800719c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8007148:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	b2db      	uxtb	r3, r3
 8007154:	3b08      	subs	r3, #8
 8007156:	4a12      	ldr	r2, [pc, #72]	@ (80071a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8007158:	fba2 2303 	umull	r2, r3, r2, r3
 800715c:	091b      	lsrs	r3, r3, #4
 800715e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007164:	089b      	lsrs	r3, r3, #2
 8007166:	009a      	lsls	r2, r3, #2
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	4413      	add	r3, r2
 800716c:	461a      	mov	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a0b      	ldr	r2, [pc, #44]	@ (80071a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007176:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	f003 031f 	and.w	r3, r3, #31
 800717e:	2201      	movs	r2, #1
 8007180:	409a      	lsls	r2, r3
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007186:	bf00      	nop
 8007188:	371c      	adds	r7, #28
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	40020407 	.word	0x40020407
 8007198:	40020800 	.word	0x40020800
 800719c:	40020820 	.word	0x40020820
 80071a0:	cccccccd 	.word	0xcccccccd
 80071a4:	40020880 	.word	0x40020880

080071a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b085      	sub	sp, #20
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	4b0b      	ldr	r3, [pc, #44]	@ (80071e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80071bc:	4413      	add	r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	461a      	mov	r2, r3
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a08      	ldr	r2, [pc, #32]	@ (80071ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80071ca:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	3b01      	subs	r3, #1
 80071d0:	f003 031f 	and.w	r3, r3, #31
 80071d4:	2201      	movs	r2, #1
 80071d6:	409a      	lsls	r2, r3
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80071dc:	bf00      	nop
 80071de:	3714      	adds	r7, #20
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr
 80071e8:	1000823f 	.word	0x1000823f
 80071ec:	40020940 	.word	0x40020940

080071f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b087      	sub	sp, #28
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80071fa:	2300      	movs	r3, #0
 80071fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80071fe:	e15a      	b.n	80074b6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	2101      	movs	r1, #1
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	fa01 f303 	lsl.w	r3, r1, r3
 800720c:	4013      	ands	r3, r2
 800720e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	f000 814c 	beq.w	80074b0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f003 0303 	and.w	r3, r3, #3
 8007220:	2b01      	cmp	r3, #1
 8007222:	d005      	beq.n	8007230 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800722c:	2b02      	cmp	r3, #2
 800722e:	d130      	bne.n	8007292 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	689b      	ldr	r3, [r3, #8]
 8007234:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	005b      	lsls	r3, r3, #1
 800723a:	2203      	movs	r2, #3
 800723c:	fa02 f303 	lsl.w	r3, r2, r3
 8007240:	43db      	mvns	r3, r3
 8007242:	693a      	ldr	r2, [r7, #16]
 8007244:	4013      	ands	r3, r2
 8007246:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	68da      	ldr	r2, [r3, #12]
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	005b      	lsls	r3, r3, #1
 8007250:	fa02 f303 	lsl.w	r3, r2, r3
 8007254:	693a      	ldr	r2, [r7, #16]
 8007256:	4313      	orrs	r3, r2
 8007258:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	693a      	ldr	r2, [r7, #16]
 800725e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007266:	2201      	movs	r2, #1
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	fa02 f303 	lsl.w	r3, r2, r3
 800726e:	43db      	mvns	r3, r3
 8007270:	693a      	ldr	r2, [r7, #16]
 8007272:	4013      	ands	r3, r2
 8007274:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	685b      	ldr	r3, [r3, #4]
 800727a:	091b      	lsrs	r3, r3, #4
 800727c:	f003 0201 	and.w	r2, r3, #1
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	fa02 f303 	lsl.w	r3, r2, r3
 8007286:	693a      	ldr	r2, [r7, #16]
 8007288:	4313      	orrs	r3, r2
 800728a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	693a      	ldr	r2, [r7, #16]
 8007290:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	f003 0303 	and.w	r3, r3, #3
 800729a:	2b03      	cmp	r3, #3
 800729c:	d017      	beq.n	80072ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	005b      	lsls	r3, r3, #1
 80072a8:	2203      	movs	r2, #3
 80072aa:	fa02 f303 	lsl.w	r3, r2, r3
 80072ae:	43db      	mvns	r3, r3
 80072b0:	693a      	ldr	r2, [r7, #16]
 80072b2:	4013      	ands	r3, r2
 80072b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	689a      	ldr	r2, [r3, #8]
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	005b      	lsls	r3, r3, #1
 80072be:	fa02 f303 	lsl.w	r3, r2, r3
 80072c2:	693a      	ldr	r2, [r7, #16]
 80072c4:	4313      	orrs	r3, r2
 80072c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	693a      	ldr	r2, [r7, #16]
 80072cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	685b      	ldr	r3, [r3, #4]
 80072d2:	f003 0303 	and.w	r3, r3, #3
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d123      	bne.n	8007322 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	08da      	lsrs	r2, r3, #3
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	3208      	adds	r2, #8
 80072e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	f003 0307 	and.w	r3, r3, #7
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	220f      	movs	r2, #15
 80072f2:	fa02 f303 	lsl.w	r3, r2, r3
 80072f6:	43db      	mvns	r3, r3
 80072f8:	693a      	ldr	r2, [r7, #16]
 80072fa:	4013      	ands	r3, r2
 80072fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	691a      	ldr	r2, [r3, #16]
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	f003 0307 	and.w	r3, r3, #7
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	fa02 f303 	lsl.w	r3, r2, r3
 800730e:	693a      	ldr	r2, [r7, #16]
 8007310:	4313      	orrs	r3, r2
 8007312:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007314:	697b      	ldr	r3, [r7, #20]
 8007316:	08da      	lsrs	r2, r3, #3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	3208      	adds	r2, #8
 800731c:	6939      	ldr	r1, [r7, #16]
 800731e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	005b      	lsls	r3, r3, #1
 800732c:	2203      	movs	r2, #3
 800732e:	fa02 f303 	lsl.w	r3, r2, r3
 8007332:	43db      	mvns	r3, r3
 8007334:	693a      	ldr	r2, [r7, #16]
 8007336:	4013      	ands	r3, r2
 8007338:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	f003 0203 	and.w	r2, r3, #3
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	005b      	lsls	r3, r3, #1
 8007346:	fa02 f303 	lsl.w	r3, r2, r3
 800734a:	693a      	ldr	r2, [r7, #16]
 800734c:	4313      	orrs	r3, r2
 800734e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	693a      	ldr	r2, [r7, #16]
 8007354:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800735e:	2b00      	cmp	r3, #0
 8007360:	f000 80a6 	beq.w	80074b0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007364:	4b5b      	ldr	r3, [pc, #364]	@ (80074d4 <HAL_GPIO_Init+0x2e4>)
 8007366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007368:	4a5a      	ldr	r2, [pc, #360]	@ (80074d4 <HAL_GPIO_Init+0x2e4>)
 800736a:	f043 0301 	orr.w	r3, r3, #1
 800736e:	6613      	str	r3, [r2, #96]	@ 0x60
 8007370:	4b58      	ldr	r3, [pc, #352]	@ (80074d4 <HAL_GPIO_Init+0x2e4>)
 8007372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007374:	f003 0301 	and.w	r3, r3, #1
 8007378:	60bb      	str	r3, [r7, #8]
 800737a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800737c:	4a56      	ldr	r2, [pc, #344]	@ (80074d8 <HAL_GPIO_Init+0x2e8>)
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	089b      	lsrs	r3, r3, #2
 8007382:	3302      	adds	r3, #2
 8007384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007388:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800738a:	697b      	ldr	r3, [r7, #20]
 800738c:	f003 0303 	and.w	r3, r3, #3
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	220f      	movs	r2, #15
 8007394:	fa02 f303 	lsl.w	r3, r2, r3
 8007398:	43db      	mvns	r3, r3
 800739a:	693a      	ldr	r2, [r7, #16]
 800739c:	4013      	ands	r3, r2
 800739e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80073a6:	d01f      	beq.n	80073e8 <HAL_GPIO_Init+0x1f8>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	4a4c      	ldr	r2, [pc, #304]	@ (80074dc <HAL_GPIO_Init+0x2ec>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d019      	beq.n	80073e4 <HAL_GPIO_Init+0x1f4>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	4a4b      	ldr	r2, [pc, #300]	@ (80074e0 <HAL_GPIO_Init+0x2f0>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d013      	beq.n	80073e0 <HAL_GPIO_Init+0x1f0>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	4a4a      	ldr	r2, [pc, #296]	@ (80074e4 <HAL_GPIO_Init+0x2f4>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d00d      	beq.n	80073dc <HAL_GPIO_Init+0x1ec>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	4a49      	ldr	r2, [pc, #292]	@ (80074e8 <HAL_GPIO_Init+0x2f8>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d007      	beq.n	80073d8 <HAL_GPIO_Init+0x1e8>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	4a48      	ldr	r2, [pc, #288]	@ (80074ec <HAL_GPIO_Init+0x2fc>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d101      	bne.n	80073d4 <HAL_GPIO_Init+0x1e4>
 80073d0:	2305      	movs	r3, #5
 80073d2:	e00a      	b.n	80073ea <HAL_GPIO_Init+0x1fa>
 80073d4:	2306      	movs	r3, #6
 80073d6:	e008      	b.n	80073ea <HAL_GPIO_Init+0x1fa>
 80073d8:	2304      	movs	r3, #4
 80073da:	e006      	b.n	80073ea <HAL_GPIO_Init+0x1fa>
 80073dc:	2303      	movs	r3, #3
 80073de:	e004      	b.n	80073ea <HAL_GPIO_Init+0x1fa>
 80073e0:	2302      	movs	r3, #2
 80073e2:	e002      	b.n	80073ea <HAL_GPIO_Init+0x1fa>
 80073e4:	2301      	movs	r3, #1
 80073e6:	e000      	b.n	80073ea <HAL_GPIO_Init+0x1fa>
 80073e8:	2300      	movs	r3, #0
 80073ea:	697a      	ldr	r2, [r7, #20]
 80073ec:	f002 0203 	and.w	r2, r2, #3
 80073f0:	0092      	lsls	r2, r2, #2
 80073f2:	4093      	lsls	r3, r2
 80073f4:	693a      	ldr	r2, [r7, #16]
 80073f6:	4313      	orrs	r3, r2
 80073f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80073fa:	4937      	ldr	r1, [pc, #220]	@ (80074d8 <HAL_GPIO_Init+0x2e8>)
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	089b      	lsrs	r3, r3, #2
 8007400:	3302      	adds	r3, #2
 8007402:	693a      	ldr	r2, [r7, #16]
 8007404:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007408:	4b39      	ldr	r3, [pc, #228]	@ (80074f0 <HAL_GPIO_Init+0x300>)
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	43db      	mvns	r3, r3
 8007412:	693a      	ldr	r2, [r7, #16]
 8007414:	4013      	ands	r3, r2
 8007416:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007420:	2b00      	cmp	r3, #0
 8007422:	d003      	beq.n	800742c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007424:	693a      	ldr	r2, [r7, #16]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	4313      	orrs	r3, r2
 800742a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800742c:	4a30      	ldr	r2, [pc, #192]	@ (80074f0 <HAL_GPIO_Init+0x300>)
 800742e:	693b      	ldr	r3, [r7, #16]
 8007430:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007432:	4b2f      	ldr	r3, [pc, #188]	@ (80074f0 <HAL_GPIO_Init+0x300>)
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	43db      	mvns	r3, r3
 800743c:	693a      	ldr	r2, [r7, #16]
 800743e:	4013      	ands	r3, r2
 8007440:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800744a:	2b00      	cmp	r3, #0
 800744c:	d003      	beq.n	8007456 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800744e:	693a      	ldr	r2, [r7, #16]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	4313      	orrs	r3, r2
 8007454:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007456:	4a26      	ldr	r2, [pc, #152]	@ (80074f0 <HAL_GPIO_Init+0x300>)
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800745c:	4b24      	ldr	r3, [pc, #144]	@ (80074f0 <HAL_GPIO_Init+0x300>)
 800745e:	685b      	ldr	r3, [r3, #4]
 8007460:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	43db      	mvns	r3, r3
 8007466:	693a      	ldr	r2, [r7, #16]
 8007468:	4013      	ands	r3, r2
 800746a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007474:	2b00      	cmp	r3, #0
 8007476:	d003      	beq.n	8007480 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007478:	693a      	ldr	r2, [r7, #16]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	4313      	orrs	r3, r2
 800747e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007480:	4a1b      	ldr	r2, [pc, #108]	@ (80074f0 <HAL_GPIO_Init+0x300>)
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007486:	4b1a      	ldr	r3, [pc, #104]	@ (80074f0 <HAL_GPIO_Init+0x300>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	43db      	mvns	r3, r3
 8007490:	693a      	ldr	r2, [r7, #16]
 8007492:	4013      	ands	r3, r2
 8007494:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d003      	beq.n	80074aa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80074a2:	693a      	ldr	r2, [r7, #16]
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80074aa:	4a11      	ldr	r2, [pc, #68]	@ (80074f0 <HAL_GPIO_Init+0x300>)
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	3301      	adds	r3, #1
 80074b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	681a      	ldr	r2, [r3, #0]
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	fa22 f303 	lsr.w	r3, r2, r3
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	f47f ae9d 	bne.w	8007200 <HAL_GPIO_Init+0x10>
  }
}
 80074c6:	bf00      	nop
 80074c8:	bf00      	nop
 80074ca:	371c      	adds	r7, #28
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr
 80074d4:	40021000 	.word	0x40021000
 80074d8:	40010000 	.word	0x40010000
 80074dc:	48000400 	.word	0x48000400
 80074e0:	48000800 	.word	0x48000800
 80074e4:	48000c00 	.word	0x48000c00
 80074e8:	48001000 	.word	0x48001000
 80074ec:	48001400 	.word	0x48001400
 80074f0:	40010400 	.word	0x40010400

080074f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80074f4:	b480      	push	{r7}
 80074f6:	b083      	sub	sp, #12
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
 80074fc:	460b      	mov	r3, r1
 80074fe:	807b      	strh	r3, [r7, #2]
 8007500:	4613      	mov	r3, r2
 8007502:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007504:	787b      	ldrb	r3, [r7, #1]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d003      	beq.n	8007512 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800750a:	887a      	ldrh	r2, [r7, #2]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007510:	e002      	b.n	8007518 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007512:	887a      	ldrh	r2, [r7, #2]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8007518:	bf00      	nop
 800751a:	370c      	adds	r7, #12
 800751c:	46bd      	mov	sp, r7
 800751e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007522:	4770      	bx	lr

08007524 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007524:	b480      	push	{r7}
 8007526:	b085      	sub	sp, #20
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	460b      	mov	r3, r1
 800752e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	695b      	ldr	r3, [r3, #20]
 8007534:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007536:	887a      	ldrh	r2, [r7, #2]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	4013      	ands	r3, r2
 800753c:	041a      	lsls	r2, r3, #16
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	43d9      	mvns	r1, r3
 8007542:	887b      	ldrh	r3, [r7, #2]
 8007544:	400b      	ands	r3, r1
 8007546:	431a      	orrs	r2, r3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	619a      	str	r2, [r3, #24]
}
 800754c:	bf00      	nop
 800754e:	3714      	adds	r7, #20
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d141      	bne.n	80075ea <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007566:	4b4b      	ldr	r3, [pc, #300]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800756e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007572:	d131      	bne.n	80075d8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007574:	4b47      	ldr	r3, [pc, #284]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007576:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800757a:	4a46      	ldr	r2, [pc, #280]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800757c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007580:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007584:	4b43      	ldr	r3, [pc, #268]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800758c:	4a41      	ldr	r2, [pc, #260]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800758e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007592:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007594:	4b40      	ldr	r3, [pc, #256]	@ (8007698 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2232      	movs	r2, #50	@ 0x32
 800759a:	fb02 f303 	mul.w	r3, r2, r3
 800759e:	4a3f      	ldr	r2, [pc, #252]	@ (800769c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80075a0:	fba2 2303 	umull	r2, r3, r2, r3
 80075a4:	0c9b      	lsrs	r3, r3, #18
 80075a6:	3301      	adds	r3, #1
 80075a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80075aa:	e002      	b.n	80075b2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	3b01      	subs	r3, #1
 80075b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80075b2:	4b38      	ldr	r3, [pc, #224]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075b4:	695b      	ldr	r3, [r3, #20]
 80075b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075be:	d102      	bne.n	80075c6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d1f2      	bne.n	80075ac <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80075c6:	4b33      	ldr	r3, [pc, #204]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075c8:	695b      	ldr	r3, [r3, #20]
 80075ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075d2:	d158      	bne.n	8007686 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	e057      	b.n	8007688 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80075d8:	4b2e      	ldr	r3, [pc, #184]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075de:	4a2d      	ldr	r2, [pc, #180]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075e4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80075e8:	e04d      	b.n	8007686 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075f0:	d141      	bne.n	8007676 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80075f2:	4b28      	ldr	r3, [pc, #160]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80075fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075fe:	d131      	bne.n	8007664 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007600:	4b24      	ldr	r3, [pc, #144]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007606:	4a23      	ldr	r2, [pc, #140]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007608:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800760c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007610:	4b20      	ldr	r3, [pc, #128]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007618:	4a1e      	ldr	r2, [pc, #120]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800761a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800761e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007620:	4b1d      	ldr	r3, [pc, #116]	@ (8007698 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	2232      	movs	r2, #50	@ 0x32
 8007626:	fb02 f303 	mul.w	r3, r2, r3
 800762a:	4a1c      	ldr	r2, [pc, #112]	@ (800769c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800762c:	fba2 2303 	umull	r2, r3, r2, r3
 8007630:	0c9b      	lsrs	r3, r3, #18
 8007632:	3301      	adds	r3, #1
 8007634:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007636:	e002      	b.n	800763e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	3b01      	subs	r3, #1
 800763c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800763e:	4b15      	ldr	r3, [pc, #84]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007640:	695b      	ldr	r3, [r3, #20]
 8007642:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800764a:	d102      	bne.n	8007652 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d1f2      	bne.n	8007638 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007652:	4b10      	ldr	r3, [pc, #64]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007654:	695b      	ldr	r3, [r3, #20]
 8007656:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800765a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800765e:	d112      	bne.n	8007686 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007660:	2303      	movs	r3, #3
 8007662:	e011      	b.n	8007688 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007664:	4b0b      	ldr	r3, [pc, #44]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007666:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800766a:	4a0a      	ldr	r2, [pc, #40]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800766c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007670:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007674:	e007      	b.n	8007686 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007676:	4b07      	ldr	r3, [pc, #28]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800767e:	4a05      	ldr	r2, [pc, #20]	@ (8007694 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007680:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007684:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007686:	2300      	movs	r3, #0
}
 8007688:	4618      	mov	r0, r3
 800768a:	3714      	adds	r7, #20
 800768c:	46bd      	mov	sp, r7
 800768e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007692:	4770      	bx	lr
 8007694:	40007000 	.word	0x40007000
 8007698:	20000000 	.word	0x20000000
 800769c:	431bde83 	.word	0x431bde83

080076a0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80076a0:	b480      	push	{r7}
 80076a2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80076a4:	4b05      	ldr	r3, [pc, #20]	@ (80076bc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	4a04      	ldr	r2, [pc, #16]	@ (80076bc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80076aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80076ae:	6093      	str	r3, [r2, #8]
}
 80076b0:	bf00      	nop
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	40007000 	.word	0x40007000

080076c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b088      	sub	sp, #32
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d101      	bne.n	80076d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e2fe      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 0301 	and.w	r3, r3, #1
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d075      	beq.n	80077ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80076de:	4b97      	ldr	r3, [pc, #604]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f003 030c 	and.w	r3, r3, #12
 80076e6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80076e8:	4b94      	ldr	r3, [pc, #592]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	f003 0303 	and.w	r3, r3, #3
 80076f0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80076f2:	69bb      	ldr	r3, [r7, #24]
 80076f4:	2b0c      	cmp	r3, #12
 80076f6:	d102      	bne.n	80076fe <HAL_RCC_OscConfig+0x3e>
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	2b03      	cmp	r3, #3
 80076fc:	d002      	beq.n	8007704 <HAL_RCC_OscConfig+0x44>
 80076fe:	69bb      	ldr	r3, [r7, #24]
 8007700:	2b08      	cmp	r3, #8
 8007702:	d10b      	bne.n	800771c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007704:	4b8d      	ldr	r3, [pc, #564]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800770c:	2b00      	cmp	r3, #0
 800770e:	d05b      	beq.n	80077c8 <HAL_RCC_OscConfig+0x108>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d157      	bne.n	80077c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007718:	2301      	movs	r3, #1
 800771a:	e2d9      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007724:	d106      	bne.n	8007734 <HAL_RCC_OscConfig+0x74>
 8007726:	4b85      	ldr	r3, [pc, #532]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a84      	ldr	r2, [pc, #528]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 800772c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007730:	6013      	str	r3, [r2, #0]
 8007732:	e01d      	b.n	8007770 <HAL_RCC_OscConfig+0xb0>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800773c:	d10c      	bne.n	8007758 <HAL_RCC_OscConfig+0x98>
 800773e:	4b7f      	ldr	r3, [pc, #508]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a7e      	ldr	r2, [pc, #504]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007744:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007748:	6013      	str	r3, [r2, #0]
 800774a:	4b7c      	ldr	r3, [pc, #496]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a7b      	ldr	r2, [pc, #492]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007750:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007754:	6013      	str	r3, [r2, #0]
 8007756:	e00b      	b.n	8007770 <HAL_RCC_OscConfig+0xb0>
 8007758:	4b78      	ldr	r3, [pc, #480]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a77      	ldr	r2, [pc, #476]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 800775e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007762:	6013      	str	r3, [r2, #0]
 8007764:	4b75      	ldr	r3, [pc, #468]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a74      	ldr	r2, [pc, #464]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 800776a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800776e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d013      	beq.n	80077a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007778:	f7fd fdb8 	bl	80052ec <HAL_GetTick>
 800777c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800777e:	e008      	b.n	8007792 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007780:	f7fd fdb4 	bl	80052ec <HAL_GetTick>
 8007784:	4602      	mov	r2, r0
 8007786:	693b      	ldr	r3, [r7, #16]
 8007788:	1ad3      	subs	r3, r2, r3
 800778a:	2b64      	cmp	r3, #100	@ 0x64
 800778c:	d901      	bls.n	8007792 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800778e:	2303      	movs	r3, #3
 8007790:	e29e      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007792:	4b6a      	ldr	r3, [pc, #424]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800779a:	2b00      	cmp	r3, #0
 800779c:	d0f0      	beq.n	8007780 <HAL_RCC_OscConfig+0xc0>
 800779e:	e014      	b.n	80077ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077a0:	f7fd fda4 	bl	80052ec <HAL_GetTick>
 80077a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80077a6:	e008      	b.n	80077ba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80077a8:	f7fd fda0 	bl	80052ec <HAL_GetTick>
 80077ac:	4602      	mov	r2, r0
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	1ad3      	subs	r3, r2, r3
 80077b2:	2b64      	cmp	r3, #100	@ 0x64
 80077b4:	d901      	bls.n	80077ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80077b6:	2303      	movs	r3, #3
 80077b8:	e28a      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80077ba:	4b60      	ldr	r3, [pc, #384]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d1f0      	bne.n	80077a8 <HAL_RCC_OscConfig+0xe8>
 80077c6:	e000      	b.n	80077ca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80077c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f003 0302 	and.w	r3, r3, #2
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d075      	beq.n	80078c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80077d6:	4b59      	ldr	r3, [pc, #356]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f003 030c 	and.w	r3, r3, #12
 80077de:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80077e0:	4b56      	ldr	r3, [pc, #344]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	f003 0303 	and.w	r3, r3, #3
 80077e8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80077ea:	69bb      	ldr	r3, [r7, #24]
 80077ec:	2b0c      	cmp	r3, #12
 80077ee:	d102      	bne.n	80077f6 <HAL_RCC_OscConfig+0x136>
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d002      	beq.n	80077fc <HAL_RCC_OscConfig+0x13c>
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	2b04      	cmp	r3, #4
 80077fa:	d11f      	bne.n	800783c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80077fc:	4b4f      	ldr	r3, [pc, #316]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007804:	2b00      	cmp	r3, #0
 8007806:	d005      	beq.n	8007814 <HAL_RCC_OscConfig+0x154>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d101      	bne.n	8007814 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e25d      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007814:	4b49      	ldr	r3, [pc, #292]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	691b      	ldr	r3, [r3, #16]
 8007820:	061b      	lsls	r3, r3, #24
 8007822:	4946      	ldr	r1, [pc, #280]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007824:	4313      	orrs	r3, r2
 8007826:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007828:	4b45      	ldr	r3, [pc, #276]	@ (8007940 <HAL_RCC_OscConfig+0x280>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4618      	mov	r0, r3
 800782e:	f7fa fde3 	bl	80023f8 <HAL_InitTick>
 8007832:	4603      	mov	r3, r0
 8007834:	2b00      	cmp	r3, #0
 8007836:	d043      	beq.n	80078c0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007838:	2301      	movs	r3, #1
 800783a:	e249      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	68db      	ldr	r3, [r3, #12]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d023      	beq.n	800788c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007844:	4b3d      	ldr	r3, [pc, #244]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a3c      	ldr	r2, [pc, #240]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 800784a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800784e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007850:	f7fd fd4c 	bl	80052ec <HAL_GetTick>
 8007854:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007856:	e008      	b.n	800786a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007858:	f7fd fd48 	bl	80052ec <HAL_GetTick>
 800785c:	4602      	mov	r2, r0
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	2b02      	cmp	r3, #2
 8007864:	d901      	bls.n	800786a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007866:	2303      	movs	r3, #3
 8007868:	e232      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800786a:	4b34      	ldr	r3, [pc, #208]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007872:	2b00      	cmp	r3, #0
 8007874:	d0f0      	beq.n	8007858 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007876:	4b31      	ldr	r3, [pc, #196]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	691b      	ldr	r3, [r3, #16]
 8007882:	061b      	lsls	r3, r3, #24
 8007884:	492d      	ldr	r1, [pc, #180]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007886:	4313      	orrs	r3, r2
 8007888:	604b      	str	r3, [r1, #4]
 800788a:	e01a      	b.n	80078c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800788c:	4b2b      	ldr	r3, [pc, #172]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a2a      	ldr	r2, [pc, #168]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007892:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007896:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007898:	f7fd fd28 	bl	80052ec <HAL_GetTick>
 800789c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800789e:	e008      	b.n	80078b2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80078a0:	f7fd fd24 	bl	80052ec <HAL_GetTick>
 80078a4:	4602      	mov	r2, r0
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	2b02      	cmp	r3, #2
 80078ac:	d901      	bls.n	80078b2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	e20e      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80078b2:	4b22      	ldr	r3, [pc, #136]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1f0      	bne.n	80078a0 <HAL_RCC_OscConfig+0x1e0>
 80078be:	e000      	b.n	80078c2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80078c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f003 0308 	and.w	r3, r3, #8
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d041      	beq.n	8007952 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	695b      	ldr	r3, [r3, #20]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d01c      	beq.n	8007910 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80078d6:	4b19      	ldr	r3, [pc, #100]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 80078d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078dc:	4a17      	ldr	r2, [pc, #92]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 80078de:	f043 0301 	orr.w	r3, r3, #1
 80078e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078e6:	f7fd fd01 	bl	80052ec <HAL_GetTick>
 80078ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80078ec:	e008      	b.n	8007900 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80078ee:	f7fd fcfd 	bl	80052ec <HAL_GetTick>
 80078f2:	4602      	mov	r2, r0
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	1ad3      	subs	r3, r2, r3
 80078f8:	2b02      	cmp	r3, #2
 80078fa:	d901      	bls.n	8007900 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80078fc:	2303      	movs	r3, #3
 80078fe:	e1e7      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007900:	4b0e      	ldr	r3, [pc, #56]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007902:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007906:	f003 0302 	and.w	r3, r3, #2
 800790a:	2b00      	cmp	r3, #0
 800790c:	d0ef      	beq.n	80078ee <HAL_RCC_OscConfig+0x22e>
 800790e:	e020      	b.n	8007952 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007910:	4b0a      	ldr	r3, [pc, #40]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007912:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007916:	4a09      	ldr	r2, [pc, #36]	@ (800793c <HAL_RCC_OscConfig+0x27c>)
 8007918:	f023 0301 	bic.w	r3, r3, #1
 800791c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007920:	f7fd fce4 	bl	80052ec <HAL_GetTick>
 8007924:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007926:	e00d      	b.n	8007944 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007928:	f7fd fce0 	bl	80052ec <HAL_GetTick>
 800792c:	4602      	mov	r2, r0
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	2b02      	cmp	r3, #2
 8007934:	d906      	bls.n	8007944 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007936:	2303      	movs	r3, #3
 8007938:	e1ca      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
 800793a:	bf00      	nop
 800793c:	40021000 	.word	0x40021000
 8007940:	20000064 	.word	0x20000064
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007944:	4b8c      	ldr	r3, [pc, #560]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007946:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800794a:	f003 0302 	and.w	r3, r3, #2
 800794e:	2b00      	cmp	r3, #0
 8007950:	d1ea      	bne.n	8007928 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 0304 	and.w	r3, r3, #4
 800795a:	2b00      	cmp	r3, #0
 800795c:	f000 80a6 	beq.w	8007aac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007960:	2300      	movs	r3, #0
 8007962:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007964:	4b84      	ldr	r3, [pc, #528]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007966:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007968:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800796c:	2b00      	cmp	r3, #0
 800796e:	d101      	bne.n	8007974 <HAL_RCC_OscConfig+0x2b4>
 8007970:	2301      	movs	r3, #1
 8007972:	e000      	b.n	8007976 <HAL_RCC_OscConfig+0x2b6>
 8007974:	2300      	movs	r3, #0
 8007976:	2b00      	cmp	r3, #0
 8007978:	d00d      	beq.n	8007996 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800797a:	4b7f      	ldr	r3, [pc, #508]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 800797c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800797e:	4a7e      	ldr	r2, [pc, #504]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007984:	6593      	str	r3, [r2, #88]	@ 0x58
 8007986:	4b7c      	ldr	r3, [pc, #496]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800798a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800798e:	60fb      	str	r3, [r7, #12]
 8007990:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007992:	2301      	movs	r3, #1
 8007994:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007996:	4b79      	ldr	r3, [pc, #484]	@ (8007b7c <HAL_RCC_OscConfig+0x4bc>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d118      	bne.n	80079d4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80079a2:	4b76      	ldr	r3, [pc, #472]	@ (8007b7c <HAL_RCC_OscConfig+0x4bc>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a75      	ldr	r2, [pc, #468]	@ (8007b7c <HAL_RCC_OscConfig+0x4bc>)
 80079a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80079ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079ae:	f7fd fc9d 	bl	80052ec <HAL_GetTick>
 80079b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079b4:	e008      	b.n	80079c8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079b6:	f7fd fc99 	bl	80052ec <HAL_GetTick>
 80079ba:	4602      	mov	r2, r0
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	1ad3      	subs	r3, r2, r3
 80079c0:	2b02      	cmp	r3, #2
 80079c2:	d901      	bls.n	80079c8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80079c4:	2303      	movs	r3, #3
 80079c6:	e183      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079c8:	4b6c      	ldr	r3, [pc, #432]	@ (8007b7c <HAL_RCC_OscConfig+0x4bc>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d0f0      	beq.n	80079b6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d108      	bne.n	80079ee <HAL_RCC_OscConfig+0x32e>
 80079dc:	4b66      	ldr	r3, [pc, #408]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 80079de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079e2:	4a65      	ldr	r2, [pc, #404]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 80079e4:	f043 0301 	orr.w	r3, r3, #1
 80079e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80079ec:	e024      	b.n	8007a38 <HAL_RCC_OscConfig+0x378>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	2b05      	cmp	r3, #5
 80079f4:	d110      	bne.n	8007a18 <HAL_RCC_OscConfig+0x358>
 80079f6:	4b60      	ldr	r3, [pc, #384]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 80079f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079fc:	4a5e      	ldr	r2, [pc, #376]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 80079fe:	f043 0304 	orr.w	r3, r3, #4
 8007a02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a06:	4b5c      	ldr	r3, [pc, #368]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a0c:	4a5a      	ldr	r2, [pc, #360]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007a0e:	f043 0301 	orr.w	r3, r3, #1
 8007a12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a16:	e00f      	b.n	8007a38 <HAL_RCC_OscConfig+0x378>
 8007a18:	4b57      	ldr	r3, [pc, #348]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a1e:	4a56      	ldr	r2, [pc, #344]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007a20:	f023 0301 	bic.w	r3, r3, #1
 8007a24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007a28:	4b53      	ldr	r3, [pc, #332]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a2e:	4a52      	ldr	r2, [pc, #328]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007a30:	f023 0304 	bic.w	r3, r3, #4
 8007a34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d016      	beq.n	8007a6e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a40:	f7fd fc54 	bl	80052ec <HAL_GetTick>
 8007a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a46:	e00a      	b.n	8007a5e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a48:	f7fd fc50 	bl	80052ec <HAL_GetTick>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	1ad3      	subs	r3, r2, r3
 8007a52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d901      	bls.n	8007a5e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007a5a:	2303      	movs	r3, #3
 8007a5c:	e138      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007a5e:	4b46      	ldr	r3, [pc, #280]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007a60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a64:	f003 0302 	and.w	r3, r3, #2
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d0ed      	beq.n	8007a48 <HAL_RCC_OscConfig+0x388>
 8007a6c:	e015      	b.n	8007a9a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a6e:	f7fd fc3d 	bl	80052ec <HAL_GetTick>
 8007a72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007a74:	e00a      	b.n	8007a8c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a76:	f7fd fc39 	bl	80052ec <HAL_GetTick>
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	1ad3      	subs	r3, r2, r3
 8007a80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d901      	bls.n	8007a8c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007a88:	2303      	movs	r3, #3
 8007a8a:	e121      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007a8c:	4b3a      	ldr	r3, [pc, #232]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a92:	f003 0302 	and.w	r3, r3, #2
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d1ed      	bne.n	8007a76 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007a9a:	7ffb      	ldrb	r3, [r7, #31]
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d105      	bne.n	8007aac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007aa0:	4b35      	ldr	r3, [pc, #212]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007aa4:	4a34      	ldr	r2, [pc, #208]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007aa6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007aaa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0320 	and.w	r3, r3, #32
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d03c      	beq.n	8007b32 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	699b      	ldr	r3, [r3, #24]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d01c      	beq.n	8007afa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007ac0:	4b2d      	ldr	r3, [pc, #180]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007ac2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ac6:	4a2c      	ldr	r2, [pc, #176]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007ac8:	f043 0301 	orr.w	r3, r3, #1
 8007acc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ad0:	f7fd fc0c 	bl	80052ec <HAL_GetTick>
 8007ad4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007ad6:	e008      	b.n	8007aea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ad8:	f7fd fc08 	bl	80052ec <HAL_GetTick>
 8007adc:	4602      	mov	r2, r0
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	2b02      	cmp	r3, #2
 8007ae4:	d901      	bls.n	8007aea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	e0f2      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007aea:	4b23      	ldr	r3, [pc, #140]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007aec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007af0:	f003 0302 	and.w	r3, r3, #2
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d0ef      	beq.n	8007ad8 <HAL_RCC_OscConfig+0x418>
 8007af8:	e01b      	b.n	8007b32 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007afa:	4b1f      	ldr	r3, [pc, #124]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007afc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b00:	4a1d      	ldr	r2, [pc, #116]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007b02:	f023 0301 	bic.w	r3, r3, #1
 8007b06:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b0a:	f7fd fbef 	bl	80052ec <HAL_GetTick>
 8007b0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b10:	e008      	b.n	8007b24 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007b12:	f7fd fbeb 	bl	80052ec <HAL_GetTick>
 8007b16:	4602      	mov	r2, r0
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	1ad3      	subs	r3, r2, r3
 8007b1c:	2b02      	cmp	r3, #2
 8007b1e:	d901      	bls.n	8007b24 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007b20:	2303      	movs	r3, #3
 8007b22:	e0d5      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007b24:	4b14      	ldr	r3, [pc, #80]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007b26:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007b2a:	f003 0302 	and.w	r3, r3, #2
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d1ef      	bne.n	8007b12 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	69db      	ldr	r3, [r3, #28]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	f000 80c9 	beq.w	8007cce <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007b3c:	4b0e      	ldr	r3, [pc, #56]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	f003 030c 	and.w	r3, r3, #12
 8007b44:	2b0c      	cmp	r3, #12
 8007b46:	f000 8083 	beq.w	8007c50 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	69db      	ldr	r3, [r3, #28]
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	d15e      	bne.n	8007c10 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b52:	4b09      	ldr	r3, [pc, #36]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a08      	ldr	r2, [pc, #32]	@ (8007b78 <HAL_RCC_OscConfig+0x4b8>)
 8007b58:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007b5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b5e:	f7fd fbc5 	bl	80052ec <HAL_GetTick>
 8007b62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b64:	e00c      	b.n	8007b80 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b66:	f7fd fbc1 	bl	80052ec <HAL_GetTick>
 8007b6a:	4602      	mov	r2, r0
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	1ad3      	subs	r3, r2, r3
 8007b70:	2b02      	cmp	r3, #2
 8007b72:	d905      	bls.n	8007b80 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007b74:	2303      	movs	r3, #3
 8007b76:	e0ab      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
 8007b78:	40021000 	.word	0x40021000
 8007b7c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007b80:	4b55      	ldr	r3, [pc, #340]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d1ec      	bne.n	8007b66 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007b8c:	4b52      	ldr	r3, [pc, #328]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007b8e:	68da      	ldr	r2, [r3, #12]
 8007b90:	4b52      	ldr	r3, [pc, #328]	@ (8007cdc <HAL_RCC_OscConfig+0x61c>)
 8007b92:	4013      	ands	r3, r2
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	6a11      	ldr	r1, [r2, #32]
 8007b98:	687a      	ldr	r2, [r7, #4]
 8007b9a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007b9c:	3a01      	subs	r2, #1
 8007b9e:	0112      	lsls	r2, r2, #4
 8007ba0:	4311      	orrs	r1, r2
 8007ba2:	687a      	ldr	r2, [r7, #4]
 8007ba4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007ba6:	0212      	lsls	r2, r2, #8
 8007ba8:	4311      	orrs	r1, r2
 8007baa:	687a      	ldr	r2, [r7, #4]
 8007bac:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007bae:	0852      	lsrs	r2, r2, #1
 8007bb0:	3a01      	subs	r2, #1
 8007bb2:	0552      	lsls	r2, r2, #21
 8007bb4:	4311      	orrs	r1, r2
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007bba:	0852      	lsrs	r2, r2, #1
 8007bbc:	3a01      	subs	r2, #1
 8007bbe:	0652      	lsls	r2, r2, #25
 8007bc0:	4311      	orrs	r1, r2
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007bc6:	06d2      	lsls	r2, r2, #27
 8007bc8:	430a      	orrs	r2, r1
 8007bca:	4943      	ldr	r1, [pc, #268]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007bd0:	4b41      	ldr	r3, [pc, #260]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a40      	ldr	r2, [pc, #256]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007bd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007bda:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007bdc:	4b3e      	ldr	r3, [pc, #248]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	4a3d      	ldr	r2, [pc, #244]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007be2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007be6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007be8:	f7fd fb80 	bl	80052ec <HAL_GetTick>
 8007bec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007bee:	e008      	b.n	8007c02 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007bf0:	f7fd fb7c 	bl	80052ec <HAL_GetTick>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	693b      	ldr	r3, [r7, #16]
 8007bf8:	1ad3      	subs	r3, r2, r3
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d901      	bls.n	8007c02 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007bfe:	2303      	movs	r3, #3
 8007c00:	e066      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007c02:	4b35      	ldr	r3, [pc, #212]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d0f0      	beq.n	8007bf0 <HAL_RCC_OscConfig+0x530>
 8007c0e:	e05e      	b.n	8007cce <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c10:	4b31      	ldr	r3, [pc, #196]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a30      	ldr	r2, [pc, #192]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007c16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c1c:	f7fd fb66 	bl	80052ec <HAL_GetTick>
 8007c20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c22:	e008      	b.n	8007c36 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c24:	f7fd fb62 	bl	80052ec <HAL_GetTick>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	693b      	ldr	r3, [r7, #16]
 8007c2c:	1ad3      	subs	r3, r2, r3
 8007c2e:	2b02      	cmp	r3, #2
 8007c30:	d901      	bls.n	8007c36 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007c32:	2303      	movs	r3, #3
 8007c34:	e04c      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007c36:	4b28      	ldr	r3, [pc, #160]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1f0      	bne.n	8007c24 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007c42:	4b25      	ldr	r3, [pc, #148]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007c44:	68da      	ldr	r2, [r3, #12]
 8007c46:	4924      	ldr	r1, [pc, #144]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007c48:	4b25      	ldr	r3, [pc, #148]	@ (8007ce0 <HAL_RCC_OscConfig+0x620>)
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	60cb      	str	r3, [r1, #12]
 8007c4e:	e03e      	b.n	8007cce <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	69db      	ldr	r3, [r3, #28]
 8007c54:	2b01      	cmp	r3, #1
 8007c56:	d101      	bne.n	8007c5c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	e039      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007c5c:	4b1e      	ldr	r3, [pc, #120]	@ (8007cd8 <HAL_RCC_OscConfig+0x618>)
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	f003 0203 	and.w	r2, r3, #3
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6a1b      	ldr	r3, [r3, #32]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d12c      	bne.n	8007cca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d123      	bne.n	8007cca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d11b      	bne.n	8007cca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c9c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d113      	bne.n	8007cca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cac:	085b      	lsrs	r3, r3, #1
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d109      	bne.n	8007cca <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cc0:	085b      	lsrs	r3, r3, #1
 8007cc2:	3b01      	subs	r3, #1
 8007cc4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d001      	beq.n	8007cce <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	e000      	b.n	8007cd0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3720      	adds	r7, #32
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	40021000 	.word	0x40021000
 8007cdc:	019f800c 	.word	0x019f800c
 8007ce0:	feeefffc 	.word	0xfeeefffc

08007ce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b086      	sub	sp, #24
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d101      	bne.n	8007cfc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e11e      	b.n	8007f3a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007cfc:	4b91      	ldr	r3, [pc, #580]	@ (8007f44 <HAL_RCC_ClockConfig+0x260>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f003 030f 	and.w	r3, r3, #15
 8007d04:	683a      	ldr	r2, [r7, #0]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d910      	bls.n	8007d2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d0a:	4b8e      	ldr	r3, [pc, #568]	@ (8007f44 <HAL_RCC_ClockConfig+0x260>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f023 020f 	bic.w	r2, r3, #15
 8007d12:	498c      	ldr	r1, [pc, #560]	@ (8007f44 <HAL_RCC_ClockConfig+0x260>)
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d1a:	4b8a      	ldr	r3, [pc, #552]	@ (8007f44 <HAL_RCC_ClockConfig+0x260>)
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f003 030f 	and.w	r3, r3, #15
 8007d22:	683a      	ldr	r2, [r7, #0]
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d001      	beq.n	8007d2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e106      	b.n	8007f3a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f003 0301 	and.w	r3, r3, #1
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d073      	beq.n	8007e20 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	2b03      	cmp	r3, #3
 8007d3e:	d129      	bne.n	8007d94 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007d40:	4b81      	ldr	r3, [pc, #516]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d101      	bne.n	8007d50 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e0f4      	b.n	8007f3a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007d50:	f000 f9d0 	bl	80080f4 <RCC_GetSysClockFreqFromPLLSource>
 8007d54:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	4a7c      	ldr	r2, [pc, #496]	@ (8007f4c <HAL_RCC_ClockConfig+0x268>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d93f      	bls.n	8007dde <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007d5e:	4b7a      	ldr	r3, [pc, #488]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007d60:	689b      	ldr	r3, [r3, #8]
 8007d62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d009      	beq.n	8007d7e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d033      	beq.n	8007dde <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d12f      	bne.n	8007dde <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007d7e:	4b72      	ldr	r3, [pc, #456]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d86:	4a70      	ldr	r2, [pc, #448]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007d88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d8c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007d8e:	2380      	movs	r3, #128	@ 0x80
 8007d90:	617b      	str	r3, [r7, #20]
 8007d92:	e024      	b.n	8007dde <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	2b02      	cmp	r3, #2
 8007d9a:	d107      	bne.n	8007dac <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007d9c:	4b6a      	ldr	r3, [pc, #424]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d109      	bne.n	8007dbc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e0c6      	b.n	8007f3a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007dac:	4b66      	ldr	r3, [pc, #408]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d101      	bne.n	8007dbc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e0be      	b.n	8007f3a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007dbc:	f000 f8ce 	bl	8007f5c <HAL_RCC_GetSysClockFreq>
 8007dc0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	4a61      	ldr	r2, [pc, #388]	@ (8007f4c <HAL_RCC_ClockConfig+0x268>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d909      	bls.n	8007dde <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007dca:	4b5f      	ldr	r3, [pc, #380]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007dd2:	4a5d      	ldr	r2, [pc, #372]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007dd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dd8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007dda:	2380      	movs	r3, #128	@ 0x80
 8007ddc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007dde:	4b5a      	ldr	r3, [pc, #360]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	f023 0203 	bic.w	r2, r3, #3
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	4957      	ldr	r1, [pc, #348]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007dec:	4313      	orrs	r3, r2
 8007dee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007df0:	f7fd fa7c 	bl	80052ec <HAL_GetTick>
 8007df4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007df6:	e00a      	b.n	8007e0e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007df8:	f7fd fa78 	bl	80052ec <HAL_GetTick>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d901      	bls.n	8007e0e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007e0a:	2303      	movs	r3, #3
 8007e0c:	e095      	b.n	8007f3a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e0e:	4b4e      	ldr	r3, [pc, #312]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	f003 020c 	and.w	r2, r3, #12
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d1eb      	bne.n	8007df8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f003 0302 	and.w	r3, r3, #2
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d023      	beq.n	8007e74 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f003 0304 	and.w	r3, r3, #4
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d005      	beq.n	8007e44 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e38:	4b43      	ldr	r3, [pc, #268]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	4a42      	ldr	r2, [pc, #264]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007e3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007e42:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f003 0308 	and.w	r3, r3, #8
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d007      	beq.n	8007e60 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007e50:	4b3d      	ldr	r3, [pc, #244]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007e52:	689b      	ldr	r3, [r3, #8]
 8007e54:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007e58:	4a3b      	ldr	r2, [pc, #236]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007e5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007e5e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e60:	4b39      	ldr	r3, [pc, #228]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	4936      	ldr	r1, [pc, #216]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	608b      	str	r3, [r1, #8]
 8007e72:	e008      	b.n	8007e86 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	2b80      	cmp	r3, #128	@ 0x80
 8007e78:	d105      	bne.n	8007e86 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007e7a:	4b33      	ldr	r3, [pc, #204]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	4a32      	ldr	r2, [pc, #200]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007e80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e84:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007e86:	4b2f      	ldr	r3, [pc, #188]	@ (8007f44 <HAL_RCC_ClockConfig+0x260>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 030f 	and.w	r3, r3, #15
 8007e8e:	683a      	ldr	r2, [r7, #0]
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d21d      	bcs.n	8007ed0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e94:	4b2b      	ldr	r3, [pc, #172]	@ (8007f44 <HAL_RCC_ClockConfig+0x260>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f023 020f 	bic.w	r2, r3, #15
 8007e9c:	4929      	ldr	r1, [pc, #164]	@ (8007f44 <HAL_RCC_ClockConfig+0x260>)
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007ea4:	f7fd fa22 	bl	80052ec <HAL_GetTick>
 8007ea8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007eaa:	e00a      	b.n	8007ec2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007eac:	f7fd fa1e 	bl	80052ec <HAL_GetTick>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	1ad3      	subs	r3, r2, r3
 8007eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d901      	bls.n	8007ec2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007ebe:	2303      	movs	r3, #3
 8007ec0:	e03b      	b.n	8007f3a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ec2:	4b20      	ldr	r3, [pc, #128]	@ (8007f44 <HAL_RCC_ClockConfig+0x260>)
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f003 030f 	and.w	r3, r3, #15
 8007eca:	683a      	ldr	r2, [r7, #0]
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d1ed      	bne.n	8007eac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f003 0304 	and.w	r3, r3, #4
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d008      	beq.n	8007eee <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007edc:	4b1a      	ldr	r3, [pc, #104]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	4917      	ldr	r1, [pc, #92]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007eea:	4313      	orrs	r3, r2
 8007eec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 0308 	and.w	r3, r3, #8
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d009      	beq.n	8007f0e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007efa:	4b13      	ldr	r3, [pc, #76]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	691b      	ldr	r3, [r3, #16]
 8007f06:	00db      	lsls	r3, r3, #3
 8007f08:	490f      	ldr	r1, [pc, #60]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007f0a:	4313      	orrs	r3, r2
 8007f0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007f0e:	f000 f825 	bl	8007f5c <HAL_RCC_GetSysClockFreq>
 8007f12:	4602      	mov	r2, r0
 8007f14:	4b0c      	ldr	r3, [pc, #48]	@ (8007f48 <HAL_RCC_ClockConfig+0x264>)
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	091b      	lsrs	r3, r3, #4
 8007f1a:	f003 030f 	and.w	r3, r3, #15
 8007f1e:	490c      	ldr	r1, [pc, #48]	@ (8007f50 <HAL_RCC_ClockConfig+0x26c>)
 8007f20:	5ccb      	ldrb	r3, [r1, r3]
 8007f22:	f003 031f 	and.w	r3, r3, #31
 8007f26:	fa22 f303 	lsr.w	r3, r2, r3
 8007f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8007f54 <HAL_RCC_ClockConfig+0x270>)
 8007f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8007f58 <HAL_RCC_ClockConfig+0x274>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7fa fa60 	bl	80023f8 <HAL_InitTick>
 8007f38:	4603      	mov	r3, r0
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	3718      	adds	r7, #24
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	bd80      	pop	{r7, pc}
 8007f42:	bf00      	nop
 8007f44:	40022000 	.word	0x40022000
 8007f48:	40021000 	.word	0x40021000
 8007f4c:	04c4b400 	.word	0x04c4b400
 8007f50:	08016824 	.word	0x08016824
 8007f54:	20000000 	.word	0x20000000
 8007f58:	20000064 	.word	0x20000064

08007f5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b087      	sub	sp, #28
 8007f60:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007f62:	4b2c      	ldr	r3, [pc, #176]	@ (8008014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	f003 030c 	and.w	r3, r3, #12
 8007f6a:	2b04      	cmp	r3, #4
 8007f6c:	d102      	bne.n	8007f74 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8008018 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007f70:	613b      	str	r3, [r7, #16]
 8007f72:	e047      	b.n	8008004 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007f74:	4b27      	ldr	r3, [pc, #156]	@ (8008014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	f003 030c 	and.w	r3, r3, #12
 8007f7c:	2b08      	cmp	r3, #8
 8007f7e:	d102      	bne.n	8007f86 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007f80:	4b26      	ldr	r3, [pc, #152]	@ (800801c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007f82:	613b      	str	r3, [r7, #16]
 8007f84:	e03e      	b.n	8008004 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007f86:	4b23      	ldr	r3, [pc, #140]	@ (8008014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f88:	689b      	ldr	r3, [r3, #8]
 8007f8a:	f003 030c 	and.w	r3, r3, #12
 8007f8e:	2b0c      	cmp	r3, #12
 8007f90:	d136      	bne.n	8008000 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007f92:	4b20      	ldr	r3, [pc, #128]	@ (8008014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	f003 0303 	and.w	r3, r3, #3
 8007f9a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007f9c:	4b1d      	ldr	r3, [pc, #116]	@ (8008014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	091b      	lsrs	r3, r3, #4
 8007fa2:	f003 030f 	and.w	r3, r3, #15
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2b03      	cmp	r3, #3
 8007fae:	d10c      	bne.n	8007fca <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007fb0:	4a1a      	ldr	r2, [pc, #104]	@ (800801c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fb8:	4a16      	ldr	r2, [pc, #88]	@ (8008014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fba:	68d2      	ldr	r2, [r2, #12]
 8007fbc:	0a12      	lsrs	r2, r2, #8
 8007fbe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007fc2:	fb02 f303 	mul.w	r3, r2, r3
 8007fc6:	617b      	str	r3, [r7, #20]
      break;
 8007fc8:	e00c      	b.n	8007fe4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007fca:	4a13      	ldr	r2, [pc, #76]	@ (8008018 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fd2:	4a10      	ldr	r2, [pc, #64]	@ (8008014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fd4:	68d2      	ldr	r2, [r2, #12]
 8007fd6:	0a12      	lsrs	r2, r2, #8
 8007fd8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007fdc:	fb02 f303 	mul.w	r3, r2, r3
 8007fe0:	617b      	str	r3, [r7, #20]
      break;
 8007fe2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8008014 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007fe6:	68db      	ldr	r3, [r3, #12]
 8007fe8:	0e5b      	lsrs	r3, r3, #25
 8007fea:	f003 0303 	and.w	r3, r3, #3
 8007fee:	3301      	adds	r3, #1
 8007ff0:	005b      	lsls	r3, r3, #1
 8007ff2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007ff4:	697a      	ldr	r2, [r7, #20]
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ffc:	613b      	str	r3, [r7, #16]
 8007ffe:	e001      	b.n	8008004 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008000:	2300      	movs	r3, #0
 8008002:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008004:	693b      	ldr	r3, [r7, #16]
}
 8008006:	4618      	mov	r0, r3
 8008008:	371c      	adds	r7, #28
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
 8008012:	bf00      	nop
 8008014:	40021000 	.word	0x40021000
 8008018:	00f42400 	.word	0x00f42400
 800801c:	007a1200 	.word	0x007a1200

08008020 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008020:	b480      	push	{r7}
 8008022:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008024:	4b03      	ldr	r3, [pc, #12]	@ (8008034 <HAL_RCC_GetHCLKFreq+0x14>)
 8008026:	681b      	ldr	r3, [r3, #0]
}
 8008028:	4618      	mov	r0, r3
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
 8008032:	bf00      	nop
 8008034:	20000000 	.word	0x20000000

08008038 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800803c:	f7ff fff0 	bl	8008020 <HAL_RCC_GetHCLKFreq>
 8008040:	4602      	mov	r2, r0
 8008042:	4b06      	ldr	r3, [pc, #24]	@ (800805c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008044:	689b      	ldr	r3, [r3, #8]
 8008046:	0a1b      	lsrs	r3, r3, #8
 8008048:	f003 0307 	and.w	r3, r3, #7
 800804c:	4904      	ldr	r1, [pc, #16]	@ (8008060 <HAL_RCC_GetPCLK1Freq+0x28>)
 800804e:	5ccb      	ldrb	r3, [r1, r3]
 8008050:	f003 031f 	and.w	r3, r3, #31
 8008054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008058:	4618      	mov	r0, r3
 800805a:	bd80      	pop	{r7, pc}
 800805c:	40021000 	.word	0x40021000
 8008060:	08016834 	.word	0x08016834

08008064 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008068:	f7ff ffda 	bl	8008020 <HAL_RCC_GetHCLKFreq>
 800806c:	4602      	mov	r2, r0
 800806e:	4b06      	ldr	r3, [pc, #24]	@ (8008088 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	0adb      	lsrs	r3, r3, #11
 8008074:	f003 0307 	and.w	r3, r3, #7
 8008078:	4904      	ldr	r1, [pc, #16]	@ (800808c <HAL_RCC_GetPCLK2Freq+0x28>)
 800807a:	5ccb      	ldrb	r3, [r1, r3]
 800807c:	f003 031f 	and.w	r3, r3, #31
 8008080:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008084:	4618      	mov	r0, r3
 8008086:	bd80      	pop	{r7, pc}
 8008088:	40021000 	.word	0x40021000
 800808c:	08016834 	.word	0x08016834

08008090 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008090:	b480      	push	{r7}
 8008092:	b083      	sub	sp, #12
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	220f      	movs	r2, #15
 800809e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80080a0:	4b12      	ldr	r3, [pc, #72]	@ (80080ec <HAL_RCC_GetClockConfig+0x5c>)
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	f003 0203 	and.w	r2, r3, #3
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80080ac:	4b0f      	ldr	r3, [pc, #60]	@ (80080ec <HAL_RCC_GetClockConfig+0x5c>)
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80080b8:	4b0c      	ldr	r3, [pc, #48]	@ (80080ec <HAL_RCC_GetClockConfig+0x5c>)
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80080c4:	4b09      	ldr	r3, [pc, #36]	@ (80080ec <HAL_RCC_GetClockConfig+0x5c>)
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	08db      	lsrs	r3, r3, #3
 80080ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80080d2:	4b07      	ldr	r3, [pc, #28]	@ (80080f0 <HAL_RCC_GetClockConfig+0x60>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f003 020f 	and.w	r2, r3, #15
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	601a      	str	r2, [r3, #0]
}
 80080de:	bf00      	nop
 80080e0:	370c      	adds	r7, #12
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr
 80080ea:	bf00      	nop
 80080ec:	40021000 	.word	0x40021000
 80080f0:	40022000 	.word	0x40022000

080080f4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b087      	sub	sp, #28
 80080f8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80080fa:	4b1e      	ldr	r3, [pc, #120]	@ (8008174 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	f003 0303 	and.w	r3, r3, #3
 8008102:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008104:	4b1b      	ldr	r3, [pc, #108]	@ (8008174 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	091b      	lsrs	r3, r3, #4
 800810a:	f003 030f 	and.w	r3, r3, #15
 800810e:	3301      	adds	r3, #1
 8008110:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008112:	693b      	ldr	r3, [r7, #16]
 8008114:	2b03      	cmp	r3, #3
 8008116:	d10c      	bne.n	8008132 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008118:	4a17      	ldr	r2, [pc, #92]	@ (8008178 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008120:	4a14      	ldr	r2, [pc, #80]	@ (8008174 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008122:	68d2      	ldr	r2, [r2, #12]
 8008124:	0a12      	lsrs	r2, r2, #8
 8008126:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800812a:	fb02 f303 	mul.w	r3, r2, r3
 800812e:	617b      	str	r3, [r7, #20]
    break;
 8008130:	e00c      	b.n	800814c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008132:	4a12      	ldr	r2, [pc, #72]	@ (800817c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	fbb2 f3f3 	udiv	r3, r2, r3
 800813a:	4a0e      	ldr	r2, [pc, #56]	@ (8008174 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800813c:	68d2      	ldr	r2, [r2, #12]
 800813e:	0a12      	lsrs	r2, r2, #8
 8008140:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008144:	fb02 f303 	mul.w	r3, r2, r3
 8008148:	617b      	str	r3, [r7, #20]
    break;
 800814a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800814c:	4b09      	ldr	r3, [pc, #36]	@ (8008174 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	0e5b      	lsrs	r3, r3, #25
 8008152:	f003 0303 	and.w	r3, r3, #3
 8008156:	3301      	adds	r3, #1
 8008158:	005b      	lsls	r3, r3, #1
 800815a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800815c:	697a      	ldr	r2, [r7, #20]
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	fbb2 f3f3 	udiv	r3, r2, r3
 8008164:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008166:	687b      	ldr	r3, [r7, #4]
}
 8008168:	4618      	mov	r0, r3
 800816a:	371c      	adds	r7, #28
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr
 8008174:	40021000 	.word	0x40021000
 8008178:	007a1200 	.word	0x007a1200
 800817c:	00f42400 	.word	0x00f42400

08008180 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b086      	sub	sp, #24
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008188:	2300      	movs	r3, #0
 800818a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800818c:	2300      	movs	r3, #0
 800818e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008198:	2b00      	cmp	r3, #0
 800819a:	f000 8098 	beq.w	80082ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800819e:	2300      	movs	r3, #0
 80081a0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80081a2:	4b43      	ldr	r3, [pc, #268]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d10d      	bne.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80081ae:	4b40      	ldr	r3, [pc, #256]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081b2:	4a3f      	ldr	r2, [pc, #252]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80081ba:	4b3d      	ldr	r3, [pc, #244]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80081bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081c2:	60bb      	str	r3, [r7, #8]
 80081c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80081c6:	2301      	movs	r3, #1
 80081c8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081ca:	4b3a      	ldr	r3, [pc, #232]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	4a39      	ldr	r2, [pc, #228]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80081d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081d4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80081d6:	f7fd f889 	bl	80052ec <HAL_GetTick>
 80081da:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081dc:	e009      	b.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80081de:	f7fd f885 	bl	80052ec <HAL_GetTick>
 80081e2:	4602      	mov	r2, r0
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	1ad3      	subs	r3, r2, r3
 80081e8:	2b02      	cmp	r3, #2
 80081ea:	d902      	bls.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80081ec:	2303      	movs	r3, #3
 80081ee:	74fb      	strb	r3, [r7, #19]
        break;
 80081f0:	e005      	b.n	80081fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80081f2:	4b30      	ldr	r3, [pc, #192]	@ (80082b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d0ef      	beq.n	80081de <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80081fe:	7cfb      	ldrb	r3, [r7, #19]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d159      	bne.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008204:	4b2a      	ldr	r3, [pc, #168]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800820a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800820e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d01e      	beq.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800821a:	697a      	ldr	r2, [r7, #20]
 800821c:	429a      	cmp	r2, r3
 800821e:	d019      	beq.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008220:	4b23      	ldr	r3, [pc, #140]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008226:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800822a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800822c:	4b20      	ldr	r3, [pc, #128]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800822e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008232:	4a1f      	ldr	r2, [pc, #124]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008234:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008238:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800823c:	4b1c      	ldr	r3, [pc, #112]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800823e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008242:	4a1b      	ldr	r2, [pc, #108]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008244:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008248:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800824c:	4a18      	ldr	r2, [pc, #96]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	f003 0301 	and.w	r3, r3, #1
 800825a:	2b00      	cmp	r3, #0
 800825c:	d016      	beq.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800825e:	f7fd f845 	bl	80052ec <HAL_GetTick>
 8008262:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008264:	e00b      	b.n	800827e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008266:	f7fd f841 	bl	80052ec <HAL_GetTick>
 800826a:	4602      	mov	r2, r0
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	1ad3      	subs	r3, r2, r3
 8008270:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008274:	4293      	cmp	r3, r2
 8008276:	d902      	bls.n	800827e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008278:	2303      	movs	r3, #3
 800827a:	74fb      	strb	r3, [r7, #19]
            break;
 800827c:	e006      	b.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800827e:	4b0c      	ldr	r3, [pc, #48]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008284:	f003 0302 	and.w	r3, r3, #2
 8008288:	2b00      	cmp	r3, #0
 800828a:	d0ec      	beq.n	8008266 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800828c:	7cfb      	ldrb	r3, [r7, #19]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d10b      	bne.n	80082aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008292:	4b07      	ldr	r3, [pc, #28]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008298:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082a0:	4903      	ldr	r1, [pc, #12]	@ (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80082a2:	4313      	orrs	r3, r2
 80082a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80082a8:	e008      	b.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80082aa:	7cfb      	ldrb	r3, [r7, #19]
 80082ac:	74bb      	strb	r3, [r7, #18]
 80082ae:	e005      	b.n	80082bc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80082b0:	40021000 	.word	0x40021000
 80082b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082b8:	7cfb      	ldrb	r3, [r7, #19]
 80082ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80082bc:	7c7b      	ldrb	r3, [r7, #17]
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d105      	bne.n	80082ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082c2:	4ba7      	ldr	r3, [pc, #668]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082c6:	4aa6      	ldr	r2, [pc, #664]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80082cc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d00a      	beq.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80082da:	4ba1      	ldr	r3, [pc, #644]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082e0:	f023 0203 	bic.w	r2, r3, #3
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	499d      	ldr	r1, [pc, #628]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082ea:	4313      	orrs	r3, r2
 80082ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f003 0302 	and.w	r3, r3, #2
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d00a      	beq.n	8008312 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80082fc:	4b98      	ldr	r3, [pc, #608]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008302:	f023 020c 	bic.w	r2, r3, #12
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	4995      	ldr	r1, [pc, #596]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800830c:	4313      	orrs	r3, r2
 800830e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f003 0304 	and.w	r3, r3, #4
 800831a:	2b00      	cmp	r3, #0
 800831c:	d00a      	beq.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800831e:	4b90      	ldr	r3, [pc, #576]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008324:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	498c      	ldr	r1, [pc, #560]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800832e:	4313      	orrs	r3, r2
 8008330:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f003 0308 	and.w	r3, r3, #8
 800833c:	2b00      	cmp	r3, #0
 800833e:	d00a      	beq.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008340:	4b87      	ldr	r3, [pc, #540]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008346:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	691b      	ldr	r3, [r3, #16]
 800834e:	4984      	ldr	r1, [pc, #528]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008350:	4313      	orrs	r3, r2
 8008352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f003 0310 	and.w	r3, r3, #16
 800835e:	2b00      	cmp	r3, #0
 8008360:	d00a      	beq.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008362:	4b7f      	ldr	r3, [pc, #508]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008368:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	695b      	ldr	r3, [r3, #20]
 8008370:	497b      	ldr	r1, [pc, #492]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008372:	4313      	orrs	r3, r2
 8008374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f003 0320 	and.w	r3, r3, #32
 8008380:	2b00      	cmp	r3, #0
 8008382:	d00a      	beq.n	800839a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008384:	4b76      	ldr	r3, [pc, #472]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800838a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	699b      	ldr	r3, [r3, #24]
 8008392:	4973      	ldr	r1, [pc, #460]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008394:	4313      	orrs	r3, r2
 8008396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00a      	beq.n	80083bc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80083a6:	4b6e      	ldr	r3, [pc, #440]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ac:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	69db      	ldr	r3, [r3, #28]
 80083b4:	496a      	ldr	r1, [pc, #424]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083b6:	4313      	orrs	r3, r2
 80083b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d00a      	beq.n	80083de <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80083c8:	4b65      	ldr	r3, [pc, #404]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083ce:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a1b      	ldr	r3, [r3, #32]
 80083d6:	4962      	ldr	r1, [pc, #392]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083d8:	4313      	orrs	r3, r2
 80083da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00a      	beq.n	8008400 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80083ea:	4b5d      	ldr	r3, [pc, #372]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80083f0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083f8:	4959      	ldr	r1, [pc, #356]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80083fa:	4313      	orrs	r3, r2
 80083fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008408:	2b00      	cmp	r3, #0
 800840a:	d00a      	beq.n	8008422 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800840c:	4b54      	ldr	r3, [pc, #336]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800840e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008412:	f023 0203 	bic.w	r2, r3, #3
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800841a:	4951      	ldr	r1, [pc, #324]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800841c:	4313      	orrs	r3, r2
 800841e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800842a:	2b00      	cmp	r3, #0
 800842c:	d00a      	beq.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800842e:	4b4c      	ldr	r3, [pc, #304]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008434:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800843c:	4948      	ldr	r1, [pc, #288]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800843e:	4313      	orrs	r3, r2
 8008440:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800844c:	2b00      	cmp	r3, #0
 800844e:	d015      	beq.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008450:	4b43      	ldr	r3, [pc, #268]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008452:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008456:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800845e:	4940      	ldr	r1, [pc, #256]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008460:	4313      	orrs	r3, r2
 8008462:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800846a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800846e:	d105      	bne.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008470:	4b3b      	ldr	r3, [pc, #236]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008472:	68db      	ldr	r3, [r3, #12]
 8008474:	4a3a      	ldr	r2, [pc, #232]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008476:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800847a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008484:	2b00      	cmp	r3, #0
 8008486:	d015      	beq.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008488:	4b35      	ldr	r3, [pc, #212]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800848a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800848e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008496:	4932      	ldr	r1, [pc, #200]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008498:	4313      	orrs	r3, r2
 800849a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80084a6:	d105      	bne.n	80084b4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084a8:	4b2d      	ldr	r3, [pc, #180]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084aa:	68db      	ldr	r3, [r3, #12]
 80084ac:	4a2c      	ldr	r2, [pc, #176]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084b2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d015      	beq.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80084c0:	4b27      	ldr	r3, [pc, #156]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084c6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084ce:	4924      	ldr	r1, [pc, #144]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084d0:	4313      	orrs	r3, r2
 80084d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80084de:	d105      	bne.n	80084ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80084e0:	4b1f      	ldr	r3, [pc, #124]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	4a1e      	ldr	r2, [pc, #120]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80084ea:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d015      	beq.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80084f8:	4b19      	ldr	r3, [pc, #100]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084fe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008506:	4916      	ldr	r1, [pc, #88]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008508:	4313      	orrs	r3, r2
 800850a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008512:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008516:	d105      	bne.n	8008524 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008518:	4b11      	ldr	r3, [pc, #68]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800851a:	68db      	ldr	r3, [r3, #12]
 800851c:	4a10      	ldr	r2, [pc, #64]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800851e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008522:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800852c:	2b00      	cmp	r3, #0
 800852e:	d019      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008530:	4b0b      	ldr	r3, [pc, #44]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008536:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800853e:	4908      	ldr	r1, [pc, #32]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008540:	4313      	orrs	r3, r2
 8008542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800854a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800854e:	d109      	bne.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008550:	4b03      	ldr	r3, [pc, #12]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008552:	68db      	ldr	r3, [r3, #12]
 8008554:	4a02      	ldr	r2, [pc, #8]	@ (8008560 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008556:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800855a:	60d3      	str	r3, [r2, #12]
 800855c:	e002      	b.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800855e:	bf00      	nop
 8008560:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800856c:	2b00      	cmp	r3, #0
 800856e:	d015      	beq.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008570:	4b29      	ldr	r3, [pc, #164]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008572:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008576:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800857e:	4926      	ldr	r1, [pc, #152]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008580:	4313      	orrs	r3, r2
 8008582:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800858a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800858e:	d105      	bne.n	800859c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008590:	4b21      	ldr	r3, [pc, #132]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	4a20      	ldr	r2, [pc, #128]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008596:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800859a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d015      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80085a8:	4b1b      	ldr	r3, [pc, #108]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085ae:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085b6:	4918      	ldr	r1, [pc, #96]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085b8:	4313      	orrs	r3, r2
 80085ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085c6:	d105      	bne.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80085c8:	4b13      	ldr	r3, [pc, #76]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085ca:	68db      	ldr	r3, [r3, #12]
 80085cc:	4a12      	ldr	r2, [pc, #72]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80085d2:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d015      	beq.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80085e0:	4b0d      	ldr	r3, [pc, #52]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80085e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085ee:	490a      	ldr	r1, [pc, #40]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80085f0:	4313      	orrs	r3, r2
 80085f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085fe:	d105      	bne.n	800860c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008600:	4b05      	ldr	r3, [pc, #20]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008602:	68db      	ldr	r3, [r3, #12]
 8008604:	4a04      	ldr	r2, [pc, #16]	@ (8008618 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008606:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800860a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800860c:	7cbb      	ldrb	r3, [r7, #18]
}
 800860e:	4618      	mov	r0, r3
 8008610:	3718      	adds	r7, #24
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	40021000 	.word	0x40021000

0800861c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b082      	sub	sp, #8
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d101      	bne.n	800862e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800862a:	2301      	movs	r3, #1
 800862c:	e049      	b.n	80086c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008634:	b2db      	uxtb	r3, r3
 8008636:	2b00      	cmp	r3, #0
 8008638:	d106      	bne.n	8008648 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2200      	movs	r2, #0
 800863e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f000 f841 	bl	80086ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2202      	movs	r2, #2
 800864c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681a      	ldr	r2, [r3, #0]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	3304      	adds	r3, #4
 8008658:	4619      	mov	r1, r3
 800865a:	4610      	mov	r0, r2
 800865c:	f000 fb64 	bl	8008d28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2201      	movs	r2, #1
 800868c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2201      	movs	r2, #1
 800869c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2201      	movs	r2, #1
 80086ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80086c0:	2300      	movs	r3, #0
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3708      	adds	r7, #8
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}

080086ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80086ca:	b480      	push	{r7}
 80086cc:	b083      	sub	sp, #12
 80086ce:	af00      	add	r7, sp, #0
 80086d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80086d2:	bf00      	nop
 80086d4:	370c      	adds	r7, #12
 80086d6:	46bd      	mov	sp, r7
 80086d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086dc:	4770      	bx	lr
	...

080086e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b085      	sub	sp, #20
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d001      	beq.n	80086f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	e054      	b.n	80087a2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2202      	movs	r2, #2
 80086fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	68da      	ldr	r2, [r3, #12]
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f042 0201 	orr.w	r2, r2, #1
 800870e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a26      	ldr	r2, [pc, #152]	@ (80087b0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d022      	beq.n	8008760 <HAL_TIM_Base_Start_IT+0x80>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008722:	d01d      	beq.n	8008760 <HAL_TIM_Base_Start_IT+0x80>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4a22      	ldr	r2, [pc, #136]	@ (80087b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d018      	beq.n	8008760 <HAL_TIM_Base_Start_IT+0x80>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	4a21      	ldr	r2, [pc, #132]	@ (80087b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d013      	beq.n	8008760 <HAL_TIM_Base_Start_IT+0x80>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a1f      	ldr	r2, [pc, #124]	@ (80087bc <HAL_TIM_Base_Start_IT+0xdc>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d00e      	beq.n	8008760 <HAL_TIM_Base_Start_IT+0x80>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	4a1e      	ldr	r2, [pc, #120]	@ (80087c0 <HAL_TIM_Base_Start_IT+0xe0>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d009      	beq.n	8008760 <HAL_TIM_Base_Start_IT+0x80>
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4a1c      	ldr	r2, [pc, #112]	@ (80087c4 <HAL_TIM_Base_Start_IT+0xe4>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d004      	beq.n	8008760 <HAL_TIM_Base_Start_IT+0x80>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	4a1b      	ldr	r2, [pc, #108]	@ (80087c8 <HAL_TIM_Base_Start_IT+0xe8>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d115      	bne.n	800878c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	689a      	ldr	r2, [r3, #8]
 8008766:	4b19      	ldr	r3, [pc, #100]	@ (80087cc <HAL_TIM_Base_Start_IT+0xec>)
 8008768:	4013      	ands	r3, r2
 800876a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2b06      	cmp	r3, #6
 8008770:	d015      	beq.n	800879e <HAL_TIM_Base_Start_IT+0xbe>
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008778:	d011      	beq.n	800879e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	681a      	ldr	r2, [r3, #0]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f042 0201 	orr.w	r2, r2, #1
 8008788:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800878a:	e008      	b.n	800879e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	681a      	ldr	r2, [r3, #0]
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	f042 0201 	orr.w	r2, r2, #1
 800879a:	601a      	str	r2, [r3, #0]
 800879c:	e000      	b.n	80087a0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800879e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80087a0:	2300      	movs	r3, #0
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3714      	adds	r7, #20
 80087a6:	46bd      	mov	sp, r7
 80087a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ac:	4770      	bx	lr
 80087ae:	bf00      	nop
 80087b0:	40012c00 	.word	0x40012c00
 80087b4:	40000400 	.word	0x40000400
 80087b8:	40000800 	.word	0x40000800
 80087bc:	40000c00 	.word	0x40000c00
 80087c0:	40013400 	.word	0x40013400
 80087c4:	40014000 	.word	0x40014000
 80087c8:	40015000 	.word	0x40015000
 80087cc:	00010007 	.word	0x00010007

080087d0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b086      	sub	sp, #24
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d101      	bne.n	80087e4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80087e0:	2301      	movs	r3, #1
 80087e2:	e097      	b.n	8008914 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d106      	bne.n	80087fe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2200      	movs	r2, #0
 80087f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f7fa f8fd 	bl	80029f8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2202      	movs	r2, #2
 8008802:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	687a      	ldr	r2, [r7, #4]
 800880e:	6812      	ldr	r2, [r2, #0]
 8008810:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8008814:	f023 0307 	bic.w	r3, r3, #7
 8008818:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	3304      	adds	r3, #4
 8008822:	4619      	mov	r1, r3
 8008824:	4610      	mov	r0, r2
 8008826:	f000 fa7f 	bl	8008d28 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	699b      	ldr	r3, [r3, #24]
 8008838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	6a1b      	ldr	r3, [r3, #32]
 8008840:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	697a      	ldr	r2, [r7, #20]
 8008848:	4313      	orrs	r3, r2
 800884a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008852:	f023 0303 	bic.w	r3, r3, #3
 8008856:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	689a      	ldr	r2, [r3, #8]
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	699b      	ldr	r3, [r3, #24]
 8008860:	021b      	lsls	r3, r3, #8
 8008862:	4313      	orrs	r3, r2
 8008864:	693a      	ldr	r2, [r7, #16]
 8008866:	4313      	orrs	r3, r2
 8008868:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008870:	f023 030c 	bic.w	r3, r3, #12
 8008874:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800887c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008880:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	68da      	ldr	r2, [r3, #12]
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	69db      	ldr	r3, [r3, #28]
 800888a:	021b      	lsls	r3, r3, #8
 800888c:	4313      	orrs	r3, r2
 800888e:	693a      	ldr	r2, [r7, #16]
 8008890:	4313      	orrs	r3, r2
 8008892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	691b      	ldr	r3, [r3, #16]
 8008898:	011a      	lsls	r2, r3, #4
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	6a1b      	ldr	r3, [r3, #32]
 800889e:	031b      	lsls	r3, r3, #12
 80088a0:	4313      	orrs	r3, r2
 80088a2:	693a      	ldr	r2, [r7, #16]
 80088a4:	4313      	orrs	r3, r2
 80088a6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80088ae:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80088b6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	685a      	ldr	r2, [r3, #4]
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	695b      	ldr	r3, [r3, #20]
 80088c0:	011b      	lsls	r3, r3, #4
 80088c2:	4313      	orrs	r3, r2
 80088c4:	68fa      	ldr	r2, [r7, #12]
 80088c6:	4313      	orrs	r3, r2
 80088c8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	697a      	ldr	r2, [r7, #20]
 80088d0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	693a      	ldr	r2, [r7, #16]
 80088d8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2201      	movs	r2, #1
 80088e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2201      	movs	r2, #1
 80088ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2201      	movs	r2, #1
 80088f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2201      	movs	r2, #1
 80088fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2201      	movs	r2, #1
 8008906:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2201      	movs	r2, #1
 800890e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008912:	2300      	movs	r3, #0
}
 8008914:	4618      	mov	r0, r3
 8008916:	3718      	adds	r7, #24
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b084      	sub	sp, #16
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800892c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008934:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800893c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008944:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d110      	bne.n	800896e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800894c:	7bfb      	ldrb	r3, [r7, #15]
 800894e:	2b01      	cmp	r3, #1
 8008950:	d102      	bne.n	8008958 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008952:	7b7b      	ldrb	r3, [r7, #13]
 8008954:	2b01      	cmp	r3, #1
 8008956:	d001      	beq.n	800895c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	e069      	b.n	8008a30 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2202      	movs	r2, #2
 8008960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2202      	movs	r2, #2
 8008968:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800896c:	e031      	b.n	80089d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	2b04      	cmp	r3, #4
 8008972:	d110      	bne.n	8008996 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008974:	7bbb      	ldrb	r3, [r7, #14]
 8008976:	2b01      	cmp	r3, #1
 8008978:	d102      	bne.n	8008980 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800897a:	7b3b      	ldrb	r3, [r7, #12]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d001      	beq.n	8008984 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	e055      	b.n	8008a30 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2202      	movs	r2, #2
 8008988:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2202      	movs	r2, #2
 8008990:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008994:	e01d      	b.n	80089d2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008996:	7bfb      	ldrb	r3, [r7, #15]
 8008998:	2b01      	cmp	r3, #1
 800899a:	d108      	bne.n	80089ae <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800899c:	7bbb      	ldrb	r3, [r7, #14]
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d105      	bne.n	80089ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80089a2:	7b7b      	ldrb	r3, [r7, #13]
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d102      	bne.n	80089ae <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80089a8:	7b3b      	ldrb	r3, [r7, #12]
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d001      	beq.n	80089b2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80089ae:	2301      	movs	r3, #1
 80089b0:	e03e      	b.n	8008a30 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2202      	movs	r2, #2
 80089b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2202      	movs	r2, #2
 80089be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2202      	movs	r2, #2
 80089c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2202      	movs	r2, #2
 80089ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d003      	beq.n	80089e0 <HAL_TIM_Encoder_Start+0xc4>
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	2b04      	cmp	r3, #4
 80089dc:	d008      	beq.n	80089f0 <HAL_TIM_Encoder_Start+0xd4>
 80089de:	e00f      	b.n	8008a00 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	2201      	movs	r2, #1
 80089e6:	2100      	movs	r1, #0
 80089e8:	4618      	mov	r0, r3
 80089ea:	f000 fa51 	bl	8008e90 <TIM_CCxChannelCmd>
      break;
 80089ee:	e016      	b.n	8008a1e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	2201      	movs	r2, #1
 80089f6:	2104      	movs	r1, #4
 80089f8:	4618      	mov	r0, r3
 80089fa:	f000 fa49 	bl	8008e90 <TIM_CCxChannelCmd>
      break;
 80089fe:	e00e      	b.n	8008a1e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2201      	movs	r2, #1
 8008a06:	2100      	movs	r1, #0
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f000 fa41 	bl	8008e90 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	2201      	movs	r2, #1
 8008a14:	2104      	movs	r1, #4
 8008a16:	4618      	mov	r0, r3
 8008a18:	f000 fa3a 	bl	8008e90 <TIM_CCxChannelCmd>
      break;
 8008a1c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f042 0201 	orr.w	r2, r2, #1
 8008a2c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008a2e:	2300      	movs	r3, #0
}
 8008a30:	4618      	mov	r0, r3
 8008a32:	3710      	adds	r7, #16
 8008a34:	46bd      	mov	sp, r7
 8008a36:	bd80      	pop	{r7, pc}

08008a38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b084      	sub	sp, #16
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	68db      	ldr	r3, [r3, #12]
 8008a46:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	691b      	ldr	r3, [r3, #16]
 8008a4e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	f003 0302 	and.w	r3, r3, #2
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d020      	beq.n	8008a9c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f003 0302 	and.w	r3, r3, #2
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d01b      	beq.n	8008a9c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f06f 0202 	mvn.w	r2, #2
 8008a6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2201      	movs	r2, #1
 8008a72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	699b      	ldr	r3, [r3, #24]
 8008a7a:	f003 0303 	and.w	r3, r3, #3
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d003      	beq.n	8008a8a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f000 f931 	bl	8008cea <HAL_TIM_IC_CaptureCallback>
 8008a88:	e005      	b.n	8008a96 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 f923 	bl	8008cd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a90:	6878      	ldr	r0, [r7, #4]
 8008a92:	f000 f934 	bl	8008cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008a9c:	68bb      	ldr	r3, [r7, #8]
 8008a9e:	f003 0304 	and.w	r3, r3, #4
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d020      	beq.n	8008ae8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	f003 0304 	and.w	r3, r3, #4
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d01b      	beq.n	8008ae8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f06f 0204 	mvn.w	r2, #4
 8008ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2202      	movs	r2, #2
 8008abe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	699b      	ldr	r3, [r3, #24]
 8008ac6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d003      	beq.n	8008ad6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ace:	6878      	ldr	r0, [r7, #4]
 8008ad0:	f000 f90b 	bl	8008cea <HAL_TIM_IC_CaptureCallback>
 8008ad4:	e005      	b.n	8008ae2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 f8fd 	bl	8008cd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 f90e 	bl	8008cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	f003 0308 	and.w	r3, r3, #8
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d020      	beq.n	8008b34 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f003 0308 	and.w	r3, r3, #8
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d01b      	beq.n	8008b34 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f06f 0208 	mvn.w	r2, #8
 8008b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2204      	movs	r2, #4
 8008b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	69db      	ldr	r3, [r3, #28]
 8008b12:	f003 0303 	and.w	r3, r3, #3
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d003      	beq.n	8008b22 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f000 f8e5 	bl	8008cea <HAL_TIM_IC_CaptureCallback>
 8008b20:	e005      	b.n	8008b2e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f000 f8d7 	bl	8008cd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 f8e8 	bl	8008cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2200      	movs	r2, #0
 8008b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	f003 0310 	and.w	r3, r3, #16
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d020      	beq.n	8008b80 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	f003 0310 	and.w	r3, r3, #16
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d01b      	beq.n	8008b80 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f06f 0210 	mvn.w	r2, #16
 8008b50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2208      	movs	r2, #8
 8008b56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	69db      	ldr	r3, [r3, #28]
 8008b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d003      	beq.n	8008b6e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 f8bf 	bl	8008cea <HAL_TIM_IC_CaptureCallback>
 8008b6c:	e005      	b.n	8008b7a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 f8b1 	bl	8008cd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 f8c2 	bl	8008cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	f003 0301 	and.w	r3, r3, #1
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00c      	beq.n	8008ba4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f003 0301 	and.w	r3, r3, #1
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d007      	beq.n	8008ba4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f06f 0201 	mvn.w	r2, #1
 8008b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f7f9 fbe8 	bl	8002374 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d104      	bne.n	8008bb8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d00c      	beq.n	8008bd2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d007      	beq.n	8008bd2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008bca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f000 fa25 	bl	800901c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008bd2:	68bb      	ldr	r3, [r7, #8]
 8008bd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d00c      	beq.n	8008bf6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d007      	beq.n	8008bf6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008bf0:	6878      	ldr	r0, [r7, #4]
 8008bf2:	f000 fa1d 	bl	8009030 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d00c      	beq.n	8008c1a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d007      	beq.n	8008c1a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c14:	6878      	ldr	r0, [r7, #4]
 8008c16:	f000 f87c 	bl	8008d12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	f003 0320 	and.w	r3, r3, #32
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d00c      	beq.n	8008c3e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	f003 0320 	and.w	r3, r3, #32
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d007      	beq.n	8008c3e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f06f 0220 	mvn.w	r2, #32
 8008c36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f000 f9e5 	bl	8009008 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d00c      	beq.n	8008c62 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d007      	beq.n	8008c62 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008c5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 f9f1 	bl	8009044 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d00c      	beq.n	8008c86 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d007      	beq.n	8008c86 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008c7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 f9e9 	bl	8009058 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d00c      	beq.n	8008caa <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d007      	beq.n	8008caa <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 f9e1 	bl	800906c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d00c      	beq.n	8008cce <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d007      	beq.n	8008cce <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008cc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008cc8:	6878      	ldr	r0, [r7, #4]
 8008cca:	f000 f9d9 	bl	8009080 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008cce:	bf00      	nop
 8008cd0:	3710      	adds	r7, #16
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}

08008cd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008cd6:	b480      	push	{r7}
 8008cd8:	b083      	sub	sp, #12
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008cde:	bf00      	nop
 8008ce0:	370c      	adds	r7, #12
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce8:	4770      	bx	lr

08008cea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008cea:	b480      	push	{r7}
 8008cec:	b083      	sub	sp, #12
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008cf2:	bf00      	nop
 8008cf4:	370c      	adds	r7, #12
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr

08008cfe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008cfe:	b480      	push	{r7}
 8008d00:	b083      	sub	sp, #12
 8008d02:	af00      	add	r7, sp, #0
 8008d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d06:	bf00      	nop
 8008d08:	370c      	adds	r7, #12
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr

08008d12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d12:	b480      	push	{r7}
 8008d14:	b083      	sub	sp, #12
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d1a:	bf00      	nop
 8008d1c:	370c      	adds	r7, #12
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d24:	4770      	bx	lr
	...

08008d28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a4c      	ldr	r2, [pc, #304]	@ (8008e6c <TIM_Base_SetConfig+0x144>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d017      	beq.n	8008d70 <TIM_Base_SetConfig+0x48>
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d46:	d013      	beq.n	8008d70 <TIM_Base_SetConfig+0x48>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a49      	ldr	r2, [pc, #292]	@ (8008e70 <TIM_Base_SetConfig+0x148>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d00f      	beq.n	8008d70 <TIM_Base_SetConfig+0x48>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	4a48      	ldr	r2, [pc, #288]	@ (8008e74 <TIM_Base_SetConfig+0x14c>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d00b      	beq.n	8008d70 <TIM_Base_SetConfig+0x48>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	4a47      	ldr	r2, [pc, #284]	@ (8008e78 <TIM_Base_SetConfig+0x150>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d007      	beq.n	8008d70 <TIM_Base_SetConfig+0x48>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4a46      	ldr	r2, [pc, #280]	@ (8008e7c <TIM_Base_SetConfig+0x154>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d003      	beq.n	8008d70 <TIM_Base_SetConfig+0x48>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	4a45      	ldr	r2, [pc, #276]	@ (8008e80 <TIM_Base_SetConfig+0x158>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d108      	bne.n	8008d82 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	68fa      	ldr	r2, [r7, #12]
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	4a39      	ldr	r2, [pc, #228]	@ (8008e6c <TIM_Base_SetConfig+0x144>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d023      	beq.n	8008dd2 <TIM_Base_SetConfig+0xaa>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d90:	d01f      	beq.n	8008dd2 <TIM_Base_SetConfig+0xaa>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a36      	ldr	r2, [pc, #216]	@ (8008e70 <TIM_Base_SetConfig+0x148>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d01b      	beq.n	8008dd2 <TIM_Base_SetConfig+0xaa>
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	4a35      	ldr	r2, [pc, #212]	@ (8008e74 <TIM_Base_SetConfig+0x14c>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d017      	beq.n	8008dd2 <TIM_Base_SetConfig+0xaa>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	4a34      	ldr	r2, [pc, #208]	@ (8008e78 <TIM_Base_SetConfig+0x150>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d013      	beq.n	8008dd2 <TIM_Base_SetConfig+0xaa>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	4a33      	ldr	r2, [pc, #204]	@ (8008e7c <TIM_Base_SetConfig+0x154>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d00f      	beq.n	8008dd2 <TIM_Base_SetConfig+0xaa>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	4a33      	ldr	r2, [pc, #204]	@ (8008e84 <TIM_Base_SetConfig+0x15c>)
 8008db6:	4293      	cmp	r3, r2
 8008db8:	d00b      	beq.n	8008dd2 <TIM_Base_SetConfig+0xaa>
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	4a32      	ldr	r2, [pc, #200]	@ (8008e88 <TIM_Base_SetConfig+0x160>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d007      	beq.n	8008dd2 <TIM_Base_SetConfig+0xaa>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	4a31      	ldr	r2, [pc, #196]	@ (8008e8c <TIM_Base_SetConfig+0x164>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d003      	beq.n	8008dd2 <TIM_Base_SetConfig+0xaa>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	4a2c      	ldr	r2, [pc, #176]	@ (8008e80 <TIM_Base_SetConfig+0x158>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d108      	bne.n	8008de4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008dd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	68db      	ldr	r3, [r3, #12]
 8008dde:	68fa      	ldr	r2, [r7, #12]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	695b      	ldr	r3, [r3, #20]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	68fa      	ldr	r2, [r7, #12]
 8008df6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	689a      	ldr	r2, [r3, #8]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a18      	ldr	r2, [pc, #96]	@ (8008e6c <TIM_Base_SetConfig+0x144>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d013      	beq.n	8008e38 <TIM_Base_SetConfig+0x110>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	4a1a      	ldr	r2, [pc, #104]	@ (8008e7c <TIM_Base_SetConfig+0x154>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d00f      	beq.n	8008e38 <TIM_Base_SetConfig+0x110>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	4a1a      	ldr	r2, [pc, #104]	@ (8008e84 <TIM_Base_SetConfig+0x15c>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d00b      	beq.n	8008e38 <TIM_Base_SetConfig+0x110>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	4a19      	ldr	r2, [pc, #100]	@ (8008e88 <TIM_Base_SetConfig+0x160>)
 8008e24:	4293      	cmp	r3, r2
 8008e26:	d007      	beq.n	8008e38 <TIM_Base_SetConfig+0x110>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	4a18      	ldr	r2, [pc, #96]	@ (8008e8c <TIM_Base_SetConfig+0x164>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d003      	beq.n	8008e38 <TIM_Base_SetConfig+0x110>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	4a13      	ldr	r2, [pc, #76]	@ (8008e80 <TIM_Base_SetConfig+0x158>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	d103      	bne.n	8008e40 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	691a      	ldr	r2, [r3, #16]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	f003 0301 	and.w	r3, r3, #1
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d105      	bne.n	8008e5e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	f023 0201 	bic.w	r2, r3, #1
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	611a      	str	r2, [r3, #16]
  }
}
 8008e5e:	bf00      	nop
 8008e60:	3714      	adds	r7, #20
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr
 8008e6a:	bf00      	nop
 8008e6c:	40012c00 	.word	0x40012c00
 8008e70:	40000400 	.word	0x40000400
 8008e74:	40000800 	.word	0x40000800
 8008e78:	40000c00 	.word	0x40000c00
 8008e7c:	40013400 	.word	0x40013400
 8008e80:	40015000 	.word	0x40015000
 8008e84:	40014000 	.word	0x40014000
 8008e88:	40014400 	.word	0x40014400
 8008e8c:	40014800 	.word	0x40014800

08008e90 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b087      	sub	sp, #28
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	60f8      	str	r0, [r7, #12]
 8008e98:	60b9      	str	r1, [r7, #8]
 8008e9a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	f003 031f 	and.w	r3, r3, #31
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	6a1a      	ldr	r2, [r3, #32]
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	43db      	mvns	r3, r3
 8008eb2:	401a      	ands	r2, r3
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	6a1a      	ldr	r2, [r3, #32]
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	f003 031f 	and.w	r3, r3, #31
 8008ec2:	6879      	ldr	r1, [r7, #4]
 8008ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8008ec8:	431a      	orrs	r2, r3
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	621a      	str	r2, [r3, #32]
}
 8008ece:	bf00      	nop
 8008ed0:	371c      	adds	r7, #28
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed8:	4770      	bx	lr
	...

08008edc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b085      	sub	sp, #20
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	d101      	bne.n	8008ef4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ef0:	2302      	movs	r3, #2
 8008ef2:	e074      	b.n	8008fde <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2201      	movs	r2, #1
 8008ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2202      	movs	r2, #2
 8008f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	689b      	ldr	r3, [r3, #8]
 8008f12:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4a34      	ldr	r2, [pc, #208]	@ (8008fec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d009      	beq.n	8008f32 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	4a33      	ldr	r2, [pc, #204]	@ (8008ff0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d004      	beq.n	8008f32 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	4a31      	ldr	r2, [pc, #196]	@ (8008ff4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d108      	bne.n	8008f44 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008f38:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	68fa      	ldr	r2, [r7, #12]
 8008f40:	4313      	orrs	r3, r2
 8008f42:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	68fa      	ldr	r2, [r7, #12]
 8008f56:	4313      	orrs	r3, r2
 8008f58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	68fa      	ldr	r2, [r7, #12]
 8008f60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a21      	ldr	r2, [pc, #132]	@ (8008fec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d022      	beq.n	8008fb2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f74:	d01d      	beq.n	8008fb2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	4a1f      	ldr	r2, [pc, #124]	@ (8008ff8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008f7c:	4293      	cmp	r3, r2
 8008f7e:	d018      	beq.n	8008fb2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	4a1d      	ldr	r2, [pc, #116]	@ (8008ffc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008f86:	4293      	cmp	r3, r2
 8008f88:	d013      	beq.n	8008fb2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a1c      	ldr	r2, [pc, #112]	@ (8009000 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008f90:	4293      	cmp	r3, r2
 8008f92:	d00e      	beq.n	8008fb2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	4a15      	ldr	r2, [pc, #84]	@ (8008ff0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d009      	beq.n	8008fb2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a18      	ldr	r2, [pc, #96]	@ (8009004 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d004      	beq.n	8008fb2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	4a11      	ldr	r2, [pc, #68]	@ (8008ff4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008fae:	4293      	cmp	r3, r2
 8008fb0:	d10c      	bne.n	8008fcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008fb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	689b      	ldr	r3, [r3, #8]
 8008fbe:	68ba      	ldr	r2, [r7, #8]
 8008fc0:	4313      	orrs	r3, r2
 8008fc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	68ba      	ldr	r2, [r7, #8]
 8008fca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2201      	movs	r2, #1
 8008fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3714      	adds	r7, #20
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe8:	4770      	bx	lr
 8008fea:	bf00      	nop
 8008fec:	40012c00 	.word	0x40012c00
 8008ff0:	40013400 	.word	0x40013400
 8008ff4:	40015000 	.word	0x40015000
 8008ff8:	40000400 	.word	0x40000400
 8008ffc:	40000800 	.word	0x40000800
 8009000:	40000c00 	.word	0x40000c00
 8009004:	40014000 	.word	0x40014000

08009008 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009008:	b480      	push	{r7}
 800900a:	b083      	sub	sp, #12
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009010:	bf00      	nop
 8009012:	370c      	adds	r7, #12
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009024:	bf00      	nop
 8009026:	370c      	adds	r7, #12
 8009028:	46bd      	mov	sp, r7
 800902a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902e:	4770      	bx	lr

08009030 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009030:	b480      	push	{r7}
 8009032:	b083      	sub	sp, #12
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009038:	bf00      	nop
 800903a:	370c      	adds	r7, #12
 800903c:	46bd      	mov	sp, r7
 800903e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009042:	4770      	bx	lr

08009044 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8009044:	b480      	push	{r7}
 8009046:	b083      	sub	sp, #12
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800904c:	bf00      	nop
 800904e:	370c      	adds	r7, #12
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009058:	b480      	push	{r7}
 800905a:	b083      	sub	sp, #12
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009060:	bf00      	nop
 8009062:	370c      	adds	r7, #12
 8009064:	46bd      	mov	sp, r7
 8009066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906a:	4770      	bx	lr

0800906c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8009074:	bf00      	nop
 8009076:	370c      	adds	r7, #12
 8009078:	46bd      	mov	sp, r7
 800907a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907e:	4770      	bx	lr

08009080 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009080:	b480      	push	{r7}
 8009082:	b083      	sub	sp, #12
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009088:	bf00      	nop
 800908a:	370c      	adds	r7, #12
 800908c:	46bd      	mov	sp, r7
 800908e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009092:	4770      	bx	lr

08009094 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b082      	sub	sp, #8
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d101      	bne.n	80090a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80090a2:	2301      	movs	r3, #1
 80090a4:	e042      	b.n	800912c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d106      	bne.n	80090be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f7f9 fe73 	bl	8002da4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2224      	movs	r2, #36	@ 0x24
 80090c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	681a      	ldr	r2, [r3, #0]
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f022 0201 	bic.w	r2, r2, #1
 80090d4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d002      	beq.n	80090e4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f001 f842 	bl	800a168 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f000 fd43 	bl	8009b70 <UART_SetConfig>
 80090ea:	4603      	mov	r3, r0
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d101      	bne.n	80090f4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80090f0:	2301      	movs	r3, #1
 80090f2:	e01b      	b.n	800912c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	685a      	ldr	r2, [r3, #4]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009102:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	689a      	ldr	r2, [r3, #8]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009112:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f042 0201 	orr.w	r2, r2, #1
 8009122:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f001 f8c1 	bl	800a2ac <UART_CheckIdleState>
 800912a:	4603      	mov	r3, r0
}
 800912c:	4618      	mov	r0, r3
 800912e:	3708      	adds	r7, #8
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b082      	sub	sp, #8
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d101      	bne.n	8009146 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8009142:	2301      	movs	r3, #1
 8009144:	e04a      	b.n	80091dc <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800914c:	2b00      	cmp	r3, #0
 800914e:	d106      	bne.n	800915e <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2200      	movs	r2, #0
 8009154:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f7f9 fe23 	bl	8002da4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2224      	movs	r2, #36	@ 0x24
 8009162:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	681a      	ldr	r2, [r3, #0]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f022 0201 	bic.w	r2, r2, #1
 8009174:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800917a:	2b00      	cmp	r3, #0
 800917c:	d002      	beq.n	8009184 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 fff2 	bl	800a168 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f000 fcf3 	bl	8009b70 <UART_SetConfig>
 800918a:	4603      	mov	r3, r0
 800918c:	2b01      	cmp	r3, #1
 800918e:	d101      	bne.n	8009194 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8009190:	2301      	movs	r3, #1
 8009192:	e023      	b.n	80091dc <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	685a      	ldr	r2, [r3, #4]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80091a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	689a      	ldr	r2, [r3, #8]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 80091b2:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	689a      	ldr	r2, [r3, #8]
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f042 0208 	orr.w	r2, r2, #8
 80091c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	681a      	ldr	r2, [r3, #0]
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f042 0201 	orr.w	r2, r2, #1
 80091d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f001 f869 	bl	800a2ac <UART_CheckIdleState>
 80091da:	4603      	mov	r3, r0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3708      	adds	r7, #8
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b08a      	sub	sp, #40	@ 0x28
 80091e8:	af02      	add	r7, sp, #8
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	603b      	str	r3, [r7, #0]
 80091f0:	4613      	mov	r3, r2
 80091f2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091fa:	2b20      	cmp	r3, #32
 80091fc:	d17b      	bne.n	80092f6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d002      	beq.n	800920a <HAL_UART_Transmit+0x26>
 8009204:	88fb      	ldrh	r3, [r7, #6]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d101      	bne.n	800920e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800920a:	2301      	movs	r3, #1
 800920c:	e074      	b.n	80092f8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	2200      	movs	r2, #0
 8009212:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	2221      	movs	r2, #33	@ 0x21
 800921a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800921e:	f7fc f865 	bl	80052ec <HAL_GetTick>
 8009222:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	88fa      	ldrh	r2, [r7, #6]
 8009228:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	88fa      	ldrh	r2, [r7, #6]
 8009230:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800923c:	d108      	bne.n	8009250 <HAL_UART_Transmit+0x6c>
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	691b      	ldr	r3, [r3, #16]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d104      	bne.n	8009250 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009246:	2300      	movs	r3, #0
 8009248:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	61bb      	str	r3, [r7, #24]
 800924e:	e003      	b.n	8009258 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009254:	2300      	movs	r3, #0
 8009256:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009258:	e030      	b.n	80092bc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	9300      	str	r3, [sp, #0]
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	2200      	movs	r2, #0
 8009262:	2180      	movs	r1, #128	@ 0x80
 8009264:	68f8      	ldr	r0, [r7, #12]
 8009266:	f001 f8cb 	bl	800a400 <UART_WaitOnFlagUntilTimeout>
 800926a:	4603      	mov	r3, r0
 800926c:	2b00      	cmp	r3, #0
 800926e:	d005      	beq.n	800927c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2220      	movs	r2, #32
 8009274:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009278:	2303      	movs	r3, #3
 800927a:	e03d      	b.n	80092f8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800927c:	69fb      	ldr	r3, [r7, #28]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d10b      	bne.n	800929a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009282:	69bb      	ldr	r3, [r7, #24]
 8009284:	881b      	ldrh	r3, [r3, #0]
 8009286:	461a      	mov	r2, r3
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009290:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009292:	69bb      	ldr	r3, [r7, #24]
 8009294:	3302      	adds	r3, #2
 8009296:	61bb      	str	r3, [r7, #24]
 8009298:	e007      	b.n	80092aa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800929a:	69fb      	ldr	r3, [r7, #28]
 800929c:	781a      	ldrb	r2, [r3, #0]
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80092a4:	69fb      	ldr	r3, [r7, #28]
 80092a6:	3301      	adds	r3, #1
 80092a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80092b0:	b29b      	uxth	r3, r3
 80092b2:	3b01      	subs	r3, #1
 80092b4:	b29a      	uxth	r2, r3
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d1c8      	bne.n	800925a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	9300      	str	r3, [sp, #0]
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	2200      	movs	r2, #0
 80092d0:	2140      	movs	r1, #64	@ 0x40
 80092d2:	68f8      	ldr	r0, [r7, #12]
 80092d4:	f001 f894 	bl	800a400 <UART_WaitOnFlagUntilTimeout>
 80092d8:	4603      	mov	r3, r0
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d005      	beq.n	80092ea <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2220      	movs	r2, #32
 80092e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80092e6:	2303      	movs	r3, #3
 80092e8:	e006      	b.n	80092f8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	2220      	movs	r2, #32
 80092ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80092f2:	2300      	movs	r3, #0
 80092f4:	e000      	b.n	80092f8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80092f6:	2302      	movs	r3, #2
  }
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	3720      	adds	r7, #32
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd80      	pop	{r7, pc}

08009300 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009300:	b480      	push	{r7}
 8009302:	b091      	sub	sp, #68	@ 0x44
 8009304:	af00      	add	r7, sp, #0
 8009306:	60f8      	str	r0, [r7, #12]
 8009308:	60b9      	str	r1, [r7, #8]
 800930a:	4613      	mov	r3, r2
 800930c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009314:	2b20      	cmp	r3, #32
 8009316:	d178      	bne.n	800940a <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d002      	beq.n	8009324 <HAL_UART_Transmit_IT+0x24>
 800931e:	88fb      	ldrh	r3, [r7, #6]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d101      	bne.n	8009328 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8009324:	2301      	movs	r3, #1
 8009326:	e071      	b.n	800940c <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	68ba      	ldr	r2, [r7, #8]
 800932c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	88fa      	ldrh	r2, [r7, #6]
 8009332:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	88fa      	ldrh	r2, [r7, #6]
 800933a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	2200      	movs	r2, #0
 8009342:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2200      	movs	r2, #0
 8009348:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	2221      	movs	r2, #33	@ 0x21
 8009350:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009358:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800935c:	d12a      	bne.n	80093b4 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009366:	d107      	bne.n	8009378 <HAL_UART_Transmit_IT+0x78>
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	691b      	ldr	r3, [r3, #16]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d103      	bne.n	8009378 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	4a29      	ldr	r2, [pc, #164]	@ (8009418 <HAL_UART_Transmit_IT+0x118>)
 8009374:	679a      	str	r2, [r3, #120]	@ 0x78
 8009376:	e002      	b.n	800937e <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	4a28      	ldr	r2, [pc, #160]	@ (800941c <HAL_UART_Transmit_IT+0x11c>)
 800937c:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	3308      	adds	r3, #8
 8009384:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009388:	e853 3f00 	ldrex	r3, [r3]
 800938c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800938e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009390:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009394:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	3308      	adds	r3, #8
 800939c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800939e:	637a      	str	r2, [r7, #52]	@ 0x34
 80093a0:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093a2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80093a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80093a6:	e841 2300 	strex	r3, r2, [r1]
 80093aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80093ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d1e5      	bne.n	800937e <HAL_UART_Transmit_IT+0x7e>
 80093b2:	e028      	b.n	8009406 <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	689b      	ldr	r3, [r3, #8]
 80093b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093bc:	d107      	bne.n	80093ce <HAL_UART_Transmit_IT+0xce>
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	691b      	ldr	r3, [r3, #16]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d103      	bne.n	80093ce <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	4a15      	ldr	r2, [pc, #84]	@ (8009420 <HAL_UART_Transmit_IT+0x120>)
 80093ca:	679a      	str	r2, [r3, #120]	@ 0x78
 80093cc:	e002      	b.n	80093d4 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	4a14      	ldr	r2, [pc, #80]	@ (8009424 <HAL_UART_Transmit_IT+0x124>)
 80093d2:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	e853 3f00 	ldrex	r3, [r3]
 80093e0:	613b      	str	r3, [r7, #16]
   return(result);
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80093e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	461a      	mov	r2, r3
 80093f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093f2:	623b      	str	r3, [r7, #32]
 80093f4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f6:	69f9      	ldr	r1, [r7, #28]
 80093f8:	6a3a      	ldr	r2, [r7, #32]
 80093fa:	e841 2300 	strex	r3, r2, [r1]
 80093fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8009400:	69bb      	ldr	r3, [r7, #24]
 8009402:	2b00      	cmp	r3, #0
 8009404:	d1e6      	bne.n	80093d4 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 8009406:	2300      	movs	r3, #0
 8009408:	e000      	b.n	800940c <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800940a:	2302      	movs	r3, #2
  }
}
 800940c:	4618      	mov	r0, r3
 800940e:	3744      	adds	r7, #68	@ 0x44
 8009410:	46bd      	mov	sp, r7
 8009412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009416:	4770      	bx	lr
 8009418:	0800aa6b 	.word	0x0800aa6b
 800941c:	0800a98b 	.word	0x0800a98b
 8009420:	0800a8c9 	.word	0x0800a8c9
 8009424:	0800a811 	.word	0x0800a811

08009428 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b08a      	sub	sp, #40	@ 0x28
 800942c:	af00      	add	r7, sp, #0
 800942e:	60f8      	str	r0, [r7, #12]
 8009430:	60b9      	str	r1, [r7, #8]
 8009432:	4613      	mov	r3, r2
 8009434:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800943c:	2b20      	cmp	r3, #32
 800943e:	d137      	bne.n	80094b0 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d002      	beq.n	800944c <HAL_UART_Receive_IT+0x24>
 8009446:	88fb      	ldrh	r3, [r7, #6]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d101      	bne.n	8009450 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800944c:	2301      	movs	r3, #1
 800944e:	e030      	b.n	80094b2 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2200      	movs	r2, #0
 8009454:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4a18      	ldr	r2, [pc, #96]	@ (80094bc <HAL_UART_Receive_IT+0x94>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d01f      	beq.n	80094a0 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	685b      	ldr	r3, [r3, #4]
 8009466:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800946a:	2b00      	cmp	r3, #0
 800946c:	d018      	beq.n	80094a0 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	e853 3f00 	ldrex	r3, [r3]
 800947a:	613b      	str	r3, [r7, #16]
   return(result);
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009482:	627b      	str	r3, [r7, #36]	@ 0x24
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	461a      	mov	r2, r3
 800948a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800948c:	623b      	str	r3, [r7, #32]
 800948e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009490:	69f9      	ldr	r1, [r7, #28]
 8009492:	6a3a      	ldr	r2, [r7, #32]
 8009494:	e841 2300 	strex	r3, r2, [r1]
 8009498:	61bb      	str	r3, [r7, #24]
   return(result);
 800949a:	69bb      	ldr	r3, [r7, #24]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d1e6      	bne.n	800946e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80094a0:	88fb      	ldrh	r3, [r7, #6]
 80094a2:	461a      	mov	r2, r3
 80094a4:	68b9      	ldr	r1, [r7, #8]
 80094a6:	68f8      	ldr	r0, [r7, #12]
 80094a8:	f001 f818 	bl	800a4dc <UART_Start_Receive_IT>
 80094ac:	4603      	mov	r3, r0
 80094ae:	e000      	b.n	80094b2 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80094b0:	2302      	movs	r3, #2
  }
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3728      	adds	r7, #40	@ 0x28
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}
 80094ba:	bf00      	nop
 80094bc:	40008000 	.word	0x40008000

080094c0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b0ba      	sub	sp, #232	@ 0xe8
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	69db      	ldr	r3, [r3, #28]
 80094ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	689b      	ldr	r3, [r3, #8]
 80094e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80094e6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80094ea:	f640 030f 	movw	r3, #2063	@ 0x80f
 80094ee:	4013      	ands	r3, r2
 80094f0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80094f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d11b      	bne.n	8009534 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80094fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009500:	f003 0320 	and.w	r3, r3, #32
 8009504:	2b00      	cmp	r3, #0
 8009506:	d015      	beq.n	8009534 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800950c:	f003 0320 	and.w	r3, r3, #32
 8009510:	2b00      	cmp	r3, #0
 8009512:	d105      	bne.n	8009520 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009514:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009518:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800951c:	2b00      	cmp	r3, #0
 800951e:	d009      	beq.n	8009534 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009524:	2b00      	cmp	r3, #0
 8009526:	f000 8300 	beq.w	8009b2a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	4798      	blx	r3
      }
      return;
 8009532:	e2fa      	b.n	8009b2a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009534:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009538:	2b00      	cmp	r3, #0
 800953a:	f000 8123 	beq.w	8009784 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800953e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009542:	4b8d      	ldr	r3, [pc, #564]	@ (8009778 <HAL_UART_IRQHandler+0x2b8>)
 8009544:	4013      	ands	r3, r2
 8009546:	2b00      	cmp	r3, #0
 8009548:	d106      	bne.n	8009558 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800954a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800954e:	4b8b      	ldr	r3, [pc, #556]	@ (800977c <HAL_UART_IRQHandler+0x2bc>)
 8009550:	4013      	ands	r3, r2
 8009552:	2b00      	cmp	r3, #0
 8009554:	f000 8116 	beq.w	8009784 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800955c:	f003 0301 	and.w	r3, r3, #1
 8009560:	2b00      	cmp	r3, #0
 8009562:	d011      	beq.n	8009588 <HAL_UART_IRQHandler+0xc8>
 8009564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800956c:	2b00      	cmp	r3, #0
 800956e:	d00b      	beq.n	8009588 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	2201      	movs	r2, #1
 8009576:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800957e:	f043 0201 	orr.w	r2, r3, #1
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009588:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800958c:	f003 0302 	and.w	r3, r3, #2
 8009590:	2b00      	cmp	r3, #0
 8009592:	d011      	beq.n	80095b8 <HAL_UART_IRQHandler+0xf8>
 8009594:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009598:	f003 0301 	and.w	r3, r3, #1
 800959c:	2b00      	cmp	r3, #0
 800959e:	d00b      	beq.n	80095b8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	2202      	movs	r2, #2
 80095a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095ae:	f043 0204 	orr.w	r2, r3, #4
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095bc:	f003 0304 	and.w	r3, r3, #4
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d011      	beq.n	80095e8 <HAL_UART_IRQHandler+0x128>
 80095c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80095c8:	f003 0301 	and.w	r3, r3, #1
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d00b      	beq.n	80095e8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	2204      	movs	r2, #4
 80095d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095de:	f043 0202 	orr.w	r2, r3, #2
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80095e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095ec:	f003 0308 	and.w	r3, r3, #8
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d017      	beq.n	8009624 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80095f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80095f8:	f003 0320 	and.w	r3, r3, #32
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d105      	bne.n	800960c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009600:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8009604:	4b5c      	ldr	r3, [pc, #368]	@ (8009778 <HAL_UART_IRQHandler+0x2b8>)
 8009606:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009608:	2b00      	cmp	r3, #0
 800960a:	d00b      	beq.n	8009624 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	2208      	movs	r2, #8
 8009612:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800961a:	f043 0208 	orr.w	r2, r3, #8
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009628:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800962c:	2b00      	cmp	r3, #0
 800962e:	d012      	beq.n	8009656 <HAL_UART_IRQHandler+0x196>
 8009630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009634:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009638:	2b00      	cmp	r3, #0
 800963a:	d00c      	beq.n	8009656 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009644:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800964c:	f043 0220 	orr.w	r2, r3, #32
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800965c:	2b00      	cmp	r3, #0
 800965e:	f000 8266 	beq.w	8009b2e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009666:	f003 0320 	and.w	r3, r3, #32
 800966a:	2b00      	cmp	r3, #0
 800966c:	d013      	beq.n	8009696 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800966e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009672:	f003 0320 	and.w	r3, r3, #32
 8009676:	2b00      	cmp	r3, #0
 8009678:	d105      	bne.n	8009686 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800967a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800967e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009682:	2b00      	cmp	r3, #0
 8009684:	d007      	beq.n	8009696 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800968a:	2b00      	cmp	r3, #0
 800968c:	d003      	beq.n	8009696 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800969c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	689b      	ldr	r3, [r3, #8]
 80096a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096aa:	2b40      	cmp	r3, #64	@ 0x40
 80096ac:	d005      	beq.n	80096ba <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80096ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80096b2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d054      	beq.n	8009764 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f001 f830 	bl	800a720 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	689b      	ldr	r3, [r3, #8]
 80096c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096ca:	2b40      	cmp	r3, #64	@ 0x40
 80096cc:	d146      	bne.n	800975c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	3308      	adds	r3, #8
 80096d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80096dc:	e853 3f00 	ldrex	r3, [r3]
 80096e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80096e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80096e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	3308      	adds	r3, #8
 80096f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80096fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80096fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009702:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009706:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800970a:	e841 2300 	strex	r3, r2, [r1]
 800970e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009712:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009716:	2b00      	cmp	r3, #0
 8009718:	d1d9      	bne.n	80096ce <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009720:	2b00      	cmp	r3, #0
 8009722:	d017      	beq.n	8009754 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800972a:	4a15      	ldr	r2, [pc, #84]	@ (8009780 <HAL_UART_IRQHandler+0x2c0>)
 800972c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009734:	4618      	mov	r0, r3
 8009736:	f7fd fba5 	bl	8006e84 <HAL_DMA_Abort_IT>
 800973a:	4603      	mov	r3, r0
 800973c:	2b00      	cmp	r3, #0
 800973e:	d019      	beq.n	8009774 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009748:	687a      	ldr	r2, [r7, #4]
 800974a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800974e:	4610      	mov	r0, r2
 8009750:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009752:	e00f      	b.n	8009774 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f000 f9f5 	bl	8009b44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800975a:	e00b      	b.n	8009774 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f000 f9f1 	bl	8009b44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009762:	e007      	b.n	8009774 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f000 f9ed 	bl	8009b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009772:	e1dc      	b.n	8009b2e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009774:	bf00      	nop
    return;
 8009776:	e1da      	b.n	8009b2e <HAL_UART_IRQHandler+0x66e>
 8009778:	10000001 	.word	0x10000001
 800977c:	04000120 	.word	0x04000120
 8009780:	0800a7ed 	.word	0x0800a7ed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009788:	2b01      	cmp	r3, #1
 800978a:	f040 8170 	bne.w	8009a6e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800978e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009792:	f003 0310 	and.w	r3, r3, #16
 8009796:	2b00      	cmp	r3, #0
 8009798:	f000 8169 	beq.w	8009a6e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800979c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097a0:	f003 0310 	and.w	r3, r3, #16
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	f000 8162 	beq.w	8009a6e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	2210      	movs	r2, #16
 80097b0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	689b      	ldr	r3, [r3, #8]
 80097b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097bc:	2b40      	cmp	r3, #64	@ 0x40
 80097be:	f040 80d8 	bne.w	8009972 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	685b      	ldr	r3, [r3, #4]
 80097cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80097d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	f000 80af 	beq.w	8009938 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80097e0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80097e4:	429a      	cmp	r2, r3
 80097e6:	f080 80a7 	bcs.w	8009938 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80097f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f003 0320 	and.w	r3, r3, #32
 8009802:	2b00      	cmp	r3, #0
 8009804:	f040 8087 	bne.w	8009916 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009810:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009814:	e853 3f00 	ldrex	r3, [r3]
 8009818:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800981c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009824:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	461a      	mov	r2, r3
 800982e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009832:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009836:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800983a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800983e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009842:	e841 2300 	strex	r3, r2, [r1]
 8009846:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800984a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800984e:	2b00      	cmp	r3, #0
 8009850:	d1da      	bne.n	8009808 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	3308      	adds	r3, #8
 8009858:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800985a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800985c:	e853 3f00 	ldrex	r3, [r3]
 8009860:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009862:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009864:	f023 0301 	bic.w	r3, r3, #1
 8009868:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	3308      	adds	r3, #8
 8009872:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009876:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800987a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800987c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800987e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009882:	e841 2300 	strex	r3, r2, [r1]
 8009886:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009888:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800988a:	2b00      	cmp	r3, #0
 800988c:	d1e1      	bne.n	8009852 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	3308      	adds	r3, #8
 8009894:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009896:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009898:	e853 3f00 	ldrex	r3, [r3]
 800989c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800989e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	3308      	adds	r3, #8
 80098ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80098b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80098b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80098b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80098ba:	e841 2300 	strex	r3, r2, [r1]
 80098be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80098c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d1e3      	bne.n	800988e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2220      	movs	r2, #32
 80098ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2200      	movs	r2, #0
 80098d2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098dc:	e853 3f00 	ldrex	r3, [r3]
 80098e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80098e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098e4:	f023 0310 	bic.w	r3, r3, #16
 80098e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	461a      	mov	r2, r3
 80098f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80098f8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80098fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80098fe:	e841 2300 	strex	r3, r2, [r1]
 8009902:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009904:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1e4      	bne.n	80098d4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009910:	4618      	mov	r0, r3
 8009912:	f7fd fa5e 	bl	8006dd2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2202      	movs	r2, #2
 800991a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009928:	b29b      	uxth	r3, r3
 800992a:	1ad3      	subs	r3, r2, r3
 800992c:	b29b      	uxth	r3, r3
 800992e:	4619      	mov	r1, r3
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 f911 	bl	8009b58 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009936:	e0fc      	b.n	8009b32 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800993e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009942:	429a      	cmp	r2, r3
 8009944:	f040 80f5 	bne.w	8009b32 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f003 0320 	and.w	r3, r3, #32
 8009956:	2b20      	cmp	r3, #32
 8009958:	f040 80eb 	bne.w	8009b32 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2202      	movs	r2, #2
 8009960:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009968:	4619      	mov	r1, r3
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f000 f8f4 	bl	8009b58 <HAL_UARTEx_RxEventCallback>
      return;
 8009970:	e0df      	b.n	8009b32 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800997e:	b29b      	uxth	r3, r3
 8009980:	1ad3      	subs	r3, r2, r3
 8009982:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800998c:	b29b      	uxth	r3, r3
 800998e:	2b00      	cmp	r3, #0
 8009990:	f000 80d1 	beq.w	8009b36 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009994:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009998:	2b00      	cmp	r3, #0
 800999a:	f000 80cc 	beq.w	8009b36 <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099a6:	e853 3f00 	ldrex	r3, [r3]
 80099aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	461a      	mov	r2, r3
 80099bc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80099c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80099c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099c8:	e841 2300 	strex	r3, r2, [r1]
 80099cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d1e4      	bne.n	800999e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	3308      	adds	r3, #8
 80099da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099de:	e853 3f00 	ldrex	r3, [r3]
 80099e2:	623b      	str	r3, [r7, #32]
   return(result);
 80099e4:	6a3b      	ldr	r3, [r7, #32]
 80099e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80099ea:	f023 0301 	bic.w	r3, r3, #1
 80099ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	3308      	adds	r3, #8
 80099f8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80099fc:	633a      	str	r2, [r7, #48]	@ 0x30
 80099fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a04:	e841 2300 	strex	r3, r2, [r1]
 8009a08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d1e1      	bne.n	80099d4 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2220      	movs	r2, #32
 8009a14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	2200      	movs	r2, #0
 8009a22:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	e853 3f00 	ldrex	r3, [r3]
 8009a30:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f023 0310 	bic.w	r3, r3, #16
 8009a38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	461a      	mov	r2, r3
 8009a42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009a46:	61fb      	str	r3, [r7, #28]
 8009a48:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4a:	69b9      	ldr	r1, [r7, #24]
 8009a4c:	69fa      	ldr	r2, [r7, #28]
 8009a4e:	e841 2300 	strex	r3, r2, [r1]
 8009a52:	617b      	str	r3, [r7, #20]
   return(result);
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d1e4      	bne.n	8009a24 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	2202      	movs	r2, #2
 8009a5e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009a60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009a64:	4619      	mov	r1, r3
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f000 f876 	bl	8009b58 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009a6c:	e063      	b.n	8009b36 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d00e      	beq.n	8009a98 <HAL_UART_IRQHandler+0x5d8>
 8009a7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d008      	beq.n	8009a98 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009a8e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f001 fdab 	bl	800b5ec <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a96:	e051      	b.n	8009b3c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009a98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d014      	beq.n	8009ace <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009aa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d105      	bne.n	8009abc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009ab0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ab4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d008      	beq.n	8009ace <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d03a      	beq.n	8009b3a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ac8:	6878      	ldr	r0, [r7, #4]
 8009aca:	4798      	blx	r3
    }
    return;
 8009acc:	e035      	b.n	8009b3a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d009      	beq.n	8009aee <HAL_UART_IRQHandler+0x62e>
 8009ada:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d003      	beq.n	8009aee <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f001 f834 	bl	800ab54 <UART_EndTransmit_IT>
    return;
 8009aec:	e026      	b.n	8009b3c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009af2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d009      	beq.n	8009b0e <HAL_UART_IRQHandler+0x64e>
 8009afa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009afe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d003      	beq.n	8009b0e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f001 fd84 	bl	800b614 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009b0c:	e016      	b.n	8009b3c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d010      	beq.n	8009b3c <HAL_UART_IRQHandler+0x67c>
 8009b1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	da0c      	bge.n	8009b3c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009b22:	6878      	ldr	r0, [r7, #4]
 8009b24:	f001 fd6c 	bl	800b600 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009b28:	e008      	b.n	8009b3c <HAL_UART_IRQHandler+0x67c>
      return;
 8009b2a:	bf00      	nop
 8009b2c:	e006      	b.n	8009b3c <HAL_UART_IRQHandler+0x67c>
    return;
 8009b2e:	bf00      	nop
 8009b30:	e004      	b.n	8009b3c <HAL_UART_IRQHandler+0x67c>
      return;
 8009b32:	bf00      	nop
 8009b34:	e002      	b.n	8009b3c <HAL_UART_IRQHandler+0x67c>
      return;
 8009b36:	bf00      	nop
 8009b38:	e000      	b.n	8009b3c <HAL_UART_IRQHandler+0x67c>
    return;
 8009b3a:	bf00      	nop
  }
}
 8009b3c:	37e8      	adds	r7, #232	@ 0xe8
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}
 8009b42:	bf00      	nop

08009b44 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b44:	b480      	push	{r7}
 8009b46:	b083      	sub	sp, #12
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009b4c:	bf00      	nop
 8009b4e:	370c      	adds	r7, #12
 8009b50:	46bd      	mov	sp, r7
 8009b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b56:	4770      	bx	lr

08009b58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009b58:	b480      	push	{r7}
 8009b5a:	b083      	sub	sp, #12
 8009b5c:	af00      	add	r7, sp, #0
 8009b5e:	6078      	str	r0, [r7, #4]
 8009b60:	460b      	mov	r3, r1
 8009b62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009b64:	bf00      	nop
 8009b66:	370c      	adds	r7, #12
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6e:	4770      	bx	lr

08009b70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b74:	b08c      	sub	sp, #48	@ 0x30
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	689a      	ldr	r2, [r3, #8]
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	691b      	ldr	r3, [r3, #16]
 8009b88:	431a      	orrs	r2, r3
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	695b      	ldr	r3, [r3, #20]
 8009b8e:	431a      	orrs	r2, r3
 8009b90:	697b      	ldr	r3, [r7, #20]
 8009b92:	69db      	ldr	r3, [r3, #28]
 8009b94:	4313      	orrs	r3, r2
 8009b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	4baa      	ldr	r3, [pc, #680]	@ (8009e48 <UART_SetConfig+0x2d8>)
 8009ba0:	4013      	ands	r3, r2
 8009ba2:	697a      	ldr	r2, [r7, #20]
 8009ba4:	6812      	ldr	r2, [r2, #0]
 8009ba6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ba8:	430b      	orrs	r3, r1
 8009baa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	685b      	ldr	r3, [r3, #4]
 8009bb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	68da      	ldr	r2, [r3, #12]
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	430a      	orrs	r2, r1
 8009bc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	699b      	ldr	r3, [r3, #24]
 8009bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	4a9f      	ldr	r2, [pc, #636]	@ (8009e4c <UART_SetConfig+0x2dc>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d004      	beq.n	8009bdc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	6a1b      	ldr	r3, [r3, #32]
 8009bd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009be6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009bea:	697a      	ldr	r2, [r7, #20]
 8009bec:	6812      	ldr	r2, [r2, #0]
 8009bee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009bf0:	430b      	orrs	r3, r1
 8009bf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bfa:	f023 010f 	bic.w	r1, r3, #15
 8009bfe:	697b      	ldr	r3, [r7, #20]
 8009c00:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	430a      	orrs	r2, r1
 8009c08:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c0a:	697b      	ldr	r3, [r7, #20]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4a90      	ldr	r2, [pc, #576]	@ (8009e50 <UART_SetConfig+0x2e0>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d125      	bne.n	8009c60 <UART_SetConfig+0xf0>
 8009c14:	4b8f      	ldr	r3, [pc, #572]	@ (8009e54 <UART_SetConfig+0x2e4>)
 8009c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c1a:	f003 0303 	and.w	r3, r3, #3
 8009c1e:	2b03      	cmp	r3, #3
 8009c20:	d81a      	bhi.n	8009c58 <UART_SetConfig+0xe8>
 8009c22:	a201      	add	r2, pc, #4	@ (adr r2, 8009c28 <UART_SetConfig+0xb8>)
 8009c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c28:	08009c39 	.word	0x08009c39
 8009c2c:	08009c49 	.word	0x08009c49
 8009c30:	08009c41 	.word	0x08009c41
 8009c34:	08009c51 	.word	0x08009c51
 8009c38:	2301      	movs	r3, #1
 8009c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c3e:	e116      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009c40:	2302      	movs	r3, #2
 8009c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c46:	e112      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009c48:	2304      	movs	r3, #4
 8009c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c4e:	e10e      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009c50:	2308      	movs	r3, #8
 8009c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c56:	e10a      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009c58:	2310      	movs	r3, #16
 8009c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c5e:	e106      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009c60:	697b      	ldr	r3, [r7, #20]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4a7c      	ldr	r2, [pc, #496]	@ (8009e58 <UART_SetConfig+0x2e8>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d138      	bne.n	8009cdc <UART_SetConfig+0x16c>
 8009c6a:	4b7a      	ldr	r3, [pc, #488]	@ (8009e54 <UART_SetConfig+0x2e4>)
 8009c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c70:	f003 030c 	and.w	r3, r3, #12
 8009c74:	2b0c      	cmp	r3, #12
 8009c76:	d82d      	bhi.n	8009cd4 <UART_SetConfig+0x164>
 8009c78:	a201      	add	r2, pc, #4	@ (adr r2, 8009c80 <UART_SetConfig+0x110>)
 8009c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c7e:	bf00      	nop
 8009c80:	08009cb5 	.word	0x08009cb5
 8009c84:	08009cd5 	.word	0x08009cd5
 8009c88:	08009cd5 	.word	0x08009cd5
 8009c8c:	08009cd5 	.word	0x08009cd5
 8009c90:	08009cc5 	.word	0x08009cc5
 8009c94:	08009cd5 	.word	0x08009cd5
 8009c98:	08009cd5 	.word	0x08009cd5
 8009c9c:	08009cd5 	.word	0x08009cd5
 8009ca0:	08009cbd 	.word	0x08009cbd
 8009ca4:	08009cd5 	.word	0x08009cd5
 8009ca8:	08009cd5 	.word	0x08009cd5
 8009cac:	08009cd5 	.word	0x08009cd5
 8009cb0:	08009ccd 	.word	0x08009ccd
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cba:	e0d8      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009cbc:	2302      	movs	r3, #2
 8009cbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cc2:	e0d4      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009cc4:	2304      	movs	r3, #4
 8009cc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cca:	e0d0      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009ccc:	2308      	movs	r3, #8
 8009cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cd2:	e0cc      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009cd4:	2310      	movs	r3, #16
 8009cd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cda:	e0c8      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009cdc:	697b      	ldr	r3, [r7, #20]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a5e      	ldr	r2, [pc, #376]	@ (8009e5c <UART_SetConfig+0x2ec>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d125      	bne.n	8009d32 <UART_SetConfig+0x1c2>
 8009ce6:	4b5b      	ldr	r3, [pc, #364]	@ (8009e54 <UART_SetConfig+0x2e4>)
 8009ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cec:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009cf0:	2b30      	cmp	r3, #48	@ 0x30
 8009cf2:	d016      	beq.n	8009d22 <UART_SetConfig+0x1b2>
 8009cf4:	2b30      	cmp	r3, #48	@ 0x30
 8009cf6:	d818      	bhi.n	8009d2a <UART_SetConfig+0x1ba>
 8009cf8:	2b20      	cmp	r3, #32
 8009cfa:	d00a      	beq.n	8009d12 <UART_SetConfig+0x1a2>
 8009cfc:	2b20      	cmp	r3, #32
 8009cfe:	d814      	bhi.n	8009d2a <UART_SetConfig+0x1ba>
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d002      	beq.n	8009d0a <UART_SetConfig+0x19a>
 8009d04:	2b10      	cmp	r3, #16
 8009d06:	d008      	beq.n	8009d1a <UART_SetConfig+0x1aa>
 8009d08:	e00f      	b.n	8009d2a <UART_SetConfig+0x1ba>
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d10:	e0ad      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009d12:	2302      	movs	r3, #2
 8009d14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d18:	e0a9      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009d1a:	2304      	movs	r3, #4
 8009d1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d20:	e0a5      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009d22:	2308      	movs	r3, #8
 8009d24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d28:	e0a1      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009d2a:	2310      	movs	r3, #16
 8009d2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d30:	e09d      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4a4a      	ldr	r2, [pc, #296]	@ (8009e60 <UART_SetConfig+0x2f0>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d125      	bne.n	8009d88 <UART_SetConfig+0x218>
 8009d3c:	4b45      	ldr	r3, [pc, #276]	@ (8009e54 <UART_SetConfig+0x2e4>)
 8009d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d42:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009d46:	2bc0      	cmp	r3, #192	@ 0xc0
 8009d48:	d016      	beq.n	8009d78 <UART_SetConfig+0x208>
 8009d4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009d4c:	d818      	bhi.n	8009d80 <UART_SetConfig+0x210>
 8009d4e:	2b80      	cmp	r3, #128	@ 0x80
 8009d50:	d00a      	beq.n	8009d68 <UART_SetConfig+0x1f8>
 8009d52:	2b80      	cmp	r3, #128	@ 0x80
 8009d54:	d814      	bhi.n	8009d80 <UART_SetConfig+0x210>
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d002      	beq.n	8009d60 <UART_SetConfig+0x1f0>
 8009d5a:	2b40      	cmp	r3, #64	@ 0x40
 8009d5c:	d008      	beq.n	8009d70 <UART_SetConfig+0x200>
 8009d5e:	e00f      	b.n	8009d80 <UART_SetConfig+0x210>
 8009d60:	2300      	movs	r3, #0
 8009d62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d66:	e082      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009d68:	2302      	movs	r3, #2
 8009d6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d6e:	e07e      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009d70:	2304      	movs	r3, #4
 8009d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d76:	e07a      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009d78:	2308      	movs	r3, #8
 8009d7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d7e:	e076      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009d80:	2310      	movs	r3, #16
 8009d82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009d86:	e072      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009d88:	697b      	ldr	r3, [r7, #20]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a35      	ldr	r2, [pc, #212]	@ (8009e64 <UART_SetConfig+0x2f4>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d12a      	bne.n	8009de8 <UART_SetConfig+0x278>
 8009d92:	4b30      	ldr	r3, [pc, #192]	@ (8009e54 <UART_SetConfig+0x2e4>)
 8009d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009da0:	d01a      	beq.n	8009dd8 <UART_SetConfig+0x268>
 8009da2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009da6:	d81b      	bhi.n	8009de0 <UART_SetConfig+0x270>
 8009da8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009dac:	d00c      	beq.n	8009dc8 <UART_SetConfig+0x258>
 8009dae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009db2:	d815      	bhi.n	8009de0 <UART_SetConfig+0x270>
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d003      	beq.n	8009dc0 <UART_SetConfig+0x250>
 8009db8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009dbc:	d008      	beq.n	8009dd0 <UART_SetConfig+0x260>
 8009dbe:	e00f      	b.n	8009de0 <UART_SetConfig+0x270>
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dc6:	e052      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009dc8:	2302      	movs	r3, #2
 8009dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dce:	e04e      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009dd0:	2304      	movs	r3, #4
 8009dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dd6:	e04a      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009dd8:	2308      	movs	r3, #8
 8009dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009dde:	e046      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009de0:	2310      	movs	r3, #16
 8009de2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009de6:	e042      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4a17      	ldr	r2, [pc, #92]	@ (8009e4c <UART_SetConfig+0x2dc>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d13a      	bne.n	8009e68 <UART_SetConfig+0x2f8>
 8009df2:	4b18      	ldr	r3, [pc, #96]	@ (8009e54 <UART_SetConfig+0x2e4>)
 8009df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009df8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009dfc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009e00:	d01a      	beq.n	8009e38 <UART_SetConfig+0x2c8>
 8009e02:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009e06:	d81b      	bhi.n	8009e40 <UART_SetConfig+0x2d0>
 8009e08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e0c:	d00c      	beq.n	8009e28 <UART_SetConfig+0x2b8>
 8009e0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e12:	d815      	bhi.n	8009e40 <UART_SetConfig+0x2d0>
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d003      	beq.n	8009e20 <UART_SetConfig+0x2b0>
 8009e18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e1c:	d008      	beq.n	8009e30 <UART_SetConfig+0x2c0>
 8009e1e:	e00f      	b.n	8009e40 <UART_SetConfig+0x2d0>
 8009e20:	2300      	movs	r3, #0
 8009e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e26:	e022      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009e28:	2302      	movs	r3, #2
 8009e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e2e:	e01e      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009e30:	2304      	movs	r3, #4
 8009e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e36:	e01a      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009e38:	2308      	movs	r3, #8
 8009e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e3e:	e016      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009e40:	2310      	movs	r3, #16
 8009e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009e46:	e012      	b.n	8009e6e <UART_SetConfig+0x2fe>
 8009e48:	cfff69f3 	.word	0xcfff69f3
 8009e4c:	40008000 	.word	0x40008000
 8009e50:	40013800 	.word	0x40013800
 8009e54:	40021000 	.word	0x40021000
 8009e58:	40004400 	.word	0x40004400
 8009e5c:	40004800 	.word	0x40004800
 8009e60:	40004c00 	.word	0x40004c00
 8009e64:	40005000 	.word	0x40005000
 8009e68:	2310      	movs	r3, #16
 8009e6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4aae      	ldr	r2, [pc, #696]	@ (800a12c <UART_SetConfig+0x5bc>)
 8009e74:	4293      	cmp	r3, r2
 8009e76:	f040 8097 	bne.w	8009fa8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009e7a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009e7e:	2b08      	cmp	r3, #8
 8009e80:	d823      	bhi.n	8009eca <UART_SetConfig+0x35a>
 8009e82:	a201      	add	r2, pc, #4	@ (adr r2, 8009e88 <UART_SetConfig+0x318>)
 8009e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e88:	08009ead 	.word	0x08009ead
 8009e8c:	08009ecb 	.word	0x08009ecb
 8009e90:	08009eb5 	.word	0x08009eb5
 8009e94:	08009ecb 	.word	0x08009ecb
 8009e98:	08009ebb 	.word	0x08009ebb
 8009e9c:	08009ecb 	.word	0x08009ecb
 8009ea0:	08009ecb 	.word	0x08009ecb
 8009ea4:	08009ecb 	.word	0x08009ecb
 8009ea8:	08009ec3 	.word	0x08009ec3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009eac:	f7fe f8c4 	bl	8008038 <HAL_RCC_GetPCLK1Freq>
 8009eb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009eb2:	e010      	b.n	8009ed6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009eb4:	4b9e      	ldr	r3, [pc, #632]	@ (800a130 <UART_SetConfig+0x5c0>)
 8009eb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009eb8:	e00d      	b.n	8009ed6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009eba:	f7fe f84f 	bl	8007f5c <HAL_RCC_GetSysClockFreq>
 8009ebe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ec0:	e009      	b.n	8009ed6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ec2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ec6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009ec8:	e005      	b.n	8009ed6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009ece:	2301      	movs	r3, #1
 8009ed0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009ed4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	f000 8130 	beq.w	800a13e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ee2:	4a94      	ldr	r2, [pc, #592]	@ (800a134 <UART_SetConfig+0x5c4>)
 8009ee4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ee8:	461a      	mov	r2, r3
 8009eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eec:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ef0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	4613      	mov	r3, r2
 8009ef8:	005b      	lsls	r3, r3, #1
 8009efa:	4413      	add	r3, r2
 8009efc:	69ba      	ldr	r2, [r7, #24]
 8009efe:	429a      	cmp	r2, r3
 8009f00:	d305      	bcc.n	8009f0e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009f08:	69ba      	ldr	r2, [r7, #24]
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	d903      	bls.n	8009f16 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009f14:	e113      	b.n	800a13e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f18:	2200      	movs	r2, #0
 8009f1a:	60bb      	str	r3, [r7, #8]
 8009f1c:	60fa      	str	r2, [r7, #12]
 8009f1e:	697b      	ldr	r3, [r7, #20]
 8009f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f22:	4a84      	ldr	r2, [pc, #528]	@ (800a134 <UART_SetConfig+0x5c4>)
 8009f24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f28:	b29b      	uxth	r3, r3
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	603b      	str	r3, [r7, #0]
 8009f2e:	607a      	str	r2, [r7, #4]
 8009f30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f34:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009f38:	f7f6 fece 	bl	8000cd8 <__aeabi_uldivmod>
 8009f3c:	4602      	mov	r2, r0
 8009f3e:	460b      	mov	r3, r1
 8009f40:	4610      	mov	r0, r2
 8009f42:	4619      	mov	r1, r3
 8009f44:	f04f 0200 	mov.w	r2, #0
 8009f48:	f04f 0300 	mov.w	r3, #0
 8009f4c:	020b      	lsls	r3, r1, #8
 8009f4e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009f52:	0202      	lsls	r2, r0, #8
 8009f54:	6979      	ldr	r1, [r7, #20]
 8009f56:	6849      	ldr	r1, [r1, #4]
 8009f58:	0849      	lsrs	r1, r1, #1
 8009f5a:	2000      	movs	r0, #0
 8009f5c:	460c      	mov	r4, r1
 8009f5e:	4605      	mov	r5, r0
 8009f60:	eb12 0804 	adds.w	r8, r2, r4
 8009f64:	eb43 0905 	adc.w	r9, r3, r5
 8009f68:	697b      	ldr	r3, [r7, #20]
 8009f6a:	685b      	ldr	r3, [r3, #4]
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	469a      	mov	sl, r3
 8009f70:	4693      	mov	fp, r2
 8009f72:	4652      	mov	r2, sl
 8009f74:	465b      	mov	r3, fp
 8009f76:	4640      	mov	r0, r8
 8009f78:	4649      	mov	r1, r9
 8009f7a:	f7f6 fead 	bl	8000cd8 <__aeabi_uldivmod>
 8009f7e:	4602      	mov	r2, r0
 8009f80:	460b      	mov	r3, r1
 8009f82:	4613      	mov	r3, r2
 8009f84:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009f86:	6a3b      	ldr	r3, [r7, #32]
 8009f88:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009f8c:	d308      	bcc.n	8009fa0 <UART_SetConfig+0x430>
 8009f8e:	6a3b      	ldr	r3, [r7, #32]
 8009f90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009f94:	d204      	bcs.n	8009fa0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	6a3a      	ldr	r2, [r7, #32]
 8009f9c:	60da      	str	r2, [r3, #12]
 8009f9e:	e0ce      	b.n	800a13e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009fa6:	e0ca      	b.n	800a13e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009fa8:	697b      	ldr	r3, [r7, #20]
 8009faa:	69db      	ldr	r3, [r3, #28]
 8009fac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009fb0:	d166      	bne.n	800a080 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009fb2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009fb6:	2b08      	cmp	r3, #8
 8009fb8:	d827      	bhi.n	800a00a <UART_SetConfig+0x49a>
 8009fba:	a201      	add	r2, pc, #4	@ (adr r2, 8009fc0 <UART_SetConfig+0x450>)
 8009fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fc0:	08009fe5 	.word	0x08009fe5
 8009fc4:	08009fed 	.word	0x08009fed
 8009fc8:	08009ff5 	.word	0x08009ff5
 8009fcc:	0800a00b 	.word	0x0800a00b
 8009fd0:	08009ffb 	.word	0x08009ffb
 8009fd4:	0800a00b 	.word	0x0800a00b
 8009fd8:	0800a00b 	.word	0x0800a00b
 8009fdc:	0800a00b 	.word	0x0800a00b
 8009fe0:	0800a003 	.word	0x0800a003
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fe4:	f7fe f828 	bl	8008038 <HAL_RCC_GetPCLK1Freq>
 8009fe8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009fea:	e014      	b.n	800a016 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fec:	f7fe f83a 	bl	8008064 <HAL_RCC_GetPCLK2Freq>
 8009ff0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009ff2:	e010      	b.n	800a016 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009ff4:	4b4e      	ldr	r3, [pc, #312]	@ (800a130 <UART_SetConfig+0x5c0>)
 8009ff6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009ff8:	e00d      	b.n	800a016 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009ffa:	f7fd ffaf 	bl	8007f5c <HAL_RCC_GetSysClockFreq>
 8009ffe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a000:	e009      	b.n	800a016 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a006:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a008:	e005      	b.n	800a016 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a00a:	2300      	movs	r3, #0
 800a00c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a00e:	2301      	movs	r3, #1
 800a010:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a014:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a018:	2b00      	cmp	r3, #0
 800a01a:	f000 8090 	beq.w	800a13e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a01e:	697b      	ldr	r3, [r7, #20]
 800a020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a022:	4a44      	ldr	r2, [pc, #272]	@ (800a134 <UART_SetConfig+0x5c4>)
 800a024:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a028:	461a      	mov	r2, r3
 800a02a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a02c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a030:	005a      	lsls	r2, r3, #1
 800a032:	697b      	ldr	r3, [r7, #20]
 800a034:	685b      	ldr	r3, [r3, #4]
 800a036:	085b      	lsrs	r3, r3, #1
 800a038:	441a      	add	r2, r3
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a042:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a044:	6a3b      	ldr	r3, [r7, #32]
 800a046:	2b0f      	cmp	r3, #15
 800a048:	d916      	bls.n	800a078 <UART_SetConfig+0x508>
 800a04a:	6a3b      	ldr	r3, [r7, #32]
 800a04c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a050:	d212      	bcs.n	800a078 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a052:	6a3b      	ldr	r3, [r7, #32]
 800a054:	b29b      	uxth	r3, r3
 800a056:	f023 030f 	bic.w	r3, r3, #15
 800a05a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a05c:	6a3b      	ldr	r3, [r7, #32]
 800a05e:	085b      	lsrs	r3, r3, #1
 800a060:	b29b      	uxth	r3, r3
 800a062:	f003 0307 	and.w	r3, r3, #7
 800a066:	b29a      	uxth	r2, r3
 800a068:	8bfb      	ldrh	r3, [r7, #30]
 800a06a:	4313      	orrs	r3, r2
 800a06c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a06e:	697b      	ldr	r3, [r7, #20]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	8bfa      	ldrh	r2, [r7, #30]
 800a074:	60da      	str	r2, [r3, #12]
 800a076:	e062      	b.n	800a13e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a078:	2301      	movs	r3, #1
 800a07a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a07e:	e05e      	b.n	800a13e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a080:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a084:	2b08      	cmp	r3, #8
 800a086:	d828      	bhi.n	800a0da <UART_SetConfig+0x56a>
 800a088:	a201      	add	r2, pc, #4	@ (adr r2, 800a090 <UART_SetConfig+0x520>)
 800a08a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a08e:	bf00      	nop
 800a090:	0800a0b5 	.word	0x0800a0b5
 800a094:	0800a0bd 	.word	0x0800a0bd
 800a098:	0800a0c5 	.word	0x0800a0c5
 800a09c:	0800a0db 	.word	0x0800a0db
 800a0a0:	0800a0cb 	.word	0x0800a0cb
 800a0a4:	0800a0db 	.word	0x0800a0db
 800a0a8:	0800a0db 	.word	0x0800a0db
 800a0ac:	0800a0db 	.word	0x0800a0db
 800a0b0:	0800a0d3 	.word	0x0800a0d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a0b4:	f7fd ffc0 	bl	8008038 <HAL_RCC_GetPCLK1Freq>
 800a0b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a0ba:	e014      	b.n	800a0e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a0bc:	f7fd ffd2 	bl	8008064 <HAL_RCC_GetPCLK2Freq>
 800a0c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a0c2:	e010      	b.n	800a0e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a0c4:	4b1a      	ldr	r3, [pc, #104]	@ (800a130 <UART_SetConfig+0x5c0>)
 800a0c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a0c8:	e00d      	b.n	800a0e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a0ca:	f7fd ff47 	bl	8007f5c <HAL_RCC_GetSysClockFreq>
 800a0ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a0d0:	e009      	b.n	800a0e6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a0d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a0d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a0d8:	e005      	b.n	800a0e6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a0da:	2300      	movs	r3, #0
 800a0dc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a0de:	2301      	movs	r3, #1
 800a0e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a0e4:	bf00      	nop
    }

    if (pclk != 0U)
 800a0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d028      	beq.n	800a13e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0f0:	4a10      	ldr	r2, [pc, #64]	@ (800a134 <UART_SetConfig+0x5c4>)
 800a0f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0fa:	fbb3 f2f2 	udiv	r2, r3, r2
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	085b      	lsrs	r3, r3, #1
 800a104:	441a      	add	r2, r3
 800a106:	697b      	ldr	r3, [r7, #20]
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a10e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a110:	6a3b      	ldr	r3, [r7, #32]
 800a112:	2b0f      	cmp	r3, #15
 800a114:	d910      	bls.n	800a138 <UART_SetConfig+0x5c8>
 800a116:	6a3b      	ldr	r3, [r7, #32]
 800a118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a11c:	d20c      	bcs.n	800a138 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a11e:	6a3b      	ldr	r3, [r7, #32]
 800a120:	b29a      	uxth	r2, r3
 800a122:	697b      	ldr	r3, [r7, #20]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	60da      	str	r2, [r3, #12]
 800a128:	e009      	b.n	800a13e <UART_SetConfig+0x5ce>
 800a12a:	bf00      	nop
 800a12c:	40008000 	.word	0x40008000
 800a130:	00f42400 	.word	0x00f42400
 800a134:	0801683c 	.word	0x0801683c
      }
      else
      {
        ret = HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a13e:	697b      	ldr	r3, [r7, #20]
 800a140:	2201      	movs	r2, #1
 800a142:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	2201      	movs	r2, #1
 800a14a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a14e:	697b      	ldr	r3, [r7, #20]
 800a150:	2200      	movs	r2, #0
 800a152:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a154:	697b      	ldr	r3, [r7, #20]
 800a156:	2200      	movs	r2, #0
 800a158:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a15a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a15e:	4618      	mov	r0, r3
 800a160:	3730      	adds	r7, #48	@ 0x30
 800a162:	46bd      	mov	sp, r7
 800a164:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a168 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a168:	b480      	push	{r7}
 800a16a:	b083      	sub	sp, #12
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a174:	f003 0308 	and.w	r3, r3, #8
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d00a      	beq.n	800a192 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	685b      	ldr	r3, [r3, #4]
 800a182:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	430a      	orrs	r2, r1
 800a190:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a196:	f003 0301 	and.w	r3, r3, #1
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d00a      	beq.n	800a1b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	430a      	orrs	r2, r1
 800a1b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1b8:	f003 0302 	and.w	r3, r3, #2
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d00a      	beq.n	800a1d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	430a      	orrs	r2, r1
 800a1d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1da:	f003 0304 	and.w	r3, r3, #4
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d00a      	beq.n	800a1f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	430a      	orrs	r2, r1
 800a1f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1fc:	f003 0310 	and.w	r3, r3, #16
 800a200:	2b00      	cmp	r3, #0
 800a202:	d00a      	beq.n	800a21a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	689b      	ldr	r3, [r3, #8]
 800a20a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	430a      	orrs	r2, r1
 800a218:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a21e:	f003 0320 	and.w	r3, r3, #32
 800a222:	2b00      	cmp	r3, #0
 800a224:	d00a      	beq.n	800a23c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	689b      	ldr	r3, [r3, #8]
 800a22c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	430a      	orrs	r2, r1
 800a23a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a244:	2b00      	cmp	r3, #0
 800a246:	d01a      	beq.n	800a27e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	430a      	orrs	r2, r1
 800a25c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a262:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a266:	d10a      	bne.n	800a27e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	430a      	orrs	r2, r1
 800a27c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a282:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a286:	2b00      	cmp	r3, #0
 800a288:	d00a      	beq.n	800a2a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	685b      	ldr	r3, [r3, #4]
 800a290:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	430a      	orrs	r2, r1
 800a29e:	605a      	str	r2, [r3, #4]
  }
}
 800a2a0:	bf00      	nop
 800a2a2:	370c      	adds	r7, #12
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2aa:	4770      	bx	lr

0800a2ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b098      	sub	sp, #96	@ 0x60
 800a2b0:	af02      	add	r7, sp, #8
 800a2b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a2bc:	f7fb f816 	bl	80052ec <HAL_GetTick>
 800a2c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f003 0308 	and.w	r3, r3, #8
 800a2cc:	2b08      	cmp	r3, #8
 800a2ce:	d12f      	bne.n	800a330 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a2d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a2d4:	9300      	str	r3, [sp, #0]
 800a2d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a2d8:	2200      	movs	r2, #0
 800a2da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f000 f88e 	bl	800a400 <UART_WaitOnFlagUntilTimeout>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d022      	beq.n	800a330 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2f2:	e853 3f00 	ldrex	r3, [r3]
 800a2f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a2f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a2fe:	653b      	str	r3, [r7, #80]	@ 0x50
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	461a      	mov	r2, r3
 800a306:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a308:	647b      	str	r3, [r7, #68]	@ 0x44
 800a30a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a30c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a30e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a310:	e841 2300 	strex	r3, r2, [r1]
 800a314:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d1e6      	bne.n	800a2ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2220      	movs	r2, #32
 800a320:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a32c:	2303      	movs	r3, #3
 800a32e:	e063      	b.n	800a3f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f003 0304 	and.w	r3, r3, #4
 800a33a:	2b04      	cmp	r3, #4
 800a33c:	d149      	bne.n	800a3d2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a33e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a342:	9300      	str	r3, [sp, #0]
 800a344:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a346:	2200      	movs	r2, #0
 800a348:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f000 f857 	bl	800a400 <UART_WaitOnFlagUntilTimeout>
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d03c      	beq.n	800a3d2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a35e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a360:	e853 3f00 	ldrex	r3, [r3]
 800a364:	623b      	str	r3, [r7, #32]
   return(result);
 800a366:	6a3b      	ldr	r3, [r7, #32]
 800a368:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a36c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	461a      	mov	r2, r3
 800a374:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a376:	633b      	str	r3, [r7, #48]	@ 0x30
 800a378:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a37a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a37c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a37e:	e841 2300 	strex	r3, r2, [r1]
 800a382:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a386:	2b00      	cmp	r3, #0
 800a388:	d1e6      	bne.n	800a358 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	3308      	adds	r3, #8
 800a390:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a392:	693b      	ldr	r3, [r7, #16]
 800a394:	e853 3f00 	ldrex	r3, [r3]
 800a398:	60fb      	str	r3, [r7, #12]
   return(result);
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	f023 0301 	bic.w	r3, r3, #1
 800a3a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	3308      	adds	r3, #8
 800a3a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a3aa:	61fa      	str	r2, [r7, #28]
 800a3ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ae:	69b9      	ldr	r1, [r7, #24]
 800a3b0:	69fa      	ldr	r2, [r7, #28]
 800a3b2:	e841 2300 	strex	r3, r2, [r1]
 800a3b6:	617b      	str	r3, [r7, #20]
   return(result);
 800a3b8:	697b      	ldr	r3, [r7, #20]
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d1e5      	bne.n	800a38a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2220      	movs	r2, #32
 800a3c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a3ce:	2303      	movs	r3, #3
 800a3d0:	e012      	b.n	800a3f8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2220      	movs	r2, #32
 800a3d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2220      	movs	r2, #32
 800a3de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a3f6:	2300      	movs	r3, #0
}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	3758      	adds	r7, #88	@ 0x58
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b084      	sub	sp, #16
 800a404:	af00      	add	r7, sp, #0
 800a406:	60f8      	str	r0, [r7, #12]
 800a408:	60b9      	str	r1, [r7, #8]
 800a40a:	603b      	str	r3, [r7, #0]
 800a40c:	4613      	mov	r3, r2
 800a40e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a410:	e04f      	b.n	800a4b2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a412:	69bb      	ldr	r3, [r7, #24]
 800a414:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a418:	d04b      	beq.n	800a4b2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a41a:	f7fa ff67 	bl	80052ec <HAL_GetTick>
 800a41e:	4602      	mov	r2, r0
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	1ad3      	subs	r3, r2, r3
 800a424:	69ba      	ldr	r2, [r7, #24]
 800a426:	429a      	cmp	r2, r3
 800a428:	d302      	bcc.n	800a430 <UART_WaitOnFlagUntilTimeout+0x30>
 800a42a:	69bb      	ldr	r3, [r7, #24]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d101      	bne.n	800a434 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a430:	2303      	movs	r3, #3
 800a432:	e04e      	b.n	800a4d2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f003 0304 	and.w	r3, r3, #4
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d037      	beq.n	800a4b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a442:	68bb      	ldr	r3, [r7, #8]
 800a444:	2b80      	cmp	r3, #128	@ 0x80
 800a446:	d034      	beq.n	800a4b2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a448:	68bb      	ldr	r3, [r7, #8]
 800a44a:	2b40      	cmp	r3, #64	@ 0x40
 800a44c:	d031      	beq.n	800a4b2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	69db      	ldr	r3, [r3, #28]
 800a454:	f003 0308 	and.w	r3, r3, #8
 800a458:	2b08      	cmp	r3, #8
 800a45a:	d110      	bne.n	800a47e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	2208      	movs	r2, #8
 800a462:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a464:	68f8      	ldr	r0, [r7, #12]
 800a466:	f000 f95b 	bl	800a720 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2208      	movs	r2, #8
 800a46e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	2200      	movs	r2, #0
 800a476:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a47a:	2301      	movs	r3, #1
 800a47c:	e029      	b.n	800a4d2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	69db      	ldr	r3, [r3, #28]
 800a484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a488:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a48c:	d111      	bne.n	800a4b2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a496:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a498:	68f8      	ldr	r0, [r7, #12]
 800a49a:	f000 f941 	bl	800a720 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	2220      	movs	r2, #32
 800a4a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a4ae:	2303      	movs	r3, #3
 800a4b0:	e00f      	b.n	800a4d2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	69da      	ldr	r2, [r3, #28]
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	4013      	ands	r3, r2
 800a4bc:	68ba      	ldr	r2, [r7, #8]
 800a4be:	429a      	cmp	r2, r3
 800a4c0:	bf0c      	ite	eq
 800a4c2:	2301      	moveq	r3, #1
 800a4c4:	2300      	movne	r3, #0
 800a4c6:	b2db      	uxtb	r3, r3
 800a4c8:	461a      	mov	r2, r3
 800a4ca:	79fb      	ldrb	r3, [r7, #7]
 800a4cc:	429a      	cmp	r2, r3
 800a4ce:	d0a0      	beq.n	800a412 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a4d0:	2300      	movs	r3, #0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3710      	adds	r7, #16
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
	...

0800a4dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a4dc:	b480      	push	{r7}
 800a4de:	b0a3      	sub	sp, #140	@ 0x8c
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	60f8      	str	r0, [r7, #12]
 800a4e4:	60b9      	str	r1, [r7, #8]
 800a4e6:	4613      	mov	r3, r2
 800a4e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	68ba      	ldr	r2, [r7, #8]
 800a4ee:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	88fa      	ldrh	r2, [r7, #6]
 800a4f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	88fa      	ldrh	r2, [r7, #6]
 800a4fc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	2200      	movs	r2, #0
 800a504:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	689b      	ldr	r3, [r3, #8]
 800a50a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a50e:	d10e      	bne.n	800a52e <UART_Start_Receive_IT+0x52>
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	691b      	ldr	r3, [r3, #16]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d105      	bne.n	800a524 <UART_Start_Receive_IT+0x48>
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a51e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a522:	e02d      	b.n	800a580 <UART_Start_Receive_IT+0xa4>
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	22ff      	movs	r2, #255	@ 0xff
 800a528:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a52c:	e028      	b.n	800a580 <UART_Start_Receive_IT+0xa4>
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	689b      	ldr	r3, [r3, #8]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d10d      	bne.n	800a552 <UART_Start_Receive_IT+0x76>
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	691b      	ldr	r3, [r3, #16]
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d104      	bne.n	800a548 <UART_Start_Receive_IT+0x6c>
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	22ff      	movs	r2, #255	@ 0xff
 800a542:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a546:	e01b      	b.n	800a580 <UART_Start_Receive_IT+0xa4>
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	227f      	movs	r2, #127	@ 0x7f
 800a54c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a550:	e016      	b.n	800a580 <UART_Start_Receive_IT+0xa4>
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	689b      	ldr	r3, [r3, #8]
 800a556:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a55a:	d10d      	bne.n	800a578 <UART_Start_Receive_IT+0x9c>
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	691b      	ldr	r3, [r3, #16]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d104      	bne.n	800a56e <UART_Start_Receive_IT+0x92>
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	227f      	movs	r2, #127	@ 0x7f
 800a568:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a56c:	e008      	b.n	800a580 <UART_Start_Receive_IT+0xa4>
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	223f      	movs	r2, #63	@ 0x3f
 800a572:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a576:	e003      	b.n	800a580 <UART_Start_Receive_IT+0xa4>
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	2200      	movs	r2, #0
 800a57c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	2200      	movs	r2, #0
 800a584:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	2222      	movs	r2, #34	@ 0x22
 800a58c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	3308      	adds	r3, #8
 800a596:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a598:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a59a:	e853 3f00 	ldrex	r3, [r3]
 800a59e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a5a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a5a2:	f043 0301 	orr.w	r3, r3, #1
 800a5a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	3308      	adds	r3, #8
 800a5b0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a5b4:	673a      	str	r2, [r7, #112]	@ 0x70
 800a5b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5b8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800a5ba:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800a5bc:	e841 2300 	strex	r3, r2, [r1]
 800a5c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800a5c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d1e3      	bne.n	800a590 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a5d0:	d14f      	bne.n	800a672 <UART_Start_Receive_IT+0x196>
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a5d8:	88fa      	ldrh	r2, [r7, #6]
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	d349      	bcc.n	800a672 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	689b      	ldr	r3, [r3, #8]
 800a5e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5e6:	d107      	bne.n	800a5f8 <UART_Start_Receive_IT+0x11c>
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	691b      	ldr	r3, [r3, #16]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d103      	bne.n	800a5f8 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	4a47      	ldr	r2, [pc, #284]	@ (800a710 <UART_Start_Receive_IT+0x234>)
 800a5f4:	675a      	str	r2, [r3, #116]	@ 0x74
 800a5f6:	e002      	b.n	800a5fe <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	4a46      	ldr	r2, [pc, #280]	@ (800a714 <UART_Start_Receive_IT+0x238>)
 800a5fc:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	691b      	ldr	r3, [r3, #16]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d01a      	beq.n	800a63c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a60c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a60e:	e853 3f00 	ldrex	r3, [r3]
 800a612:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a614:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a616:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a61a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	461a      	mov	r2, r3
 800a624:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a628:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a62a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a62c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a62e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a630:	e841 2300 	strex	r3, r2, [r1]
 800a634:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800a636:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d1e4      	bne.n	800a606 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	3308      	adds	r3, #8
 800a642:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a646:	e853 3f00 	ldrex	r3, [r3]
 800a64a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a64c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a64e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a652:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	3308      	adds	r3, #8
 800a65a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a65c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800a65e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a660:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a662:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a664:	e841 2300 	strex	r3, r2, [r1]
 800a668:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a66a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d1e5      	bne.n	800a63c <UART_Start_Receive_IT+0x160>
 800a670:	e046      	b.n	800a700 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	689b      	ldr	r3, [r3, #8]
 800a676:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a67a:	d107      	bne.n	800a68c <UART_Start_Receive_IT+0x1b0>
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	691b      	ldr	r3, [r3, #16]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d103      	bne.n	800a68c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	4a24      	ldr	r2, [pc, #144]	@ (800a718 <UART_Start_Receive_IT+0x23c>)
 800a688:	675a      	str	r2, [r3, #116]	@ 0x74
 800a68a:	e002      	b.n	800a692 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	4a23      	ldr	r2, [pc, #140]	@ (800a71c <UART_Start_Receive_IT+0x240>)
 800a690:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	691b      	ldr	r3, [r3, #16]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d019      	beq.n	800a6ce <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a2:	e853 3f00 	ldrex	r3, [r3]
 800a6a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6aa:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800a6ae:	677b      	str	r3, [r7, #116]	@ 0x74
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	461a      	mov	r2, r3
 800a6b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a6b8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6ba:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6bc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a6be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a6c0:	e841 2300 	strex	r3, r2, [r1]
 800a6c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a6c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d1e6      	bne.n	800a69a <UART_Start_Receive_IT+0x1be>
 800a6cc:	e018      	b.n	800a700 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6d4:	697b      	ldr	r3, [r7, #20]
 800a6d6:	e853 3f00 	ldrex	r3, [r3]
 800a6da:	613b      	str	r3, [r7, #16]
   return(result);
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	f043 0320 	orr.w	r3, r3, #32
 800a6e2:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	461a      	mov	r2, r3
 800a6ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a6ec:	623b      	str	r3, [r7, #32]
 800a6ee:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f0:	69f9      	ldr	r1, [r7, #28]
 800a6f2:	6a3a      	ldr	r2, [r7, #32]
 800a6f4:	e841 2300 	strex	r3, r2, [r1]
 800a6f8:	61bb      	str	r3, [r7, #24]
   return(result);
 800a6fa:	69bb      	ldr	r3, [r7, #24]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d1e6      	bne.n	800a6ce <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800a700:	2300      	movs	r3, #0
}
 800a702:	4618      	mov	r0, r3
 800a704:	378c      	adds	r7, #140	@ 0x8c
 800a706:	46bd      	mov	sp, r7
 800a708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70c:	4770      	bx	lr
 800a70e:	bf00      	nop
 800a710:	0800b281 	.word	0x0800b281
 800a714:	0800af1d 	.word	0x0800af1d
 800a718:	0800ad65 	.word	0x0800ad65
 800a71c:	0800abad 	.word	0x0800abad

0800a720 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a720:	b480      	push	{r7}
 800a722:	b095      	sub	sp, #84	@ 0x54
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a72e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a730:	e853 3f00 	ldrex	r3, [r3]
 800a734:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a738:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a73c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	461a      	mov	r2, r3
 800a744:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a746:	643b      	str	r3, [r7, #64]	@ 0x40
 800a748:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a74a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a74c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a74e:	e841 2300 	strex	r3, r2, [r1]
 800a752:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a756:	2b00      	cmp	r3, #0
 800a758:	d1e6      	bne.n	800a728 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	3308      	adds	r3, #8
 800a760:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a762:	6a3b      	ldr	r3, [r7, #32]
 800a764:	e853 3f00 	ldrex	r3, [r3]
 800a768:	61fb      	str	r3, [r7, #28]
   return(result);
 800a76a:	69fb      	ldr	r3, [r7, #28]
 800a76c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a770:	f023 0301 	bic.w	r3, r3, #1
 800a774:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	3308      	adds	r3, #8
 800a77c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a77e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a780:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a782:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a784:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a786:	e841 2300 	strex	r3, r2, [r1]
 800a78a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a78c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d1e3      	bne.n	800a75a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a796:	2b01      	cmp	r3, #1
 800a798:	d118      	bne.n	800a7cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	e853 3f00 	ldrex	r3, [r3]
 800a7a6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	f023 0310 	bic.w	r3, r3, #16
 800a7ae:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a7b8:	61bb      	str	r3, [r7, #24]
 800a7ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7bc:	6979      	ldr	r1, [r7, #20]
 800a7be:	69ba      	ldr	r2, [r7, #24]
 800a7c0:	e841 2300 	strex	r3, r2, [r1]
 800a7c4:	613b      	str	r3, [r7, #16]
   return(result);
 800a7c6:	693b      	ldr	r3, [r7, #16]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d1e6      	bne.n	800a79a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2220      	movs	r2, #32
 800a7d0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a7e0:	bf00      	nop
 800a7e2:	3754      	adds	r7, #84	@ 0x54
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ea:	4770      	bx	lr

0800a7ec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b084      	sub	sp, #16
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7f8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a802:	68f8      	ldr	r0, [r7, #12]
 800a804:	f7ff f99e 	bl	8009b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a808:	bf00      	nop
 800a80a:	3710      	adds	r7, #16
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}

0800a810 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a810:	b480      	push	{r7}
 800a812:	b08f      	sub	sp, #60	@ 0x3c
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a81e:	2b21      	cmp	r3, #33	@ 0x21
 800a820:	d14c      	bne.n	800a8bc <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a828:	b29b      	uxth	r3, r3
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d132      	bne.n	800a894 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a834:	6a3b      	ldr	r3, [r7, #32]
 800a836:	e853 3f00 	ldrex	r3, [r3]
 800a83a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a83c:	69fb      	ldr	r3, [r7, #28]
 800a83e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a842:	637b      	str	r3, [r7, #52]	@ 0x34
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	461a      	mov	r2, r3
 800a84a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a84c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a84e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a850:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a852:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a854:	e841 2300 	strex	r3, r2, [r1]
 800a858:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d1e6      	bne.n	800a82e <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	e853 3f00 	ldrex	r3, [r3]
 800a86c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a874:	633b      	str	r3, [r7, #48]	@ 0x30
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	461a      	mov	r2, r3
 800a87c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a87e:	61bb      	str	r3, [r7, #24]
 800a880:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a882:	6979      	ldr	r1, [r7, #20]
 800a884:	69ba      	ldr	r2, [r7, #24]
 800a886:	e841 2300 	strex	r3, r2, [r1]
 800a88a:	613b      	str	r3, [r7, #16]
   return(result);
 800a88c:	693b      	ldr	r3, [r7, #16]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d1e6      	bne.n	800a860 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800a892:	e013      	b.n	800a8bc <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a898:	781a      	ldrb	r2, [r3, #0]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8a4:	1c5a      	adds	r2, r3, #1
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a8b0:	b29b      	uxth	r3, r3
 800a8b2:	3b01      	subs	r3, #1
 800a8b4:	b29a      	uxth	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a8bc:	bf00      	nop
 800a8be:	373c      	adds	r7, #60	@ 0x3c
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a8c8:	b480      	push	{r7}
 800a8ca:	b091      	sub	sp, #68	@ 0x44
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8d6:	2b21      	cmp	r3, #33	@ 0x21
 800a8d8:	d151      	bne.n	800a97e <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d132      	bne.n	800a94c <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8ee:	e853 3f00 	ldrex	r3, [r3]
 800a8f2:	623b      	str	r3, [r7, #32]
   return(result);
 800a8f4:	6a3b      	ldr	r3, [r7, #32]
 800a8f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a8fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	461a      	mov	r2, r3
 800a902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a904:	633b      	str	r3, [r7, #48]	@ 0x30
 800a906:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a908:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a90a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a90c:	e841 2300 	strex	r3, r2, [r1]
 800a910:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a914:	2b00      	cmp	r3, #0
 800a916:	d1e6      	bne.n	800a8e6 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a91e:	693b      	ldr	r3, [r7, #16]
 800a920:	e853 3f00 	ldrex	r3, [r3]
 800a924:	60fb      	str	r3, [r7, #12]
   return(result);
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a92c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	461a      	mov	r2, r3
 800a934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a936:	61fb      	str	r3, [r7, #28]
 800a938:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a93a:	69b9      	ldr	r1, [r7, #24]
 800a93c:	69fa      	ldr	r2, [r7, #28]
 800a93e:	e841 2300 	strex	r3, r2, [r1]
 800a942:	617b      	str	r3, [r7, #20]
   return(result);
 800a944:	697b      	ldr	r3, [r7, #20]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d1e6      	bne.n	800a918 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800a94a:	e018      	b.n	800a97e <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a950:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800a952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a954:	881b      	ldrh	r3, [r3, #0]
 800a956:	461a      	mov	r2, r3
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a960:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a966:	1c9a      	adds	r2, r3, #2
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a972:	b29b      	uxth	r3, r3
 800a974:	3b01      	subs	r3, #1
 800a976:	b29a      	uxth	r2, r3
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800a97e:	bf00      	nop
 800a980:	3744      	adds	r7, #68	@ 0x44
 800a982:	46bd      	mov	sp, r7
 800a984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a988:	4770      	bx	lr

0800a98a <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a98a:	b480      	push	{r7}
 800a98c:	b091      	sub	sp, #68	@ 0x44
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a998:	2b21      	cmp	r3, #33	@ 0x21
 800a99a:	d160      	bne.n	800aa5e <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800a9a2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a9a4:	e057      	b.n	800aa56 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a9ac:	b29b      	uxth	r3, r3
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d133      	bne.n	800aa1a <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	3308      	adds	r3, #8
 800a9b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9bc:	e853 3f00 	ldrex	r3, [r3]
 800a9c0:	623b      	str	r3, [r7, #32]
   return(result);
 800a9c2:	6a3b      	ldr	r3, [r7, #32]
 800a9c4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a9c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	3308      	adds	r3, #8
 800a9d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a9d2:	633a      	str	r2, [r7, #48]	@ 0x30
 800a9d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a9d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9da:	e841 2300 	strex	r3, r2, [r1]
 800a9de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d1e5      	bne.n	800a9b2 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	e853 3f00 	ldrex	r3, [r3]
 800a9f2:	60fb      	str	r3, [r7, #12]
   return(result);
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a9fa:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	461a      	mov	r2, r3
 800aa02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa04:	61fb      	str	r3, [r7, #28]
 800aa06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa08:	69b9      	ldr	r1, [r7, #24]
 800aa0a:	69fa      	ldr	r2, [r7, #28]
 800aa0c:	e841 2300 	strex	r3, r2, [r1]
 800aa10:	617b      	str	r3, [r7, #20]
   return(result);
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d1e6      	bne.n	800a9e6 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800aa18:	e021      	b.n	800aa5e <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	69db      	ldr	r3, [r3, #28]
 800aa20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d013      	beq.n	800aa50 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa2c:	781a      	ldrb	r2, [r3, #0]
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa38:	1c5a      	adds	r2, r3, #1
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aa44:	b29b      	uxth	r3, r3
 800aa46:	3b01      	subs	r3, #1
 800aa48:	b29a      	uxth	r2, r3
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800aa50:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800aa52:	3b01      	subs	r3, #1
 800aa54:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800aa56:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d1a4      	bne.n	800a9a6 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800aa5c:	e7ff      	b.n	800aa5e <UART_TxISR_8BIT_FIFOEN+0xd4>
 800aa5e:	bf00      	nop
 800aa60:	3744      	adds	r7, #68	@ 0x44
 800aa62:	46bd      	mov	sp, r7
 800aa64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa68:	4770      	bx	lr

0800aa6a <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800aa6a:	b480      	push	{r7}
 800aa6c:	b091      	sub	sp, #68	@ 0x44
 800aa6e:	af00      	add	r7, sp, #0
 800aa70:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa78:	2b21      	cmp	r3, #33	@ 0x21
 800aa7a:	d165      	bne.n	800ab48 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800aa82:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800aa84:	e05c      	b.n	800ab40 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800aa8c:	b29b      	uxth	r3, r3
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d133      	bne.n	800aafa <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	3308      	adds	r3, #8
 800aa98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa9a:	6a3b      	ldr	r3, [r7, #32]
 800aa9c:	e853 3f00 	ldrex	r3, [r3]
 800aaa0:	61fb      	str	r3, [r7, #28]
   return(result);
 800aaa2:	69fb      	ldr	r3, [r7, #28]
 800aaa4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800aaa8:	637b      	str	r3, [r7, #52]	@ 0x34
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	3308      	adds	r3, #8
 800aab0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aab2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aab4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aab6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aab8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aaba:	e841 2300 	strex	r3, r2, [r1]
 800aabe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d1e5      	bne.n	800aa92 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	e853 3f00 	ldrex	r3, [r3]
 800aad2:	60bb      	str	r3, [r7, #8]
   return(result);
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aada:	633b      	str	r3, [r7, #48]	@ 0x30
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	461a      	mov	r2, r3
 800aae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aae4:	61bb      	str	r3, [r7, #24]
 800aae6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae8:	6979      	ldr	r1, [r7, #20]
 800aaea:	69ba      	ldr	r2, [r7, #24]
 800aaec:	e841 2300 	strex	r3, r2, [r1]
 800aaf0:	613b      	str	r3, [r7, #16]
   return(result);
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d1e6      	bne.n	800aac6 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 800aaf8:	e026      	b.n	800ab48 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	69db      	ldr	r3, [r3, #28]
 800ab00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d018      	beq.n	800ab3a <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab0c:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800ab0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab10:	881b      	ldrh	r3, [r3, #0]
 800ab12:	461a      	mov	r2, r3
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ab1c:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab22:	1c9a      	adds	r2, r3, #2
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800ab2e:	b29b      	uxth	r3, r3
 800ab30:	3b01      	subs	r3, #1
 800ab32:	b29a      	uxth	r2, r3
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800ab3a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ab3c:	3b01      	subs	r3, #1
 800ab3e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800ab40:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d19f      	bne.n	800aa86 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 800ab46:	e7ff      	b.n	800ab48 <UART_TxISR_16BIT_FIFOEN+0xde>
 800ab48:	bf00      	nop
 800ab4a:	3744      	adds	r7, #68	@ 0x44
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b088      	sub	sp, #32
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	e853 3f00 	ldrex	r3, [r3]
 800ab68:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab70:	61fb      	str	r3, [r7, #28]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	461a      	mov	r2, r3
 800ab78:	69fb      	ldr	r3, [r7, #28]
 800ab7a:	61bb      	str	r3, [r7, #24]
 800ab7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab7e:	6979      	ldr	r1, [r7, #20]
 800ab80:	69ba      	ldr	r2, [r7, #24]
 800ab82:	e841 2300 	strex	r3, r2, [r1]
 800ab86:	613b      	str	r3, [r7, #16]
   return(result);
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d1e6      	bne.n	800ab5c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2220      	movs	r2, #32
 800ab92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f7f8 fc45 	bl	800342c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aba2:	bf00      	nop
 800aba4:	3720      	adds	r7, #32
 800aba6:	46bd      	mov	sp, r7
 800aba8:	bd80      	pop	{r7, pc}
	...

0800abac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b09c      	sub	sp, #112	@ 0x70
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800abba:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800abc4:	2b22      	cmp	r3, #34	@ 0x22
 800abc6:	f040 80be 	bne.w	800ad46 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abd0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800abd4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800abd8:	b2d9      	uxtb	r1, r3
 800abda:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800abde:	b2da      	uxtb	r2, r3
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abe4:	400a      	ands	r2, r1
 800abe6:	b2d2      	uxtb	r2, r2
 800abe8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800abee:	1c5a      	adds	r2, r3, #1
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800abfa:	b29b      	uxth	r3, r3
 800abfc:	3b01      	subs	r3, #1
 800abfe:	b29a      	uxth	r2, r3
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ac0c:	b29b      	uxth	r3, r3
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	f040 80a1 	bne.w	800ad56 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac1c:	e853 3f00 	ldrex	r3, [r3]
 800ac20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ac22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac28:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	461a      	mov	r2, r3
 800ac30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ac32:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ac34:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ac38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ac3a:	e841 2300 	strex	r3, r2, [r1]
 800ac3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ac40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d1e6      	bne.n	800ac14 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	3308      	adds	r3, #8
 800ac4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac50:	e853 3f00 	ldrex	r3, [r3]
 800ac54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ac56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac58:	f023 0301 	bic.w	r3, r3, #1
 800ac5c:	667b      	str	r3, [r7, #100]	@ 0x64
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	3308      	adds	r3, #8
 800ac64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ac66:	647a      	str	r2, [r7, #68]	@ 0x44
 800ac68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ac6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac6e:	e841 2300 	strex	r3, r2, [r1]
 800ac72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ac74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d1e5      	bne.n	800ac46 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	2220      	movs	r2, #32
 800ac7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2200      	movs	r2, #0
 800ac86:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4a33      	ldr	r2, [pc, #204]	@ (800ad60 <UART_RxISR_8BIT+0x1b4>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d01f      	beq.n	800acd8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	685b      	ldr	r3, [r3, #4]
 800ac9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d018      	beq.n	800acd8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acae:	e853 3f00 	ldrex	r3, [r3]
 800acb2:	623b      	str	r3, [r7, #32]
   return(result);
 800acb4:	6a3b      	ldr	r3, [r7, #32]
 800acb6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800acba:	663b      	str	r3, [r7, #96]	@ 0x60
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	461a      	mov	r2, r3
 800acc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800acc4:	633b      	str	r3, [r7, #48]	@ 0x30
 800acc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acc8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800acca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800accc:	e841 2300 	strex	r3, r2, [r1]
 800acd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800acd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d1e6      	bne.n	800aca6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acdc:	2b01      	cmp	r3, #1
 800acde:	d12e      	bne.n	800ad3e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2200      	movs	r2, #0
 800ace4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	e853 3f00 	ldrex	r3, [r3]
 800acf2:	60fb      	str	r3, [r7, #12]
   return(result);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f023 0310 	bic.w	r3, r3, #16
 800acfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	461a      	mov	r2, r3
 800ad02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ad04:	61fb      	str	r3, [r7, #28]
 800ad06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad08:	69b9      	ldr	r1, [r7, #24]
 800ad0a:	69fa      	ldr	r2, [r7, #28]
 800ad0c:	e841 2300 	strex	r3, r2, [r1]
 800ad10:	617b      	str	r3, [r7, #20]
   return(result);
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d1e6      	bne.n	800ace6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	69db      	ldr	r3, [r3, #28]
 800ad1e:	f003 0310 	and.w	r3, r3, #16
 800ad22:	2b10      	cmp	r3, #16
 800ad24:	d103      	bne.n	800ad2e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	2210      	movs	r2, #16
 800ad2c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ad34:	4619      	mov	r1, r3
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f7fe ff0e 	bl	8009b58 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ad3c:	e00b      	b.n	800ad56 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f7f8 fb94 	bl	800346c <HAL_UART_RxCpltCallback>
}
 800ad44:	e007      	b.n	800ad56 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	699a      	ldr	r2, [r3, #24]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f042 0208 	orr.w	r2, r2, #8
 800ad54:	619a      	str	r2, [r3, #24]
}
 800ad56:	bf00      	nop
 800ad58:	3770      	adds	r7, #112	@ 0x70
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	bd80      	pop	{r7, pc}
 800ad5e:	bf00      	nop
 800ad60:	40008000 	.word	0x40008000

0800ad64 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b09c      	sub	sp, #112	@ 0x70
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ad72:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ad7c:	2b22      	cmp	r3, #34	@ 0x22
 800ad7e:	f040 80be 	bne.w	800aefe <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad88:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad90:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800ad92:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800ad96:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ad9a:	4013      	ands	r3, r2
 800ad9c:	b29a      	uxth	r2, r3
 800ad9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ada0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ada6:	1c9a      	adds	r2, r3, #2
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800adb2:	b29b      	uxth	r3, r3
 800adb4:	3b01      	subs	r3, #1
 800adb6:	b29a      	uxth	r2, r3
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	f040 80a1 	bne.w	800af0e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800add2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800add4:	e853 3f00 	ldrex	r3, [r3]
 800add8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800adda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800addc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ade0:	667b      	str	r3, [r7, #100]	@ 0x64
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	461a      	mov	r2, r3
 800ade8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800adea:	657b      	str	r3, [r7, #84]	@ 0x54
 800adec:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800adf0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800adf2:	e841 2300 	strex	r3, r2, [r1]
 800adf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800adf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d1e6      	bne.n	800adcc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	3308      	adds	r3, #8
 800ae04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae08:	e853 3f00 	ldrex	r3, [r3]
 800ae0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ae0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae10:	f023 0301 	bic.w	r3, r3, #1
 800ae14:	663b      	str	r3, [r7, #96]	@ 0x60
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	3308      	adds	r3, #8
 800ae1c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ae1e:	643a      	str	r2, [r7, #64]	@ 0x40
 800ae20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ae26:	e841 2300 	strex	r3, r2, [r1]
 800ae2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ae2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d1e5      	bne.n	800adfe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2220      	movs	r2, #32
 800ae36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2200      	movs	r2, #0
 800ae44:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	4a33      	ldr	r2, [pc, #204]	@ (800af18 <UART_RxISR_16BIT+0x1b4>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d01f      	beq.n	800ae90 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d018      	beq.n	800ae90 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae64:	6a3b      	ldr	r3, [r7, #32]
 800ae66:	e853 3f00 	ldrex	r3, [r3]
 800ae6a:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae6c:	69fb      	ldr	r3, [r7, #28]
 800ae6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ae72:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	461a      	mov	r2, r3
 800ae7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ae7e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae84:	e841 2300 	strex	r3, r2, [r1]
 800ae88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ae8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d1e6      	bne.n	800ae5e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d12e      	bne.n	800aef6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	e853 3f00 	ldrex	r3, [r3]
 800aeaa:	60bb      	str	r3, [r7, #8]
   return(result);
 800aeac:	68bb      	ldr	r3, [r7, #8]
 800aeae:	f023 0310 	bic.w	r3, r3, #16
 800aeb2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	461a      	mov	r2, r3
 800aeba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800aebc:	61bb      	str	r3, [r7, #24]
 800aebe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aec0:	6979      	ldr	r1, [r7, #20]
 800aec2:	69ba      	ldr	r2, [r7, #24]
 800aec4:	e841 2300 	strex	r3, r2, [r1]
 800aec8:	613b      	str	r3, [r7, #16]
   return(result);
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d1e6      	bne.n	800ae9e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	69db      	ldr	r3, [r3, #28]
 800aed6:	f003 0310 	and.w	r3, r3, #16
 800aeda:	2b10      	cmp	r3, #16
 800aedc:	d103      	bne.n	800aee6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	2210      	movs	r2, #16
 800aee4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aeec:	4619      	mov	r1, r3
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f7fe fe32 	bl	8009b58 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800aef4:	e00b      	b.n	800af0e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800aef6:	6878      	ldr	r0, [r7, #4]
 800aef8:	f7f8 fab8 	bl	800346c <HAL_UART_RxCpltCallback>
}
 800aefc:	e007      	b.n	800af0e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	699a      	ldr	r2, [r3, #24]
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	f042 0208 	orr.w	r2, r2, #8
 800af0c:	619a      	str	r2, [r3, #24]
}
 800af0e:	bf00      	nop
 800af10:	3770      	adds	r7, #112	@ 0x70
 800af12:	46bd      	mov	sp, r7
 800af14:	bd80      	pop	{r7, pc}
 800af16:	bf00      	nop
 800af18:	40008000 	.word	0x40008000

0800af1c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b0ac      	sub	sp, #176	@ 0xb0
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800af2a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	69db      	ldr	r3, [r3, #28]
 800af34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	689b      	ldr	r3, [r3, #8]
 800af48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af52:	2b22      	cmp	r3, #34	@ 0x22
 800af54:	f040 8183 	bne.w	800b25e <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800af5e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800af62:	e126      	b.n	800b1b2 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af6a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800af6e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800af72:	b2d9      	uxtb	r1, r3
 800af74:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800af78:	b2da      	uxtb	r2, r3
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af7e:	400a      	ands	r2, r1
 800af80:	b2d2      	uxtb	r2, r2
 800af82:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af88:	1c5a      	adds	r2, r3, #1
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800af94:	b29b      	uxth	r3, r3
 800af96:	3b01      	subs	r3, #1
 800af98:	b29a      	uxth	r2, r3
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	69db      	ldr	r3, [r3, #28]
 800afa6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800afaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afae:	f003 0307 	and.w	r3, r3, #7
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d053      	beq.n	800b05e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800afb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afba:	f003 0301 	and.w	r3, r3, #1
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d011      	beq.n	800afe6 <UART_RxISR_8BIT_FIFOEN+0xca>
 800afc2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800afc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d00b      	beq.n	800afe6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	2201      	movs	r2, #1
 800afd4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afdc:	f043 0201 	orr.w	r2, r3, #1
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800afe6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800afea:	f003 0302 	and.w	r3, r3, #2
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d011      	beq.n	800b016 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800aff2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aff6:	f003 0301 	and.w	r3, r3, #1
 800affa:	2b00      	cmp	r3, #0
 800affc:	d00b      	beq.n	800b016 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	2202      	movs	r2, #2
 800b004:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b00c:	f043 0204 	orr.w	r2, r3, #4
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b016:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b01a:	f003 0304 	and.w	r3, r3, #4
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d011      	beq.n	800b046 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800b022:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b026:	f003 0301 	and.w	r3, r3, #1
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d00b      	beq.n	800b046 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	2204      	movs	r2, #4
 800b034:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b03c:	f043 0202 	orr.w	r2, r3, #2
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d006      	beq.n	800b05e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b050:	6878      	ldr	r0, [r7, #4]
 800b052:	f7fe fd77 	bl	8009b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	2200      	movs	r2, #0
 800b05a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b064:	b29b      	uxth	r3, r3
 800b066:	2b00      	cmp	r3, #0
 800b068:	f040 80a3 	bne.w	800b1b2 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b072:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b074:	e853 3f00 	ldrex	r3, [r3]
 800b078:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800b07a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b07c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b080:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	461a      	mov	r2, r3
 800b08a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b08e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b090:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b092:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800b094:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b096:	e841 2300 	strex	r3, r2, [r1]
 800b09a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800b09c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d1e4      	bne.n	800b06c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	3308      	adds	r3, #8
 800b0a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0ac:	e853 3f00 	ldrex	r3, [r3]
 800b0b0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800b0b2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b0b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0b8:	f023 0301 	bic.w	r3, r3, #1
 800b0bc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	3308      	adds	r3, #8
 800b0c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b0ca:	66ba      	str	r2, [r7, #104]	@ 0x68
 800b0cc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ce:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800b0d0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b0d2:	e841 2300 	strex	r3, r2, [r1]
 800b0d6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b0d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d1e1      	bne.n	800b0a2 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2220      	movs	r2, #32
 800b0e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	4a60      	ldr	r2, [pc, #384]	@ (800b278 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	d021      	beq.n	800b140 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	685b      	ldr	r3, [r3, #4]
 800b102:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b106:	2b00      	cmp	r3, #0
 800b108:	d01a      	beq.n	800b140 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b110:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b112:	e853 3f00 	ldrex	r3, [r3]
 800b116:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b118:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b11a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b11e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	461a      	mov	r2, r3
 800b128:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b12c:	657b      	str	r3, [r7, #84]	@ 0x54
 800b12e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b130:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b132:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b134:	e841 2300 	strex	r3, r2, [r1]
 800b138:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800b13a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d1e4      	bne.n	800b10a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b144:	2b01      	cmp	r3, #1
 800b146:	d130      	bne.n	800b1aa <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2200      	movs	r2, #0
 800b14c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b156:	e853 3f00 	ldrex	r3, [r3]
 800b15a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b15c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b15e:	f023 0310 	bic.w	r3, r3, #16
 800b162:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	461a      	mov	r2, r3
 800b16c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b170:	643b      	str	r3, [r7, #64]	@ 0x40
 800b172:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b174:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b176:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b178:	e841 2300 	strex	r3, r2, [r1]
 800b17c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b17e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b180:	2b00      	cmp	r3, #0
 800b182:	d1e4      	bne.n	800b14e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	69db      	ldr	r3, [r3, #28]
 800b18a:	f003 0310 	and.w	r3, r3, #16
 800b18e:	2b10      	cmp	r3, #16
 800b190:	d103      	bne.n	800b19a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	2210      	movs	r2, #16
 800b198:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b1a0:	4619      	mov	r1, r3
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	f7fe fcd8 	bl	8009b58 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b1a8:	e00e      	b.n	800b1c8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800b1aa:	6878      	ldr	r0, [r7, #4]
 800b1ac:	f7f8 f95e 	bl	800346c <HAL_UART_RxCpltCallback>
        break;
 800b1b0:	e00a      	b.n	800b1c8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b1b2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d006      	beq.n	800b1c8 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800b1ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b1be:	f003 0320 	and.w	r3, r3, #32
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	f47f aece 	bne.w	800af64 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b1ce:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b1d2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d049      	beq.n	800b26e <UART_RxISR_8BIT_FIFOEN+0x352>
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b1e0:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	d242      	bcs.n	800b26e <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	3308      	adds	r3, #8
 800b1ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1f0:	6a3b      	ldr	r3, [r7, #32]
 800b1f2:	e853 3f00 	ldrex	r3, [r3]
 800b1f6:	61fb      	str	r3, [r7, #28]
   return(result);
 800b1f8:	69fb      	ldr	r3, [r7, #28]
 800b1fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b1fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	3308      	adds	r3, #8
 800b208:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b20c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b20e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b210:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b212:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b214:	e841 2300 	strex	r3, r2, [r1]
 800b218:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d1e3      	bne.n	800b1e8 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	4a16      	ldr	r2, [pc, #88]	@ (800b27c <UART_RxISR_8BIT_FIFOEN+0x360>)
 800b224:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	e853 3f00 	ldrex	r3, [r3]
 800b232:	60bb      	str	r3, [r7, #8]
   return(result);
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	f043 0320 	orr.w	r3, r3, #32
 800b23a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	461a      	mov	r2, r3
 800b244:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b248:	61bb      	str	r3, [r7, #24]
 800b24a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b24c:	6979      	ldr	r1, [r7, #20]
 800b24e:	69ba      	ldr	r2, [r7, #24]
 800b250:	e841 2300 	strex	r3, r2, [r1]
 800b254:	613b      	str	r3, [r7, #16]
   return(result);
 800b256:	693b      	ldr	r3, [r7, #16]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d1e4      	bne.n	800b226 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b25c:	e007      	b.n	800b26e <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	699a      	ldr	r2, [r3, #24]
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	f042 0208 	orr.w	r2, r2, #8
 800b26c:	619a      	str	r2, [r3, #24]
}
 800b26e:	bf00      	nop
 800b270:	37b0      	adds	r7, #176	@ 0xb0
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}
 800b276:	bf00      	nop
 800b278:	40008000 	.word	0x40008000
 800b27c:	0800abad 	.word	0x0800abad

0800b280 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b0ae      	sub	sp, #184	@ 0xb8
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800b28e:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	69db      	ldr	r3, [r3, #28]
 800b298:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	689b      	ldr	r3, [r3, #8]
 800b2ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b2b6:	2b22      	cmp	r3, #34	@ 0x22
 800b2b8:	f040 8187 	bne.w	800b5ca <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b2c2:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b2c6:	e12a      	b.n	800b51e <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2ce:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800b2da:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800b2de:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800b2e2:	4013      	ands	r3, r2
 800b2e4:	b29a      	uxth	r2, r3
 800b2e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b2ea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b2f0:	1c9a      	adds	r2, r3, #2
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b2fc:	b29b      	uxth	r3, r3
 800b2fe:	3b01      	subs	r3, #1
 800b300:	b29a      	uxth	r2, r3
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	69db      	ldr	r3, [r3, #28]
 800b30e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800b312:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b316:	f003 0307 	and.w	r3, r3, #7
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d053      	beq.n	800b3c6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b31e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b322:	f003 0301 	and.w	r3, r3, #1
 800b326:	2b00      	cmp	r3, #0
 800b328:	d011      	beq.n	800b34e <UART_RxISR_16BIT_FIFOEN+0xce>
 800b32a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b32e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b332:	2b00      	cmp	r3, #0
 800b334:	d00b      	beq.n	800b34e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	2201      	movs	r2, #1
 800b33c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b344:	f043 0201 	orr.w	r2, r3, #1
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b34e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b352:	f003 0302 	and.w	r3, r3, #2
 800b356:	2b00      	cmp	r3, #0
 800b358:	d011      	beq.n	800b37e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800b35a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b35e:	f003 0301 	and.w	r3, r3, #1
 800b362:	2b00      	cmp	r3, #0
 800b364:	d00b      	beq.n	800b37e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	2202      	movs	r2, #2
 800b36c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b374:	f043 0204 	orr.w	r2, r3, #4
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b37e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b382:	f003 0304 	and.w	r3, r3, #4
 800b386:	2b00      	cmp	r3, #0
 800b388:	d011      	beq.n	800b3ae <UART_RxISR_16BIT_FIFOEN+0x12e>
 800b38a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b38e:	f003 0301 	and.w	r3, r3, #1
 800b392:	2b00      	cmp	r3, #0
 800b394:	d00b      	beq.n	800b3ae <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	2204      	movs	r2, #4
 800b39c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3a4:	f043 0202 	orr.w	r2, r3, #2
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d006      	beq.n	800b3c6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f7fe fbc3 	bl	8009b44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b3cc:	b29b      	uxth	r3, r3
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	f040 80a5 	bne.w	800b51e <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3dc:	e853 3f00 	ldrex	r3, [r3]
 800b3e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b3e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b3e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b3e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	461a      	mov	r2, r3
 800b3f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b3f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b3fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b3fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b402:	e841 2300 	strex	r3, r2, [r1]
 800b406:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b408:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d1e2      	bne.n	800b3d4 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	3308      	adds	r3, #8
 800b414:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b416:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b418:	e853 3f00 	ldrex	r3, [r3]
 800b41c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b41e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b420:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b424:	f023 0301 	bic.w	r3, r3, #1
 800b428:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	3308      	adds	r3, #8
 800b432:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b436:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b438:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b43a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b43c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b43e:	e841 2300 	strex	r3, r2, [r1]
 800b442:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b444:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b446:	2b00      	cmp	r3, #0
 800b448:	d1e1      	bne.n	800b40e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2220      	movs	r2, #32
 800b44e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	2200      	movs	r2, #0
 800b456:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	2200      	movs	r2, #0
 800b45c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	4a60      	ldr	r2, [pc, #384]	@ (800b5e4 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800b464:	4293      	cmp	r3, r2
 800b466:	d021      	beq.n	800b4ac <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	685b      	ldr	r3, [r3, #4]
 800b46e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b472:	2b00      	cmp	r3, #0
 800b474:	d01a      	beq.n	800b4ac <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b47c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b47e:	e853 3f00 	ldrex	r3, [r3]
 800b482:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b484:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b486:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b48a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	461a      	mov	r2, r3
 800b494:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b498:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b49a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b49c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b49e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b4a0:	e841 2300 	strex	r3, r2, [r1]
 800b4a4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b4a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d1e4      	bne.n	800b476 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b4b0:	2b01      	cmp	r3, #1
 800b4b2:	d130      	bne.n	800b516 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b4c2:	e853 3f00 	ldrex	r3, [r3]
 800b4c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b4c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4ca:	f023 0310 	bic.w	r3, r3, #16
 800b4ce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	461a      	mov	r2, r3
 800b4d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b4dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800b4de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b4e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b4e4:	e841 2300 	strex	r3, r2, [r1]
 800b4e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b4ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d1e4      	bne.n	800b4ba <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	69db      	ldr	r3, [r3, #28]
 800b4f6:	f003 0310 	and.w	r3, r3, #16
 800b4fa:	2b10      	cmp	r3, #16
 800b4fc:	d103      	bne.n	800b506 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	2210      	movs	r2, #16
 800b504:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b50c:	4619      	mov	r1, r3
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	f7fe fb22 	bl	8009b58 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800b514:	e00e      	b.n	800b534 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	f7f7 ffa8 	bl	800346c <HAL_UART_RxCpltCallback>
        break;
 800b51c:	e00a      	b.n	800b534 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800b51e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800b522:	2b00      	cmp	r3, #0
 800b524:	d006      	beq.n	800b534 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800b526:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b52a:	f003 0320 	and.w	r3, r3, #32
 800b52e:	2b00      	cmp	r3, #0
 800b530:	f47f aeca 	bne.w	800b2c8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b53a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800b53e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800b542:	2b00      	cmp	r3, #0
 800b544:	d049      	beq.n	800b5da <UART_RxISR_16BIT_FIFOEN+0x35a>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800b54c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800b550:	429a      	cmp	r2, r3
 800b552:	d242      	bcs.n	800b5da <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	3308      	adds	r3, #8
 800b55a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b55c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b55e:	e853 3f00 	ldrex	r3, [r3]
 800b562:	623b      	str	r3, [r7, #32]
   return(result);
 800b564:	6a3b      	ldr	r3, [r7, #32]
 800b566:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b56a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	3308      	adds	r3, #8
 800b574:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800b578:	633a      	str	r2, [r7, #48]	@ 0x30
 800b57a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b57c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b57e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b580:	e841 2300 	strex	r3, r2, [r1]
 800b584:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d1e3      	bne.n	800b554 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	4a16      	ldr	r2, [pc, #88]	@ (800b5e8 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800b590:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b598:	693b      	ldr	r3, [r7, #16]
 800b59a:	e853 3f00 	ldrex	r3, [r3]
 800b59e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f043 0320 	orr.w	r3, r3, #32
 800b5a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b5b4:	61fb      	str	r3, [r7, #28]
 800b5b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5b8:	69b9      	ldr	r1, [r7, #24]
 800b5ba:	69fa      	ldr	r2, [r7, #28]
 800b5bc:	e841 2300 	strex	r3, r2, [r1]
 800b5c0:	617b      	str	r3, [r7, #20]
   return(result);
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d1e4      	bne.n	800b592 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b5c8:	e007      	b.n	800b5da <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	699a      	ldr	r2, [r3, #24]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	f042 0208 	orr.w	r2, r2, #8
 800b5d8:	619a      	str	r2, [r3, #24]
}
 800b5da:	bf00      	nop
 800b5dc:	37b8      	adds	r7, #184	@ 0xb8
 800b5de:	46bd      	mov	sp, r7
 800b5e0:	bd80      	pop	{r7, pc}
 800b5e2:	bf00      	nop
 800b5e4:	40008000 	.word	0x40008000
 800b5e8:	0800ad65 	.word	0x0800ad65

0800b5ec <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b083      	sub	sp, #12
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b5f4:	bf00      	nop
 800b5f6:	370c      	adds	r7, #12
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fe:	4770      	bx	lr

0800b600 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b600:	b480      	push	{r7}
 800b602:	b083      	sub	sp, #12
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b608:	bf00      	nop
 800b60a:	370c      	adds	r7, #12
 800b60c:	46bd      	mov	sp, r7
 800b60e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b612:	4770      	bx	lr

0800b614 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b614:	b480      	push	{r7}
 800b616:	b083      	sub	sp, #12
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b61c:	bf00      	nop
 800b61e:	370c      	adds	r7, #12
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr

0800b628 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b628:	b480      	push	{r7}
 800b62a:	b085      	sub	sp, #20
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b636:	2b01      	cmp	r3, #1
 800b638:	d101      	bne.n	800b63e <HAL_UARTEx_DisableFifoMode+0x16>
 800b63a:	2302      	movs	r3, #2
 800b63c:	e027      	b.n	800b68e <HAL_UARTEx_DisableFifoMode+0x66>
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	2201      	movs	r2, #1
 800b642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2224      	movs	r2, #36	@ 0x24
 800b64a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	681a      	ldr	r2, [r3, #0]
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f022 0201 	bic.w	r2, r2, #1
 800b664:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b66c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2200      	movs	r2, #0
 800b672:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	68fa      	ldr	r2, [r7, #12]
 800b67a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2220      	movs	r2, #32
 800b680:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2200      	movs	r2, #0
 800b688:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b68c:	2300      	movs	r3, #0
}
 800b68e:	4618      	mov	r0, r3
 800b690:	3714      	adds	r7, #20
 800b692:	46bd      	mov	sp, r7
 800b694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b698:	4770      	bx	lr

0800b69a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b69a:	b580      	push	{r7, lr}
 800b69c:	b084      	sub	sp, #16
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	6078      	str	r0, [r7, #4]
 800b6a2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b6aa:	2b01      	cmp	r3, #1
 800b6ac:	d101      	bne.n	800b6b2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b6ae:	2302      	movs	r3, #2
 800b6b0:	e02d      	b.n	800b70e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	2201      	movs	r2, #1
 800b6b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	2224      	movs	r2, #36	@ 0x24
 800b6be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	f022 0201 	bic.w	r2, r2, #1
 800b6d8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	689b      	ldr	r3, [r3, #8]
 800b6e0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	683a      	ldr	r2, [r7, #0]
 800b6ea:	430a      	orrs	r2, r1
 800b6ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	f000 f850 	bl	800b794 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	68fa      	ldr	r2, [r7, #12]
 800b6fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	2220      	movs	r2, #32
 800b700:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	2200      	movs	r2, #0
 800b708:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b70c:	2300      	movs	r3, #0
}
 800b70e:	4618      	mov	r0, r3
 800b710:	3710      	adds	r7, #16
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}

0800b716 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b716:	b580      	push	{r7, lr}
 800b718:	b084      	sub	sp, #16
 800b71a:	af00      	add	r7, sp, #0
 800b71c:	6078      	str	r0, [r7, #4]
 800b71e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b726:	2b01      	cmp	r3, #1
 800b728:	d101      	bne.n	800b72e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b72a:	2302      	movs	r3, #2
 800b72c:	e02d      	b.n	800b78a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2201      	movs	r2, #1
 800b732:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	2224      	movs	r2, #36	@ 0x24
 800b73a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	681a      	ldr	r2, [r3, #0]
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	f022 0201 	bic.w	r2, r2, #1
 800b754:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	689b      	ldr	r3, [r3, #8]
 800b75c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	683a      	ldr	r2, [r7, #0]
 800b766:	430a      	orrs	r2, r1
 800b768:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	f000 f812 	bl	800b794 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	68fa      	ldr	r2, [r7, #12]
 800b776:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2220      	movs	r2, #32
 800b77c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	2200      	movs	r2, #0
 800b784:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b788:	2300      	movs	r3, #0
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	3710      	adds	r7, #16
 800b78e:	46bd      	mov	sp, r7
 800b790:	bd80      	pop	{r7, pc}
	...

0800b794 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b794:	b480      	push	{r7}
 800b796:	b085      	sub	sp, #20
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d108      	bne.n	800b7b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b7b4:	e031      	b.n	800b81a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b7b6:	2308      	movs	r3, #8
 800b7b8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b7ba:	2308      	movs	r3, #8
 800b7bc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	689b      	ldr	r3, [r3, #8]
 800b7c4:	0e5b      	lsrs	r3, r3, #25
 800b7c6:	b2db      	uxtb	r3, r3
 800b7c8:	f003 0307 	and.w	r3, r3, #7
 800b7cc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	689b      	ldr	r3, [r3, #8]
 800b7d4:	0f5b      	lsrs	r3, r3, #29
 800b7d6:	b2db      	uxtb	r3, r3
 800b7d8:	f003 0307 	and.w	r3, r3, #7
 800b7dc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b7de:	7bbb      	ldrb	r3, [r7, #14]
 800b7e0:	7b3a      	ldrb	r2, [r7, #12]
 800b7e2:	4911      	ldr	r1, [pc, #68]	@ (800b828 <UARTEx_SetNbDataToProcess+0x94>)
 800b7e4:	5c8a      	ldrb	r2, [r1, r2]
 800b7e6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b7ea:	7b3a      	ldrb	r2, [r7, #12]
 800b7ec:	490f      	ldr	r1, [pc, #60]	@ (800b82c <UARTEx_SetNbDataToProcess+0x98>)
 800b7ee:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b7f0:	fb93 f3f2 	sdiv	r3, r3, r2
 800b7f4:	b29a      	uxth	r2, r3
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b7fc:	7bfb      	ldrb	r3, [r7, #15]
 800b7fe:	7b7a      	ldrb	r2, [r7, #13]
 800b800:	4909      	ldr	r1, [pc, #36]	@ (800b828 <UARTEx_SetNbDataToProcess+0x94>)
 800b802:	5c8a      	ldrb	r2, [r1, r2]
 800b804:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b808:	7b7a      	ldrb	r2, [r7, #13]
 800b80a:	4908      	ldr	r1, [pc, #32]	@ (800b82c <UARTEx_SetNbDataToProcess+0x98>)
 800b80c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b80e:	fb93 f3f2 	sdiv	r3, r3, r2
 800b812:	b29a      	uxth	r2, r3
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b81a:	bf00      	nop
 800b81c:	3714      	adds	r7, #20
 800b81e:	46bd      	mov	sp, r7
 800b820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b824:	4770      	bx	lr
 800b826:	bf00      	nop
 800b828:	08016854 	.word	0x08016854
 800b82c:	0801685c 	.word	0x0801685c

0800b830 <rt_roundd_snf>:
static boolean_T resultZC0;
static boolean_T resultZC1;
static boolean_T resultZC2;
static boolean_T resultZC3;
real_T rt_roundd_snf(real_T u)
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b084      	sub	sp, #16
 800b834:	af00      	add	r7, sp, #0
 800b836:	ed87 0b00 	vstr	d0, [r7]
  real_T y;
  if (fabs(u) < 4.503599627370496E+15) {
 800b83a:	6838      	ldr	r0, [r7, #0]
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b842:	f04f 0200 	mov.w	r2, #0
 800b846:	4b2f      	ldr	r3, [pc, #188]	@ (800b904 <rt_roundd_snf+0xd4>)
 800b848:	f7f5 f970 	bl	8000b2c <__aeabi_dcmplt>
 800b84c:	4603      	mov	r3, r0
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d048      	beq.n	800b8e4 <rt_roundd_snf+0xb4>
    if (u >= 0.5) {
 800b852:	f04f 0200 	mov.w	r2, #0
 800b856:	4b2c      	ldr	r3, [pc, #176]	@ (800b908 <rt_roundd_snf+0xd8>)
 800b858:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b85c:	f7f5 f97a 	bl	8000b54 <__aeabi_dcmpge>
 800b860:	4603      	mov	r3, r0
 800b862:	2b00      	cmp	r3, #0
 800b864:	d013      	beq.n	800b88e <rt_roundd_snf+0x5e>
      y = floor(u + 0.5);
 800b866:	f04f 0200 	mov.w	r2, #0
 800b86a:	4b27      	ldr	r3, [pc, #156]	@ (800b908 <rt_roundd_snf+0xd8>)
 800b86c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b870:	f7f4 fd34 	bl	80002dc <__adddf3>
 800b874:	4602      	mov	r2, r0
 800b876:	460b      	mov	r3, r1
 800b878:	ec43 2b17 	vmov	d7, r2, r3
 800b87c:	eeb0 0a47 	vmov.f32	s0, s14
 800b880:	eef0 0a67 	vmov.f32	s1, s15
 800b884:	f00a fbfc 	bl	8016080 <floor>
 800b888:	ed87 0b02 	vstr	d0, [r7, #8]
 800b88c:	e02e      	b.n	800b8ec <rt_roundd_snf+0xbc>
    } else if (u > -0.5) {
 800b88e:	f04f 0200 	mov.w	r2, #0
 800b892:	4b1e      	ldr	r3, [pc, #120]	@ (800b90c <rt_roundd_snf+0xdc>)
 800b894:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b898:	f7f5 f966 	bl	8000b68 <__aeabi_dcmpgt>
 800b89c:	4603      	mov	r3, r0
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d00c      	beq.n	800b8bc <rt_roundd_snf+0x8c>
      y = u * 0.0;
 800b8a2:	f04f 0200 	mov.w	r2, #0
 800b8a6:	f04f 0300 	mov.w	r3, #0
 800b8aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b8ae:	f7f4 fecb 	bl	8000648 <__aeabi_dmul>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	460b      	mov	r3, r1
 800b8b6:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800b8ba:	e017      	b.n	800b8ec <rt_roundd_snf+0xbc>
    } else {
      y = ceil(u - 0.5);
 800b8bc:	f04f 0200 	mov.w	r2, #0
 800b8c0:	4b11      	ldr	r3, [pc, #68]	@ (800b908 <rt_roundd_snf+0xd8>)
 800b8c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b8c6:	f7f4 fd07 	bl	80002d8 <__aeabi_dsub>
 800b8ca:	4602      	mov	r2, r0
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	ec43 2b17 	vmov	d7, r2, r3
 800b8d2:	eeb0 0a47 	vmov.f32	s0, s14
 800b8d6:	eef0 0a67 	vmov.f32	s1, s15
 800b8da:	f00a fb55 	bl	8015f88 <ceil>
 800b8de:	ed87 0b02 	vstr	d0, [r7, #8]
 800b8e2:	e003      	b.n	800b8ec <rt_roundd_snf+0xbc>
    }
  } else {
    y = u;
 800b8e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8e8:	e9c7 2302 	strd	r2, r3, [r7, #8]
  }

  return y;
 800b8ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b8f0:	ec43 2b17 	vmov	d7, r2, r3
}
 800b8f4:	eeb0 0a47 	vmov.f32	s0, s14
 800b8f8:	eef0 0a67 	vmov.f32	s1, s15
 800b8fc:	3710      	adds	r7, #16
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}
 800b902:	bf00      	nop
 800b904:	43300000 	.word	0x43300000
 800b908:	3fe00000 	.word	0x3fe00000
 800b90c:	bfe00000 	.word	0xbfe00000

0800b910 <SupervisorB1_checkTempTimeout>:

/* Function for Chart: '<Root>/Monitor Board Local Status' */
static boolean_T SupervisorB1_checkTempTimeout(uint32_T now_ms, uint32_T
  temp_last_valid_ms, real32_T temperature_degC)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b086      	sub	sp, #24
 800b914:	af00      	add	r7, sp, #0
 800b916:	60f8      	str	r0, [r7, #12]
 800b918:	60b9      	str	r1, [r7, #8]
 800b91a:	ed87 0a01 	vstr	s0, [r7, #4]
  uint32_T dt_s;
  dt_s = now_ms -
 800b91e:	68fa      	ldr	r2, [r7, #12]
 800b920:	68bb      	ldr	r3, [r7, #8]
 800b922:	1ad3      	subs	r3, r2, r3
 800b924:	617b      	str	r3, [r7, #20]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ temp_last_valid_ms;
  if (dt_s > now_ms) {
 800b926:	697a      	ldr	r2, [r7, #20]
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	429a      	cmp	r2, r3
 800b92c:	d901      	bls.n	800b932 <SupervisorB1_checkTempTimeout+0x22>
    dt_s = 0U;
 800b92e:	2300      	movs	r3, #0
 800b930:	617b      	str	r3, [r7, #20]
  }

  dt_s = (uint32_T)rt_roundd_snf((real_T)dt_s / 1000.0);
 800b932:	6978      	ldr	r0, [r7, #20]
 800b934:	f7f4 fe0e 	bl	8000554 <__aeabi_ui2d>
 800b938:	f04f 0200 	mov.w	r2, #0
 800b93c:	4b17      	ldr	r3, [pc, #92]	@ (800b99c <SupervisorB1_checkTempTimeout+0x8c>)
 800b93e:	f7f4 ffad 	bl	800089c <__aeabi_ddiv>
 800b942:	4602      	mov	r2, r0
 800b944:	460b      	mov	r3, r1
 800b946:	ec43 2b17 	vmov	d7, r2, r3
 800b94a:	eeb0 0a47 	vmov.f32	s0, s14
 800b94e:	eef0 0a67 	vmov.f32	s1, s15
 800b952:	f7ff ff6d 	bl	800b830 <rt_roundd_snf>
 800b956:	ec53 2b10 	vmov	r2, r3, d0
 800b95a:	4610      	mov	r0, r2
 800b95c:	4619      	mov	r1, r3
 800b95e:	f7f5 f94b 	bl	8000bf8 <__aeabi_d2uiz>
 800b962:	4603      	mov	r3, r0
 800b964:	617b      	str	r3, [r7, #20]
  return (!(dt_s < 0.5)) && (temperature_degC + (real32_T)dt_s >= 65.0F);
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d011      	beq.n	800b990 <SupervisorB1_checkTempTimeout+0x80>
 800b96c:	697b      	ldr	r3, [r7, #20]
 800b96e:	ee07 3a90 	vmov	s15, r3
 800b972:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b976:	edd7 7a01 	vldr	s15, [r7, #4]
 800b97a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b97e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800b9a0 <SupervisorB1_checkTempTimeout+0x90>
 800b982:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b98a:	db01      	blt.n	800b990 <SupervisorB1_checkTempTimeout+0x80>
 800b98c:	2301      	movs	r3, #1
 800b98e:	e000      	b.n	800b992 <SupervisorB1_checkTempTimeout+0x82>
 800b990:	2300      	movs	r3, #0
 800b992:	b2db      	uxtb	r3, r3
}
 800b994:	4618      	mov	r0, r3
 800b996:	3718      	adds	r7, #24
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	408f4000 	.word	0x408f4000
 800b9a0:	42820000 	.word	0x42820000

0800b9a4 <SupervisorB1_MonitorTemperature>:

/* Function for Chart: '<Root>/Monitor Board Local Status' */
static void SupervisorB1_MonitorTemperature(const BoardHealthSnapshot_t
  *BusConversion_InsertedFor_Monit, TemperatureStatus *temp_status)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b082      	sub	sp, #8
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
 800b9ac:	6039      	str	r1, [r7, #0]
  switch (SupervisorB1_DW.is_MonitorTemperature) {
 800b9ae:	4b96      	ldr	r3, [pc, #600]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800b9b0:	f893 30b5 	ldrb.w	r3, [r3, #181]	@ 0xb5
 800b9b4:	2b03      	cmp	r3, #3
 800b9b6:	f000 80ce 	beq.w	800bb56 <SupervisorB1_MonitorTemperature+0x1b2>
 800b9ba:	2b03      	cmp	r3, #3
 800b9bc:	f300 812e 	bgt.w	800bc1c <SupervisorB1_MonitorTemperature+0x278>
 800b9c0:	2b01      	cmp	r3, #1
 800b9c2:	d002      	beq.n	800b9ca <SupervisorB1_MonitorTemperature+0x26>
 800b9c4:	2b02      	cmp	r3, #2
 800b9c6:	d03a      	beq.n	800ba3e <SupervisorB1_MonitorTemperature+0x9a>
 800b9c8:	e128      	b.n	800bc1c <SupervisorB1_MonitorTemperature+0x278>
   case Supervi_IN_Temperature_critical:
    *temp_status = TEMP_HEALTH_CRITICAL;
 800b9ca:	683b      	ldr	r3, [r7, #0]
 800b9cc:	2202      	movs	r2, #2
 800b9ce:	701a      	strb	r2, [r3, #0]
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	edd3 7a00 	vldr	s15, [r3]
 800b9d6:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 800bc18 <SupervisorB1_MonitorTemperature+0x274>
 800b9da:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9e2:	bf4c      	ite	mi
 800b9e4:	2301      	movmi	r3, #1
 800b9e6:	2300      	movpl	r3, #0
 800b9e8:	b2db      	uxtb	r3, r3
 800b9ea:	f083 0301 	eor.w	r3, r3, #1
 800b9ee:	b2db      	uxtb	r3, r3
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d013      	beq.n	800ba1c <SupervisorB1_MonitorTemperature+0x78>
        (!(BusConversion_InsertedFor_Monit->temperature_degC > 0.0F))) {
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	edd3 7a00 	vldr	s15, [r3]
 800b9fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b9fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba02:	bfcc      	ite	gt
 800ba04:	2301      	movgt	r3, #1
 800ba06:	2300      	movle	r3, #0
 800ba08:	b2db      	uxtb	r3, r3
 800ba0a:	f083 0301 	eor.w	r3, r3, #1
 800ba0e:	b2db      	uxtb	r3, r3
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d003      	beq.n	800ba1c <SupervisorB1_MonitorTemperature+0x78>
      SupervisorB1_DW.durationCounter_1_kv = 0U;
 800ba14:	4b7c      	ldr	r3, [pc, #496]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800ba16:	2200      	movs	r2, #0
 800ba18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }

    if (SupervisorB1_DW.durationCounter_1_kv > 250U) {
 800ba1c:	4b7a      	ldr	r3, [pc, #488]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800ba1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba22:	2bfa      	cmp	r3, #250	@ 0xfa
 800ba24:	f240 8131 	bls.w	800bc8a <SupervisorB1_MonitorTemperature+0x2e6>
      SupervisorB1_DW.durationCounter_1_a = 0U;
 800ba28:	4b77      	ldr	r3, [pc, #476]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	67da      	str	r2, [r3, #124]	@ 0x7c
      SupervisorB1_DW.is_MonitorTemperature = SupervisorB1_IN_Temperature_ok;
 800ba2e:	4b76      	ldr	r3, [pc, #472]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800ba30:	2203      	movs	r2, #3
 800ba32:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
      *temp_status = TEMP_HEALTH_OK;
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	701a      	strb	r2, [r3, #0]
    }
    break;
 800ba3c:	e125      	b.n	800bc8a <SupervisorB1_MonitorTemperature+0x2e6>

   case Supervi_IN_Temperature_degraded:
    *temp_status = TEMP_HEALTH_DEGRADED;
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	2201      	movs	r2, #1
 800ba42:	701a      	strb	r2, [r3, #0]
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	edd3 7a00 	vldr	s15, [r3]
 800ba4a:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 800bc18 <SupervisorB1_MonitorTemperature+0x274>
 800ba4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ba52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba56:	bf4c      	ite	mi
 800ba58:	2301      	movmi	r3, #1
 800ba5a:	2300      	movpl	r3, #0
 800ba5c:	b2db      	uxtb	r3, r3
 800ba5e:	f083 0301 	eor.w	r3, r3, #1
 800ba62:	b2db      	uxtb	r3, r3
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d012      	beq.n	800ba8e <SupervisorB1_MonitorTemperature+0xea>
        (!(BusConversion_InsertedFor_Monit->temperature_degC > 0.0F))) {
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	edd3 7a00 	vldr	s15, [r3]
 800ba6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ba72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba76:	bfcc      	ite	gt
 800ba78:	2301      	movgt	r3, #1
 800ba7a:	2300      	movle	r3, #0
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	f083 0301 	eor.w	r3, r3, #1
 800ba82:	b2db      	uxtb	r3, r3
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d002      	beq.n	800ba8e <SupervisorB1_MonitorTemperature+0xea>
      SupervisorB1_DW.durationCounter_1_k = 0U;
 800ba88:	4b5f      	ldr	r3, [pc, #380]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800ba8a:	2200      	movs	r2, #0
 800ba8c:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    if (SupervisorB1_DW.durationCounter_1_k > 500U) {
 800ba8e:	4b5e      	ldr	r3, [pc, #376]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800ba90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ba92:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800ba96:	d90a      	bls.n	800baae <SupervisorB1_MonitorTemperature+0x10a>
      SupervisorB1_DW.durationCounter_1_a = 0U;
 800ba98:	4b5b      	ldr	r3, [pc, #364]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	67da      	str	r2, [r3, #124]	@ 0x7c
      SupervisorB1_DW.is_MonitorTemperature = SupervisorB1_IN_Temperature_ok;
 800ba9e:	4b5a      	ldr	r3, [pc, #360]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800baa0:	2203      	movs	r2, #3
 800baa2:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
      *temp_status = TEMP_HEALTH_OK;
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	2200      	movs	r2, #0
 800baaa:	701a      	strb	r2, [r3, #0]
        SupervisorB1_DW.durationCounter_1 = 0U;
        SupervisorB1_DW.is_MonitorTemperature = Supervis_IN_Temperature_timeout;
        *temp_status = TEMP_HEALTH_CRITICAL;
      }
    }
    break;
 800baac:	e0ef      	b.n	800bc8e <SupervisorB1_MonitorTemperature+0x2ea>
      if ((!(BusConversion_InsertedFor_Monit->temperature_degC > 65.0F)) &&
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	edd3 7a00 	vldr	s15, [r3]
 800bab4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800bc0c <SupervisorB1_MonitorTemperature+0x268>
 800bab8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800babc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bac0:	bfcc      	ite	gt
 800bac2:	2301      	movgt	r3, #1
 800bac4:	2300      	movle	r3, #0
 800bac6:	b2db      	uxtb	r3, r3
 800bac8:	f083 0301 	eor.w	r3, r3, #1
 800bacc:	b2db      	uxtb	r3, r3
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d015      	beq.n	800bafe <SupervisorB1_MonitorTemperature+0x15a>
          (!(BusConversion_InsertedFor_Monit->temperature_degC < -15.0F))) {
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	edd3 7a00 	vldr	s15, [r3]
 800bad8:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 800badc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bae4:	bf4c      	ite	mi
 800bae6:	2301      	movmi	r3, #1
 800bae8:	2300      	movpl	r3, #0
 800baea:	b2db      	uxtb	r3, r3
 800baec:	f083 0301 	eor.w	r3, r3, #1
 800baf0:	b2db      	uxtb	r3, r3
      if ((!(BusConversion_InsertedFor_Monit->temperature_degC > 65.0F)) &&
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d003      	beq.n	800bafe <SupervisorB1_MonitorTemperature+0x15a>
        SupervisorB1_DW.durationCounter_2 = 0U;
 800baf6:	4b44      	ldr	r3, [pc, #272]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800baf8:	2200      	movs	r2, #0
 800bafa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      if (SupervisorB1_DW.durationCounter_2 > 200U) {
 800bafe:	4b42      	ldr	r3, [pc, #264]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bb00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bb04:	2bc8      	cmp	r3, #200	@ 0xc8
 800bb06:	d90b      	bls.n	800bb20 <SupervisorB1_MonitorTemperature+0x17c>
        SupervisorB1_DW.durationCounter_1_kv = 0U;
 800bb08:	4b3f      	ldr	r3, [pc, #252]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        SupervisorB1_DW.is_MonitorTemperature = Supervi_IN_Temperature_critical;
 800bb10:	4b3d      	ldr	r3, [pc, #244]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bb12:	2201      	movs	r2, #1
 800bb14:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
        *temp_status = TEMP_HEALTH_CRITICAL;
 800bb18:	683b      	ldr	r3, [r7, #0]
 800bb1a:	2202      	movs	r2, #2
 800bb1c:	701a      	strb	r2, [r3, #0]
    break;
 800bb1e:	e0b6      	b.n	800bc8e <SupervisorB1_MonitorTemperature+0x2ea>
      } else if (SupervisorB1_checkTempTimeout(SupervisorB1_U.now_ms,
 800bb20:	4b3b      	ldr	r3, [pc, #236]	@ (800bc10 <SupervisorB1_MonitorTemperature+0x26c>)
 800bb22:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
                  BusConversion_InsertedFor_Monit->temp_last_valid_ms,
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	68d9      	ldr	r1, [r3, #12]
                  BusConversion_InsertedFor_Monit->temperature_degC)) {
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	edd3 7a00 	vldr	s15, [r3]
      } else if (SupervisorB1_checkTempTimeout(SupervisorB1_U.now_ms,
 800bb2e:	eeb0 0a67 	vmov.f32	s0, s15
 800bb32:	4610      	mov	r0, r2
 800bb34:	f7ff feec 	bl	800b910 <SupervisorB1_checkTempTimeout>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	f000 80a7 	beq.w	800bc8e <SupervisorB1_MonitorTemperature+0x2ea>
        SupervisorB1_DW.durationCounter_1 = 0U;
 800bb40:	4b31      	ldr	r3, [pc, #196]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bb42:	2200      	movs	r2, #0
 800bb44:	675a      	str	r2, [r3, #116]	@ 0x74
        SupervisorB1_DW.is_MonitorTemperature = Supervis_IN_Temperature_timeout;
 800bb46:	4b30      	ldr	r3, [pc, #192]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bb48:	2204      	movs	r2, #4
 800bb4a:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
        *temp_status = TEMP_HEALTH_CRITICAL;
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	2202      	movs	r2, #2
 800bb52:	701a      	strb	r2, [r3, #0]
    break;
 800bb54:	e09b      	b.n	800bc8e <SupervisorB1_MonitorTemperature+0x2ea>

   case SupervisorB1_IN_Temperature_ok:
    *temp_status = TEMP_HEALTH_OK;
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	2200      	movs	r2, #0
 800bb5a:	701a      	strb	r2, [r3, #0]
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC > 55.0F)) &&
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	edd3 7a00 	vldr	s15, [r3]
 800bb62:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800bc14 <SupervisorB1_MonitorTemperature+0x270>
 800bb66:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb6e:	bfcc      	ite	gt
 800bb70:	2301      	movgt	r3, #1
 800bb72:	2300      	movle	r3, #0
 800bb74:	b2db      	uxtb	r3, r3
 800bb76:	f083 0301 	eor.w	r3, r3, #1
 800bb7a:	b2db      	uxtb	r3, r3
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d014      	beq.n	800bbaa <SupervisorB1_MonitorTemperature+0x206>
        (!(BusConversion_InsertedFor_Monit->temperature_degC < -5.0F))) {
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	edd3 7a00 	vldr	s15, [r3]
 800bb86:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800bb8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bb8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb92:	bf4c      	ite	mi
 800bb94:	2301      	movmi	r3, #1
 800bb96:	2300      	movpl	r3, #0
 800bb98:	b2db      	uxtb	r3, r3
 800bb9a:	f083 0301 	eor.w	r3, r3, #1
 800bb9e:	b2db      	uxtb	r3, r3
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC > 55.0F)) &&
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d002      	beq.n	800bbaa <SupervisorB1_MonitorTemperature+0x206>
      SupervisorB1_DW.durationCounter_1_a = 0U;
 800bba4:	4b18      	ldr	r3, [pc, #96]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bba6:	2200      	movs	r2, #0
 800bba8:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    if (SupervisorB1_DW.durationCounter_1_a > 500U) {
 800bbaa:	4b17      	ldr	r3, [pc, #92]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bbac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bbae:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800bbb2:	d90e      	bls.n	800bbd2 <SupervisorB1_MonitorTemperature+0x22e>
      SupervisorB1_DW.durationCounter_2 = 0U;
 800bbb4:	4b14      	ldr	r3, [pc, #80]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      SupervisorB1_DW.durationCounter_1_k = 0U;
 800bbbc:	4b12      	ldr	r3, [pc, #72]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	679a      	str	r2, [r3, #120]	@ 0x78
      SupervisorB1_DW.is_MonitorTemperature = Supervi_IN_Temperature_degraded;
 800bbc2:	4b11      	ldr	r3, [pc, #68]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bbc4:	2202      	movs	r2, #2
 800bbc6:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
      *temp_status = TEMP_HEALTH_DEGRADED;
 800bbca:	683b      	ldr	r3, [r7, #0]
 800bbcc:	2201      	movs	r2, #1
 800bbce:	701a      	strb	r2, [r3, #0]
                BusConversion_InsertedFor_Monit->temperature_degC)) {
      SupervisorB1_DW.durationCounter_1 = 0U;
      SupervisorB1_DW.is_MonitorTemperature = Supervis_IN_Temperature_timeout;
      *temp_status = TEMP_HEALTH_CRITICAL;
    }
    break;
 800bbd0:	e05f      	b.n	800bc92 <SupervisorB1_MonitorTemperature+0x2ee>
    } else if (SupervisorB1_checkTempTimeout(SupervisorB1_U.now_ms,
 800bbd2:	4b0f      	ldr	r3, [pc, #60]	@ (800bc10 <SupervisorB1_MonitorTemperature+0x26c>)
 800bbd4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
                BusConversion_InsertedFor_Monit->temp_last_valid_ms,
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	68d9      	ldr	r1, [r3, #12]
                BusConversion_InsertedFor_Monit->temperature_degC)) {
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	edd3 7a00 	vldr	s15, [r3]
    } else if (SupervisorB1_checkTempTimeout(SupervisorB1_U.now_ms,
 800bbe0:	eeb0 0a67 	vmov.f32	s0, s15
 800bbe4:	4610      	mov	r0, r2
 800bbe6:	f7ff fe93 	bl	800b910 <SupervisorB1_checkTempTimeout>
 800bbea:	4603      	mov	r3, r0
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d050      	beq.n	800bc92 <SupervisorB1_MonitorTemperature+0x2ee>
      SupervisorB1_DW.durationCounter_1 = 0U;
 800bbf0:	4b05      	ldr	r3, [pc, #20]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	675a      	str	r2, [r3, #116]	@ 0x74
      SupervisorB1_DW.is_MonitorTemperature = Supervis_IN_Temperature_timeout;
 800bbf6:	4b04      	ldr	r3, [pc, #16]	@ (800bc08 <SupervisorB1_MonitorTemperature+0x264>)
 800bbf8:	2204      	movs	r2, #4
 800bbfa:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
      *temp_status = TEMP_HEALTH_CRITICAL;
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	2202      	movs	r2, #2
 800bc02:	701a      	strb	r2, [r3, #0]
    break;
 800bc04:	e045      	b.n	800bc92 <SupervisorB1_MonitorTemperature+0x2ee>
 800bc06:	bf00      	nop
 800bc08:	20004c78 	.word	0x20004c78
 800bc0c:	42820000 	.word	0x42820000
 800bc10:	20004d54 	.word	0x20004d54
 800bc14:	425c0000 	.word	0x425c0000
 800bc18:	42480000 	.word	0x42480000

   default:
    /* case IN_Temperature_timeout: */
    *temp_status = TEMP_HEALTH_CRITICAL;
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	2202      	movs	r2, #2
 800bc20:	701a      	strb	r2, [r3, #0]
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	edd3 7a00 	vldr	s15, [r3]
 800bc28:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 800bc18 <SupervisorB1_MonitorTemperature+0x274>
 800bc2c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bc30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc34:	bf4c      	ite	mi
 800bc36:	2301      	movmi	r3, #1
 800bc38:	2300      	movpl	r3, #0
 800bc3a:	b2db      	uxtb	r3, r3
 800bc3c:	f083 0301 	eor.w	r3, r3, #1
 800bc40:	b2db      	uxtb	r3, r3
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d012      	beq.n	800bc6c <SupervisorB1_MonitorTemperature+0x2c8>
        (!(BusConversion_InsertedFor_Monit->temperature_degC > 0.0F))) {
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	edd3 7a00 	vldr	s15, [r3]
 800bc4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800bc50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc54:	bfcc      	ite	gt
 800bc56:	2301      	movgt	r3, #1
 800bc58:	2300      	movle	r3, #0
 800bc5a:	b2db      	uxtb	r3, r3
 800bc5c:	f083 0301 	eor.w	r3, r3, #1
 800bc60:	b2db      	uxtb	r3, r3
    if ((!(BusConversion_InsertedFor_Monit->temperature_degC < 50.0F)) &&
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d002      	beq.n	800bc6c <SupervisorB1_MonitorTemperature+0x2c8>
      SupervisorB1_DW.durationCounter_1 = 0U;
 800bc66:	4b0e      	ldr	r3, [pc, #56]	@ (800bca0 <SupervisorB1_MonitorTemperature+0x2fc>)
 800bc68:	2200      	movs	r2, #0
 800bc6a:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    if (SupervisorB1_DW.durationCounter_1 > 250U) {
 800bc6c:	4b0c      	ldr	r3, [pc, #48]	@ (800bca0 <SupervisorB1_MonitorTemperature+0x2fc>)
 800bc6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bc70:	2bfa      	cmp	r3, #250	@ 0xfa
 800bc72:	d910      	bls.n	800bc96 <SupervisorB1_MonitorTemperature+0x2f2>
      SupervisorB1_DW.durationCounter_1_a = 0U;
 800bc74:	4b0a      	ldr	r3, [pc, #40]	@ (800bca0 <SupervisorB1_MonitorTemperature+0x2fc>)
 800bc76:	2200      	movs	r2, #0
 800bc78:	67da      	str	r2, [r3, #124]	@ 0x7c
      SupervisorB1_DW.is_MonitorTemperature = SupervisorB1_IN_Temperature_ok;
 800bc7a:	4b09      	ldr	r3, [pc, #36]	@ (800bca0 <SupervisorB1_MonitorTemperature+0x2fc>)
 800bc7c:	2203      	movs	r2, #3
 800bc7e:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
      *temp_status = TEMP_HEALTH_OK;
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	2200      	movs	r2, #0
 800bc86:	701a      	strb	r2, [r3, #0]
    }
    break;
 800bc88:	e005      	b.n	800bc96 <SupervisorB1_MonitorTemperature+0x2f2>
    break;
 800bc8a:	bf00      	nop
 800bc8c:	e004      	b.n	800bc98 <SupervisorB1_MonitorTemperature+0x2f4>
    break;
 800bc8e:	bf00      	nop
 800bc90:	e002      	b.n	800bc98 <SupervisorB1_MonitorTemperature+0x2f4>
    break;
 800bc92:	bf00      	nop
 800bc94:	e000      	b.n	800bc98 <SupervisorB1_MonitorTemperature+0x2f4>
    break;
 800bc96:	bf00      	nop
  }
}
 800bc98:	bf00      	nop
 800bc9a:	3708      	adds	r7, #8
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}
 800bca0:	20004c78 	.word	0x20004c78
 800bca4:	00000000 	.word	0x00000000

0800bca8 <SupervisorB_checkBatteryTimeout>:

/* Function for Chart: '<Root>/Monitor Board Local Status' */
static boolean_T SupervisorB_checkBatteryTimeout(uint32_T now_ms, uint32_T
  batt_last_valid_ms, real32_T batt_pct_last)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b086      	sub	sp, #24
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	60f8      	str	r0, [r7, #12]
 800bcb0:	60b9      	str	r1, [r7, #8]
 800bcb2:	ed87 0a01 	vstr	s0, [r7, #4]
  uint32_T dt_s;
  boolean_T timeout_fault;
  dt_s = now_ms -
 800bcb6:	68fa      	ldr	r2, [r7, #12]
 800bcb8:	68bb      	ldr	r3, [r7, #8]
 800bcba:	1ad3      	subs	r3, r2, r3
 800bcbc:	617b      	str	r3, [r7, #20]
    /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
    /*MW:OvSatOk*/ batt_last_valid_ms;
  if (dt_s > now_ms) {
 800bcbe:	697a      	ldr	r2, [r7, #20]
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d901      	bls.n	800bcca <SupervisorB_checkBatteryTimeout+0x22>
    dt_s = 0U;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	617b      	str	r3, [r7, #20]
  }

  dt_s = (uint32_T)rt_roundd_snf((real_T)dt_s / 1000.0);
 800bcca:	6978      	ldr	r0, [r7, #20]
 800bccc:	f7f4 fc42 	bl	8000554 <__aeabi_ui2d>
 800bcd0:	f04f 0200 	mov.w	r2, #0
 800bcd4:	4b38      	ldr	r3, [pc, #224]	@ (800bdb8 <SupervisorB_checkBatteryTimeout+0x110>)
 800bcd6:	f7f4 fde1 	bl	800089c <__aeabi_ddiv>
 800bcda:	4602      	mov	r2, r0
 800bcdc:	460b      	mov	r3, r1
 800bcde:	ec43 2b17 	vmov	d7, r2, r3
 800bce2:	eeb0 0a47 	vmov.f32	s0, s14
 800bce6:	eef0 0a67 	vmov.f32	s1, s15
 800bcea:	f7ff fda1 	bl	800b830 <rt_roundd_snf>
 800bcee:	ec53 2b10 	vmov	r2, r3, d0
 800bcf2:	4610      	mov	r0, r2
 800bcf4:	4619      	mov	r1, r3
 800bcf6:	f7f4 ff7f 	bl	8000bf8 <__aeabi_d2uiz>
 800bcfa:	4603      	mov	r3, r0
 800bcfc:	617b      	str	r3, [r7, #20]
  if (dt_s < 0.5) {
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d102      	bne.n	800bd0a <SupervisorB_checkBatteryTimeout+0x62>
    timeout_fault = false;
 800bd04:	2300      	movs	r3, #0
 800bd06:	74fb      	strb	r3, [r7, #19]
 800bd08:	e048      	b.n	800bd9c <SupervisorB_checkBatteryTimeout+0xf4>
  } else {
    timeout_fault = (batt_pct_last - (real32_T)((uint32_T)rt_roundd_snf
      (rt_roundd_snf((real_T)dt_s / 3600.0) * 50.0 / 3.3) * 100U) <= 23.0F);
 800bd0a:	6978      	ldr	r0, [r7, #20]
 800bd0c:	f7f4 fc22 	bl	8000554 <__aeabi_ui2d>
 800bd10:	a325      	add	r3, pc, #148	@ (adr r3, 800bda8 <SupervisorB_checkBatteryTimeout+0x100>)
 800bd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd16:	f7f4 fdc1 	bl	800089c <__aeabi_ddiv>
 800bd1a:	4602      	mov	r2, r0
 800bd1c:	460b      	mov	r3, r1
 800bd1e:	ec43 2b17 	vmov	d7, r2, r3
 800bd22:	eeb0 0a47 	vmov.f32	s0, s14
 800bd26:	eef0 0a67 	vmov.f32	s1, s15
 800bd2a:	f7ff fd81 	bl	800b830 <rt_roundd_snf>
 800bd2e:	ec51 0b10 	vmov	r0, r1, d0
 800bd32:	f04f 0200 	mov.w	r2, #0
 800bd36:	4b21      	ldr	r3, [pc, #132]	@ (800bdbc <SupervisorB_checkBatteryTimeout+0x114>)
 800bd38:	f7f4 fc86 	bl	8000648 <__aeabi_dmul>
 800bd3c:	4602      	mov	r2, r0
 800bd3e:	460b      	mov	r3, r1
 800bd40:	4610      	mov	r0, r2
 800bd42:	4619      	mov	r1, r3
    timeout_fault = (batt_pct_last - (real32_T)((uint32_T)rt_roundd_snf
 800bd44:	a31a      	add	r3, pc, #104	@ (adr r3, 800bdb0 <SupervisorB_checkBatteryTimeout+0x108>)
 800bd46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd4a:	f7f4 fda7 	bl	800089c <__aeabi_ddiv>
 800bd4e:	4602      	mov	r2, r0
 800bd50:	460b      	mov	r3, r1
 800bd52:	ec43 2b17 	vmov	d7, r2, r3
 800bd56:	eeb0 0a47 	vmov.f32	s0, s14
 800bd5a:	eef0 0a67 	vmov.f32	s1, s15
 800bd5e:	f7ff fd67 	bl	800b830 <rt_roundd_snf>
 800bd62:	ec53 2b10 	vmov	r2, r3, d0
 800bd66:	4610      	mov	r0, r2
 800bd68:	4619      	mov	r1, r3
 800bd6a:	f7f4 ff45 	bl	8000bf8 <__aeabi_d2uiz>
 800bd6e:	4603      	mov	r3, r0
      (rt_roundd_snf((real_T)dt_s / 3600.0) * 50.0 / 3.3) * 100U) <= 23.0F);
 800bd70:	2264      	movs	r2, #100	@ 0x64
 800bd72:	fb02 f303 	mul.w	r3, r2, r3
    timeout_fault = (batt_pct_last - (real32_T)((uint32_T)rt_roundd_snf
 800bd76:	ee07 3a90 	vmov	s15, r3
 800bd7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800bd7e:	ed97 7a01 	vldr	s14, [r7, #4]
 800bd82:	ee77 7a67 	vsub.f32	s15, s14, s15
      (rt_roundd_snf((real_T)dt_s / 3600.0) * 50.0 / 3.3) * 100U) <= 23.0F);
 800bd86:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 800bd8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bd8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd92:	bf94      	ite	ls
 800bd94:	2301      	movls	r3, #1
 800bd96:	2300      	movhi	r3, #0
 800bd98:	b2db      	uxtb	r3, r3
    timeout_fault = (batt_pct_last - (real32_T)((uint32_T)rt_roundd_snf
 800bd9a:	74fb      	strb	r3, [r7, #19]
  }

  return timeout_fault;
 800bd9c:	7cfb      	ldrb	r3, [r7, #19]
}
 800bd9e:	4618      	mov	r0, r3
 800bda0:	3718      	adds	r7, #24
 800bda2:	46bd      	mov	sp, r7
 800bda4:	bd80      	pop	{r7, pc}
 800bda6:	bf00      	nop
 800bda8:	00000000 	.word	0x00000000
 800bdac:	40ac2000 	.word	0x40ac2000
 800bdb0:	66666666 	.word	0x66666666
 800bdb4:	400a6666 	.word	0x400a6666
 800bdb8:	408f4000 	.word	0x408f4000
 800bdbc:	40490000 	.word	0x40490000

0800bdc0 <SupervisorB1_MonitorBattery>:

/* Function for Chart: '<Root>/Monitor Board Local Status' */
static void SupervisorB1_MonitorBattery(const BoardHealthSnapshot_t
  *BusConversion_InsertedFor_Monit, BatteryStatus *battery_status)
{
 800bdc0:	b580      	push	{r7, lr}
 800bdc2:	b082      	sub	sp, #8
 800bdc4:	af00      	add	r7, sp, #0
 800bdc6:	6078      	str	r0, [r7, #4]
 800bdc8:	6039      	str	r1, [r7, #0]
  switch (SupervisorB1_DW.is_MonitorBattery) {
 800bdca:	4b92      	ldr	r3, [pc, #584]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bdcc:	f893 30b6 	ldrb.w	r3, [r3, #182]	@ 0xb6
 800bdd0:	2b03      	cmp	r3, #3
 800bdd2:	f000 80a0 	beq.w	800bf16 <SupervisorB1_MonitorBattery+0x156>
 800bdd6:	2b03      	cmp	r3, #3
 800bdd8:	f300 80e6 	bgt.w	800bfa8 <SupervisorB1_MonitorBattery+0x1e8>
 800bddc:	2b01      	cmp	r3, #1
 800bdde:	d002      	beq.n	800bde6 <SupervisorB1_MonitorBattery+0x26>
 800bde0:	2b02      	cmp	r3, #2
 800bde2:	d02b      	beq.n	800be3c <SupervisorB1_MonitorBattery+0x7c>
 800bde4:	e0e0      	b.n	800bfa8 <SupervisorB1_MonitorBattery+0x1e8>
   case SupervisorB_IN_Battery_critical:
    *battery_status = BATTERY_HEALTH_CRITICAL;
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	2202      	movs	r2, #2
 800bdea:	701a      	strb	r2, [r3, #0]
    if (!(BusConversion_InsertedFor_Monit->battery_pct > 25.0F)) {
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	edd3 7a01 	vldr	s15, [r3, #4]
 800bdf2:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800bdf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bdfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdfe:	bfcc      	ite	gt
 800be00:	2301      	movgt	r3, #1
 800be02:	2300      	movle	r3, #0
 800be04:	b2db      	uxtb	r3, r3
 800be06:	f083 0301 	eor.w	r3, r3, #1
 800be0a:	b2db      	uxtb	r3, r3
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d003      	beq.n	800be18 <SupervisorB1_MonitorBattery+0x58>
      SupervisorB1_DW.durationCounter_1_i = 0U;
 800be10:	4b80      	ldr	r3, [pc, #512]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800be12:	2200      	movs	r2, #0
 800be14:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    if (SupervisorB1_DW.durationCounter_1_i > 250U) {
 800be18:	4b7e      	ldr	r3, [pc, #504]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800be1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800be1e:	2bfa      	cmp	r3, #250	@ 0xfa
 800be20:	f240 80ec 	bls.w	800bffc <SupervisorB1_MonitorBattery+0x23c>
      SupervisorB1_DW.durationCounter_1_l = 0U;
 800be24:	4b7b      	ldr	r3, [pc, #492]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800be26:	2200      	movs	r2, #0
 800be28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_ok;
 800be2c:	4b79      	ldr	r3, [pc, #484]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800be2e:	2203      	movs	r2, #3
 800be30:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
      *battery_status = BATTERY_HEALTH_OK;
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	2200      	movs	r2, #0
 800be38:	701a      	strb	r2, [r3, #0]
    }
    break;
 800be3a:	e0df      	b.n	800bffc <SupervisorB1_MonitorBattery+0x23c>

   case SupervisorB_IN_Battery_degraded:
    *battery_status = BATTERY_HEALTH_DEGRADED;
 800be3c:	683b      	ldr	r3, [r7, #0]
 800be3e:	2201      	movs	r2, #1
 800be40:	701a      	strb	r2, [r3, #0]
    if (!(BusConversion_InsertedFor_Monit->battery_pct > 25.0F)) {
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	edd3 7a01 	vldr	s15, [r3, #4]
 800be48:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800be4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800be50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be54:	bfcc      	ite	gt
 800be56:	2301      	movgt	r3, #1
 800be58:	2300      	movle	r3, #0
 800be5a:	b2db      	uxtb	r3, r3
 800be5c:	f083 0301 	eor.w	r3, r3, #1
 800be60:	b2db      	uxtb	r3, r3
 800be62:	2b00      	cmp	r3, #0
 800be64:	d003      	beq.n	800be6e <SupervisorB1_MonitorBattery+0xae>
      SupervisorB1_DW.durationCounter_1_m = 0U;
 800be66:	4b6b      	ldr	r3, [pc, #428]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800be68:	2200      	movs	r2, #0
 800be6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    if (SupervisorB1_DW.durationCounter_1_m > 250U) {
 800be6e:	4b69      	ldr	r3, [pc, #420]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800be70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be74:	2bfa      	cmp	r3, #250	@ 0xfa
 800be76:	d90b      	bls.n	800be90 <SupervisorB1_MonitorBattery+0xd0>
      SupervisorB1_DW.durationCounter_1_l = 0U;
 800be78:	4b66      	ldr	r3, [pc, #408]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800be7a:	2200      	movs	r2, #0
 800be7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_ok;
 800be80:	4b64      	ldr	r3, [pc, #400]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800be82:	2203      	movs	r2, #3
 800be84:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
      *battery_status = BATTERY_HEALTH_OK;
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	2200      	movs	r2, #0
 800be8c:	701a      	strb	r2, [r3, #0]
        SupervisorB1_DW.durationCounter_1_e = 0U;
        SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_timeout;
        *battery_status = BATTERY_HEALTH_CRITICAL;
      }
    }
    break;
 800be8e:	e0b7      	b.n	800c000 <SupervisorB1_MonitorBattery+0x240>
      if (!(BusConversion_InsertedFor_Monit->battery_pct < 15.0F)) {
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	edd3 7a01 	vldr	s15, [r3, #4]
 800be96:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800be9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800be9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bea2:	bf4c      	ite	mi
 800bea4:	2301      	movmi	r3, #1
 800bea6:	2300      	movpl	r3, #0
 800bea8:	b2db      	uxtb	r3, r3
 800beaa:	f083 0301 	eor.w	r3, r3, #1
 800beae:	b2db      	uxtb	r3, r3
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d003      	beq.n	800bebc <SupervisorB1_MonitorBattery+0xfc>
        SupervisorB1_DW.durationCounter_2_f = 0U;
 800beb4:	4b57      	ldr	r3, [pc, #348]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800beb6:	2200      	movs	r2, #0
 800beb8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
      if (SupervisorB1_DW.durationCounter_2_f > 250U) {
 800bebc:	4b55      	ldr	r3, [pc, #340]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bebe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bec2:	2bfa      	cmp	r3, #250	@ 0xfa
 800bec4:	d90b      	bls.n	800bede <SupervisorB1_MonitorBattery+0x11e>
        SupervisorB1_DW.durationCounter_1_i = 0U;
 800bec6:	4b53      	ldr	r3, [pc, #332]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bec8:	2200      	movs	r2, #0
 800beca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        SupervisorB1_DW.is_MonitorBattery = SupervisorB_IN_Battery_critical;
 800bece:	4b51      	ldr	r3, [pc, #324]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bed0:	2201      	movs	r2, #1
 800bed2:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
        *battery_status = BATTERY_HEALTH_CRITICAL;
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	2202      	movs	r2, #2
 800beda:	701a      	strb	r2, [r3, #0]
    break;
 800bedc:	e090      	b.n	800c000 <SupervisorB1_MonitorBattery+0x240>
      } else if (SupervisorB_checkBatteryTimeout(SupervisorB1_U.now_ms,
 800bede:	4b4e      	ldr	r3, [pc, #312]	@ (800c018 <SupervisorB1_MonitorBattery+0x258>)
 800bee0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
                  BusConversion_InsertedFor_Monit->batt_last_valid_ms,
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6919      	ldr	r1, [r3, #16]
                  BusConversion_InsertedFor_Monit->battery_pct)) {
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	edd3 7a01 	vldr	s15, [r3, #4]
      } else if (SupervisorB_checkBatteryTimeout(SupervisorB1_U.now_ms,
 800beec:	eeb0 0a67 	vmov.f32	s0, s15
 800bef0:	4610      	mov	r0, r2
 800bef2:	f7ff fed9 	bl	800bca8 <SupervisorB_checkBatteryTimeout>
 800bef6:	4603      	mov	r3, r0
 800bef8:	2b00      	cmp	r3, #0
 800befa:	f000 8081 	beq.w	800c000 <SupervisorB1_MonitorBattery+0x240>
        SupervisorB1_DW.durationCounter_1_e = 0U;
 800befe:	4b45      	ldr	r3, [pc, #276]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bf00:	2200      	movs	r2, #0
 800bf02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_timeout;
 800bf06:	4b43      	ldr	r3, [pc, #268]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bf08:	2204      	movs	r2, #4
 800bf0a:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
        *battery_status = BATTERY_HEALTH_CRITICAL;
 800bf0e:	683b      	ldr	r3, [r7, #0]
 800bf10:	2202      	movs	r2, #2
 800bf12:	701a      	strb	r2, [r3, #0]
    break;
 800bf14:	e074      	b.n	800c000 <SupervisorB1_MonitorBattery+0x240>

   case SupervisorB1_IN_Battery_ok:
    *battery_status = BATTERY_HEALTH_OK;
 800bf16:	683b      	ldr	r3, [r7, #0]
 800bf18:	2200      	movs	r2, #0
 800bf1a:	701a      	strb	r2, [r3, #0]
    if (!(BusConversion_InsertedFor_Monit->battery_pct < 23.0F)) {
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	edd3 7a01 	vldr	s15, [r3, #4]
 800bf22:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 800bf26:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bf2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf2e:	bf4c      	ite	mi
 800bf30:	2301      	movmi	r3, #1
 800bf32:	2300      	movpl	r3, #0
 800bf34:	b2db      	uxtb	r3, r3
 800bf36:	f083 0301 	eor.w	r3, r3, #1
 800bf3a:	b2db      	uxtb	r3, r3
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d003      	beq.n	800bf48 <SupervisorB1_MonitorBattery+0x188>
      SupervisorB1_DW.durationCounter_1_l = 0U;
 800bf40:	4b34      	ldr	r3, [pc, #208]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bf42:	2200      	movs	r2, #0
 800bf44:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    if (SupervisorB1_DW.durationCounter_1_l > 250U) {
 800bf48:	4b32      	ldr	r3, [pc, #200]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bf4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf4e:	2bfa      	cmp	r3, #250	@ 0xfa
 800bf50:	d90f      	bls.n	800bf72 <SupervisorB1_MonitorBattery+0x1b2>
      SupervisorB1_DW.durationCounter_2_f = 0U;
 800bf52:	4b30      	ldr	r3, [pc, #192]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bf54:	2200      	movs	r2, #0
 800bf56:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
      SupervisorB1_DW.durationCounter_1_m = 0U;
 800bf5a:	4b2e      	ldr	r3, [pc, #184]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      SupervisorB1_DW.is_MonitorBattery = SupervisorB_IN_Battery_degraded;
 800bf62:	4b2c      	ldr	r3, [pc, #176]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bf64:	2202      	movs	r2, #2
 800bf66:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
      *battery_status = BATTERY_HEALTH_DEGRADED;
 800bf6a:	683b      	ldr	r3, [r7, #0]
 800bf6c:	2201      	movs	r2, #1
 800bf6e:	701a      	strb	r2, [r3, #0]
                BusConversion_InsertedFor_Monit->battery_pct)) {
      SupervisorB1_DW.durationCounter_1_e = 0U;
      SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_timeout;
      *battery_status = BATTERY_HEALTH_CRITICAL;
    }
    break;
 800bf70:	e048      	b.n	800c004 <SupervisorB1_MonitorBattery+0x244>
    } else if (SupervisorB_checkBatteryTimeout(SupervisorB1_U.now_ms,
 800bf72:	4b29      	ldr	r3, [pc, #164]	@ (800c018 <SupervisorB1_MonitorBattery+0x258>)
 800bf74:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
                BusConversion_InsertedFor_Monit->batt_last_valid_ms,
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6919      	ldr	r1, [r3, #16]
                BusConversion_InsertedFor_Monit->battery_pct)) {
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	edd3 7a01 	vldr	s15, [r3, #4]
    } else if (SupervisorB_checkBatteryTimeout(SupervisorB1_U.now_ms,
 800bf80:	eeb0 0a67 	vmov.f32	s0, s15
 800bf84:	4610      	mov	r0, r2
 800bf86:	f7ff fe8f 	bl	800bca8 <SupervisorB_checkBatteryTimeout>
 800bf8a:	4603      	mov	r3, r0
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d039      	beq.n	800c004 <SupervisorB1_MonitorBattery+0x244>
      SupervisorB1_DW.durationCounter_1_e = 0U;
 800bf90:	4b20      	ldr	r3, [pc, #128]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bf92:	2200      	movs	r2, #0
 800bf94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_timeout;
 800bf98:	4b1e      	ldr	r3, [pc, #120]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bf9a:	2204      	movs	r2, #4
 800bf9c:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
      *battery_status = BATTERY_HEALTH_CRITICAL;
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	2202      	movs	r2, #2
 800bfa4:	701a      	strb	r2, [r3, #0]
    break;
 800bfa6:	e02d      	b.n	800c004 <SupervisorB1_MonitorBattery+0x244>

   default:
    /* case IN_Battery_timeout: */
    *battery_status = BATTERY_HEALTH_CRITICAL;
 800bfa8:	683b      	ldr	r3, [r7, #0]
 800bfaa:	2202      	movs	r2, #2
 800bfac:	701a      	strb	r2, [r3, #0]
    if (!(BusConversion_InsertedFor_Monit->battery_pct > 25.0F)) {
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	edd3 7a01 	vldr	s15, [r3, #4]
 800bfb4:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800bfb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bfbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfc0:	bfcc      	ite	gt
 800bfc2:	2301      	movgt	r3, #1
 800bfc4:	2300      	movle	r3, #0
 800bfc6:	b2db      	uxtb	r3, r3
 800bfc8:	f083 0301 	eor.w	r3, r3, #1
 800bfcc:	b2db      	uxtb	r3, r3
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d003      	beq.n	800bfda <SupervisorB1_MonitorBattery+0x21a>
      SupervisorB1_DW.durationCounter_1_e = 0U;
 800bfd2:	4b10      	ldr	r3, [pc, #64]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    if (SupervisorB1_DW.durationCounter_1_e > 250U) {
 800bfda:	4b0e      	ldr	r3, [pc, #56]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bfdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bfe0:	2bfa      	cmp	r3, #250	@ 0xfa
 800bfe2:	d911      	bls.n	800c008 <SupervisorB1_MonitorBattery+0x248>
      SupervisorB1_DW.durationCounter_1_l = 0U;
 800bfe4:	4b0b      	ldr	r3, [pc, #44]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_ok;
 800bfec:	4b09      	ldr	r3, [pc, #36]	@ (800c014 <SupervisorB1_MonitorBattery+0x254>)
 800bfee:	2203      	movs	r2, #3
 800bff0:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
      *battery_status = BATTERY_HEALTH_OK;
 800bff4:	683b      	ldr	r3, [r7, #0]
 800bff6:	2200      	movs	r2, #0
 800bff8:	701a      	strb	r2, [r3, #0]
    }
    break;
 800bffa:	e005      	b.n	800c008 <SupervisorB1_MonitorBattery+0x248>
    break;
 800bffc:	bf00      	nop
 800bffe:	e004      	b.n	800c00a <SupervisorB1_MonitorBattery+0x24a>
    break;
 800c000:	bf00      	nop
 800c002:	e002      	b.n	800c00a <SupervisorB1_MonitorBattery+0x24a>
    break;
 800c004:	bf00      	nop
 800c006:	e000      	b.n	800c00a <SupervisorB1_MonitorBattery+0x24a>
    break;
 800c008:	bf00      	nop
  }
}
 800c00a:	bf00      	nop
 800c00c:	3708      	adds	r7, #8
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}
 800c012:	bf00      	nop
 800c014:	20004c78 	.word	0x20004c78
 800c018:	20004d54 	.word	0x20004d54

0800c01c <SupervisorB1_MonitorWheels>:

/* Function for Chart: '<Root>/Monitor Board Local Status' */
static void SupervisorB1_MonitorWheels(void)
{
 800c01c:	b480      	push	{r7}
 800c01e:	af00      	add	r7, sp, #0
  switch (SupervisorB1_DW.is_MonitorFrontLeft) {
 800c020:	4b7c      	ldr	r3, [pc, #496]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c022:	f893 30b7 	ldrb.w	r3, [r3, #183]	@ 0xb7
 800c026:	2b01      	cmp	r3, #1
 800c028:	d002      	beq.n	800c030 <SupervisorB1_MonitorWheels+0x14>
 800c02a:	2b02      	cmp	r3, #2
 800c02c:	d030      	beq.n	800c090 <SupervisorB1_MonitorWheels+0x74>
 800c02e:	e022      	b.n	800c076 <SupervisorB1_MonitorWheels+0x5a>
   case S_IN_FrontLeft_encoder_critical:
    /* Inport: '<Root>/Encoder' incorporates:
     *  Inport: '<Root>/Board2_Data'
     */
    if (!SupervisorB1_U.Encoder.hasNoFeedback[0]) {
 800c030:	4b79      	ldr	r3, [pc, #484]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c032:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800c036:	f083 0301 	eor.w	r3, r3, #1
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d007      	beq.n	800c050 <SupervisorB1_MonitorWheels+0x34>
      SupervisorB1_DW.is_MonitorFrontLeft = SupervisorB1_IN_FrontLeft_ok;
 800c040:	4b74      	ldr	r3, [pc, #464]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c042:	2203      	movs	r2, #3
 800c044:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
      SupervisorB1_B.wheel_status[0] = WHEEL_OK;
 800c048:	4b74      	ldr	r3, [pc, #464]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c04a:	2200      	movs	r2, #0
 800c04c:	701a      	strb	r2, [r3, #0]
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
               (SupervisorB1_B.rx_status != RX_CRITICAL)) {
      SupervisorB1_DW.is_MonitorFrontLeft = Sup_IN_FrontLeft_motor_critical;
      SupervisorB1_B.wheel_status[0] = WHEEL_CRITICAL_MOTOR;
    }
    break;
 800c04e:	e021      	b.n	800c094 <SupervisorB1_MonitorWheels+0x78>
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
 800c050:	4b71      	ldr	r3, [pc, #452]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c052:	7a5b      	ldrb	r3, [r3, #9]
 800c054:	f083 0301 	eor.w	r3, r3, #1
 800c058:	b2db      	uxtb	r3, r3
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d01a      	beq.n	800c094 <SupervisorB1_MonitorWheels+0x78>
               (SupervisorB1_B.rx_status != RX_CRITICAL)) {
 800c05e:	4b6f      	ldr	r3, [pc, #444]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c060:	791b      	ldrb	r3, [r3, #4]
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
 800c062:	2b02      	cmp	r3, #2
 800c064:	d016      	beq.n	800c094 <SupervisorB1_MonitorWheels+0x78>
      SupervisorB1_DW.is_MonitorFrontLeft = Sup_IN_FrontLeft_motor_critical;
 800c066:	4b6b      	ldr	r3, [pc, #428]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c068:	2202      	movs	r2, #2
 800c06a:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
      SupervisorB1_B.wheel_status[0] = WHEEL_CRITICAL_MOTOR;
 800c06e:	4b6b      	ldr	r3, [pc, #428]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c070:	2202      	movs	r2, #2
 800c072:	701a      	strb	r2, [r3, #0]
    break;
 800c074:	e00e      	b.n	800c094 <SupervisorB1_MonitorWheels+0x78>
    break;

   default:
    /* Inport: '<Root>/Encoder' */
    /* case IN_FrontLeft_ok: */
    if (SupervisorB1_U.Encoder.hasNoFeedback[0]) {
 800c076:	4b68      	ldr	r3, [pc, #416]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c078:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d00b      	beq.n	800c098 <SupervisorB1_MonitorWheels+0x7c>
      SupervisorB1_DW.is_MonitorFrontLeft = S_IN_FrontLeft_encoder_critical;
 800c080:	4b64      	ldr	r3, [pc, #400]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c082:	2201      	movs	r2, #1
 800c084:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
      SupervisorB1_B.wheel_status[0] = WHEEL_DEGRADED_ENCODER;
 800c088:	4b64      	ldr	r3, [pc, #400]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c08a:	2201      	movs	r2, #1
 800c08c:	701a      	strb	r2, [r3, #0]
    }
    break;
 800c08e:	e003      	b.n	800c098 <SupervisorB1_MonitorWheels+0x7c>
    break;
 800c090:	bf00      	nop
 800c092:	e002      	b.n	800c09a <SupervisorB1_MonitorWheels+0x7e>
    break;
 800c094:	bf00      	nop
 800c096:	e000      	b.n	800c09a <SupervisorB1_MonitorWheels+0x7e>
    break;
 800c098:	bf00      	nop
  }

  switch (SupervisorB1_DW.is_MonitorFrontRight) {
 800c09a:	4b5e      	ldr	r3, [pc, #376]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c09c:	f893 30b8 	ldrb.w	r3, [r3, #184]	@ 0xb8
 800c0a0:	2b01      	cmp	r3, #1
 800c0a2:	d002      	beq.n	800c0aa <SupervisorB1_MonitorWheels+0x8e>
 800c0a4:	2b02      	cmp	r3, #2
 800c0a6:	d030      	beq.n	800c10a <SupervisorB1_MonitorWheels+0xee>
 800c0a8:	e022      	b.n	800c0f0 <SupervisorB1_MonitorWheels+0xd4>
   case IN_FrontRight_encoder_critical:
    /* Inport: '<Root>/Encoder' incorporates:
     *  Inport: '<Root>/Board2_Data'
     */
    if (!SupervisorB1_U.Encoder.hasNoFeedback[1]) {
 800c0aa:	4b5b      	ldr	r3, [pc, #364]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c0ac:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800c0b0:	f083 0301 	eor.w	r3, r3, #1
 800c0b4:	b2db      	uxtb	r3, r3
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d007      	beq.n	800c0ca <SupervisorB1_MonitorWheels+0xae>
      SupervisorB1_DW.is_MonitorFrontRight = SupervisorB1_IN_FrontRight_ok;
 800c0ba:	4b56      	ldr	r3, [pc, #344]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c0bc:	2203      	movs	r2, #3
 800c0be:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
      SupervisorB1_B.wheel_status[1] = WHEEL_OK;
 800c0c2:	4b56      	ldr	r3, [pc, #344]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	705a      	strb	r2, [r3, #1]
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
               (SupervisorB1_B.rx_status != RX_CRITICAL)) {
      SupervisorB1_DW.is_MonitorFrontRight = Su_IN_FrontRight_motor_critical;
      SupervisorB1_B.wheel_status[1] = WHEEL_CRITICAL_MOTOR;
    }
    break;
 800c0c8:	e021      	b.n	800c10e <SupervisorB1_MonitorWheels+0xf2>
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
 800c0ca:	4b53      	ldr	r3, [pc, #332]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c0cc:	7a5b      	ldrb	r3, [r3, #9]
 800c0ce:	f083 0301 	eor.w	r3, r3, #1
 800c0d2:	b2db      	uxtb	r3, r3
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d01a      	beq.n	800c10e <SupervisorB1_MonitorWheels+0xf2>
               (SupervisorB1_B.rx_status != RX_CRITICAL)) {
 800c0d8:	4b50      	ldr	r3, [pc, #320]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c0da:	791b      	ldrb	r3, [r3, #4]
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
 800c0dc:	2b02      	cmp	r3, #2
 800c0de:	d016      	beq.n	800c10e <SupervisorB1_MonitorWheels+0xf2>
      SupervisorB1_DW.is_MonitorFrontRight = Su_IN_FrontRight_motor_critical;
 800c0e0:	4b4c      	ldr	r3, [pc, #304]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c0e2:	2202      	movs	r2, #2
 800c0e4:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
      SupervisorB1_B.wheel_status[1] = WHEEL_CRITICAL_MOTOR;
 800c0e8:	4b4c      	ldr	r3, [pc, #304]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c0ea:	2202      	movs	r2, #2
 800c0ec:	705a      	strb	r2, [r3, #1]
    break;
 800c0ee:	e00e      	b.n	800c10e <SupervisorB1_MonitorWheels+0xf2>
    break;

   default:
    /* Inport: '<Root>/Encoder' */
    /* case IN_FrontRight_ok: */
    if (SupervisorB1_U.Encoder.hasNoFeedback[1]) {
 800c0f0:	4b49      	ldr	r3, [pc, #292]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c0f2:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d00b      	beq.n	800c112 <SupervisorB1_MonitorWheels+0xf6>
      SupervisorB1_DW.is_MonitorFrontRight = IN_FrontRight_encoder_critical;
 800c0fa:	4b46      	ldr	r3, [pc, #280]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c0fc:	2201      	movs	r2, #1
 800c0fe:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
      SupervisorB1_B.wheel_status[1] = WHEEL_DEGRADED_ENCODER;
 800c102:	4b46      	ldr	r3, [pc, #280]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c104:	2201      	movs	r2, #1
 800c106:	705a      	strb	r2, [r3, #1]
    }
    break;
 800c108:	e003      	b.n	800c112 <SupervisorB1_MonitorWheels+0xf6>
    break;
 800c10a:	bf00      	nop
 800c10c:	e002      	b.n	800c114 <SupervisorB1_MonitorWheels+0xf8>
    break;
 800c10e:	bf00      	nop
 800c110:	e000      	b.n	800c114 <SupervisorB1_MonitorWheels+0xf8>
    break;
 800c112:	bf00      	nop
  }

  switch (SupervisorB1_DW.is_MonitorRearLeft) {
 800c114:	4b3f      	ldr	r3, [pc, #252]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c116:	f893 30b9 	ldrb.w	r3, [r3, #185]	@ 0xb9
 800c11a:	2b01      	cmp	r3, #1
 800c11c:	d002      	beq.n	800c124 <SupervisorB1_MonitorWheels+0x108>
 800c11e:	2b02      	cmp	r3, #2
 800c120:	d030      	beq.n	800c184 <SupervisorB1_MonitorWheels+0x168>
 800c122:	e022      	b.n	800c16a <SupervisorB1_MonitorWheels+0x14e>
   case Su_IN_RearLeft_encoder_critical:
    /* Inport: '<Root>/Encoder' incorporates:
     *  Inport: '<Root>/Board2_Data'
     */
    if (!SupervisorB1_U.Encoder.hasNoFeedback[2]) {
 800c124:	4b3c      	ldr	r3, [pc, #240]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c126:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800c12a:	f083 0301 	eor.w	r3, r3, #1
 800c12e:	b2db      	uxtb	r3, r3
 800c130:	2b00      	cmp	r3, #0
 800c132:	d007      	beq.n	800c144 <SupervisorB1_MonitorWheels+0x128>
      SupervisorB1_DW.is_MonitorRearLeft = SupervisorB1_IN_RearLeft_ok;
 800c134:	4b37      	ldr	r3, [pc, #220]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c136:	2203      	movs	r2, #3
 800c138:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
      SupervisorB1_B.wheel_status[2] = WHEEL_OK;
 800c13c:	4b37      	ldr	r3, [pc, #220]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c13e:	2200      	movs	r2, #0
 800c140:	709a      	strb	r2, [r3, #2]
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
               (SupervisorB1_B.rx_status != RX_CRITICAL)) {
      SupervisorB1_DW.is_MonitorRearLeft = Supe_IN_RearLeft_motor_critical;
      SupervisorB1_B.wheel_status[2] = WHEEL_CRITICAL_MOTOR;
    }
    break;
 800c142:	e021      	b.n	800c188 <SupervisorB1_MonitorWheels+0x16c>
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
 800c144:	4b34      	ldr	r3, [pc, #208]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c146:	7a5b      	ldrb	r3, [r3, #9]
 800c148:	f083 0301 	eor.w	r3, r3, #1
 800c14c:	b2db      	uxtb	r3, r3
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d01a      	beq.n	800c188 <SupervisorB1_MonitorWheels+0x16c>
               (SupervisorB1_B.rx_status != RX_CRITICAL)) {
 800c152:	4b32      	ldr	r3, [pc, #200]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c154:	791b      	ldrb	r3, [r3, #4]
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
 800c156:	2b02      	cmp	r3, #2
 800c158:	d016      	beq.n	800c188 <SupervisorB1_MonitorWheels+0x16c>
      SupervisorB1_DW.is_MonitorRearLeft = Supe_IN_RearLeft_motor_critical;
 800c15a:	4b2e      	ldr	r3, [pc, #184]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c15c:	2202      	movs	r2, #2
 800c15e:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
      SupervisorB1_B.wheel_status[2] = WHEEL_CRITICAL_MOTOR;
 800c162:	4b2e      	ldr	r3, [pc, #184]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c164:	2202      	movs	r2, #2
 800c166:	709a      	strb	r2, [r3, #2]
    break;
 800c168:	e00e      	b.n	800c188 <SupervisorB1_MonitorWheels+0x16c>
    break;

   default:
    /* Inport: '<Root>/Encoder' */
    /* case IN_RearLeft_ok: */
    if (SupervisorB1_U.Encoder.hasNoFeedback[2]) {
 800c16a:	4b2b      	ldr	r3, [pc, #172]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c16c:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800c170:	2b00      	cmp	r3, #0
 800c172:	d00b      	beq.n	800c18c <SupervisorB1_MonitorWheels+0x170>
      SupervisorB1_DW.is_MonitorRearLeft = Su_IN_RearLeft_encoder_critical;
 800c174:	4b27      	ldr	r3, [pc, #156]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c176:	2201      	movs	r2, #1
 800c178:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
      SupervisorB1_B.wheel_status[2] = WHEEL_DEGRADED_ENCODER;
 800c17c:	4b27      	ldr	r3, [pc, #156]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c17e:	2201      	movs	r2, #1
 800c180:	709a      	strb	r2, [r3, #2]
    }
    break;
 800c182:	e003      	b.n	800c18c <SupervisorB1_MonitorWheels+0x170>
    break;
 800c184:	bf00      	nop
 800c186:	e002      	b.n	800c18e <SupervisorB1_MonitorWheels+0x172>
    break;
 800c188:	bf00      	nop
 800c18a:	e000      	b.n	800c18e <SupervisorB1_MonitorWheels+0x172>
    break;
 800c18c:	bf00      	nop
  }

  switch (SupervisorB1_DW.is_MonitorRearRight) {
 800c18e:	4b21      	ldr	r3, [pc, #132]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c190:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 800c194:	2b01      	cmp	r3, #1
 800c196:	d002      	beq.n	800c19e <SupervisorB1_MonitorWheels+0x182>
 800c198:	2b02      	cmp	r3, #2
 800c19a:	d030      	beq.n	800c1fe <SupervisorB1_MonitorWheels+0x1e2>
 800c19c:	e022      	b.n	800c1e4 <SupervisorB1_MonitorWheels+0x1c8>
   case S_IN_RearRight_encoder_critical:
    /* Inport: '<Root>/Encoder' incorporates:
     *  Inport: '<Root>/Board2_Data'
     */
    if (!SupervisorB1_U.Encoder.hasNoFeedback[3]) {
 800c19e:	4b1e      	ldr	r3, [pc, #120]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c1a0:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 800c1a4:	f083 0301 	eor.w	r3, r3, #1
 800c1a8:	b2db      	uxtb	r3, r3
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d007      	beq.n	800c1be <SupervisorB1_MonitorWheels+0x1a2>
      SupervisorB1_DW.is_MonitorRearRight = SupervisorB1_IN_RearRight_ok;
 800c1ae:	4b19      	ldr	r3, [pc, #100]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c1b0:	2203      	movs	r2, #3
 800c1b2:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
      SupervisorB1_B.wheel_status[3] = WHEEL_OK;
 800c1b6:	4b19      	ldr	r3, [pc, #100]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	70da      	strb	r2, [r3, #3]
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
               (SupervisorB1_B.rx_status != RX_CRITICAL)) {
      SupervisorB1_DW.is_MonitorRearRight = Sup_IN_RearRight_motor_critical;
      SupervisorB1_B.wheel_status[3] = WHEEL_CRITICAL_MOTOR;
    }
    break;
 800c1bc:	e021      	b.n	800c202 <SupervisorB1_MonitorWheels+0x1e6>
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
 800c1be:	4b16      	ldr	r3, [pc, #88]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c1c0:	7a5b      	ldrb	r3, [r3, #9]
 800c1c2:	f083 0301 	eor.w	r3, r3, #1
 800c1c6:	b2db      	uxtb	r3, r3
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d01a      	beq.n	800c202 <SupervisorB1_MonitorWheels+0x1e6>
               (SupervisorB1_B.rx_status != RX_CRITICAL)) {
 800c1cc:	4b13      	ldr	r3, [pc, #76]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c1ce:	791b      	ldrb	r3, [r3, #4]
    } else if ((!SupervisorB1_U.Board2_Data.payload.isMotionConsistent) &&
 800c1d0:	2b02      	cmp	r3, #2
 800c1d2:	d016      	beq.n	800c202 <SupervisorB1_MonitorWheels+0x1e6>
      SupervisorB1_DW.is_MonitorRearRight = Sup_IN_RearRight_motor_critical;
 800c1d4:	4b0f      	ldr	r3, [pc, #60]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c1d6:	2202      	movs	r2, #2
 800c1d8:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
      SupervisorB1_B.wheel_status[3] = WHEEL_CRITICAL_MOTOR;
 800c1dc:	4b0f      	ldr	r3, [pc, #60]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c1de:	2202      	movs	r2, #2
 800c1e0:	70da      	strb	r2, [r3, #3]
    break;
 800c1e2:	e00e      	b.n	800c202 <SupervisorB1_MonitorWheels+0x1e6>
    break;

   default:
    /* Inport: '<Root>/Encoder' */
    /* case IN_RearRight_ok: */
    if (SupervisorB1_U.Encoder.hasNoFeedback[3]) {
 800c1e4:	4b0c      	ldr	r3, [pc, #48]	@ (800c218 <SupervisorB1_MonitorWheels+0x1fc>)
 800c1e6:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d00b      	beq.n	800c206 <SupervisorB1_MonitorWheels+0x1ea>
      SupervisorB1_DW.is_MonitorRearRight = S_IN_RearRight_encoder_critical;
 800c1ee:	4b09      	ldr	r3, [pc, #36]	@ (800c214 <SupervisorB1_MonitorWheels+0x1f8>)
 800c1f0:	2201      	movs	r2, #1
 800c1f2:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
      SupervisorB1_B.wheel_status[3] = WHEEL_DEGRADED_ENCODER;
 800c1f6:	4b09      	ldr	r3, [pc, #36]	@ (800c21c <SupervisorB1_MonitorWheels+0x200>)
 800c1f8:	2201      	movs	r2, #1
 800c1fa:	70da      	strb	r2, [r3, #3]
    }
    break;
 800c1fc:	e003      	b.n	800c206 <SupervisorB1_MonitorWheels+0x1ea>
    break;
 800c1fe:	bf00      	nop
 800c200:	e002      	b.n	800c208 <SupervisorB1_MonitorWheels+0x1ec>
    break;
 800c202:	bf00      	nop
 800c204:	e000      	b.n	800c208 <SupervisorB1_MonitorWheels+0x1ec>
    break;
 800c206:	bf00      	nop
  }
}
 800c208:	bf00      	nop
 800c20a:	46bd      	mov	sp, r7
 800c20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c210:	4770      	bx	lr
 800c212:	bf00      	nop
 800c214:	20004c78 	.word	0x20004c78
 800c218:	20004d54 	.word	0x20004d54
 800c21c:	20004c6c 	.word	0x20004c6c

0800c220 <Supe_isCommDegradedByMeanPeriod>:

/* Function for Chart: '<Root>/Monitor Board Local Status' */
static boolean_T Supe_isCommDegradedByMeanPeriod(uint32_T data_last_valid_ms,
  real_T mean_threshold_ms)
{
 800c220:	b590      	push	{r4, r7, lr}
 800c222:	b08b      	sub	sp, #44	@ 0x2c
 800c224:	af00      	add	r7, sp, #0
 800c226:	60f8      	str	r0, [r7, #12]
 800c228:	ed87 0b00 	vstr	d0, [r7]
  real_T old;
  uint32_T mean_dt;
  uint32_T q0;
  boolean_T comm_degraded;
  if (!SupervisorB1_DW.last_valid_prev_not_empty) {
 800c22c:	4b92      	ldr	r3, [pc, #584]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c22e:	f893 30ce 	ldrb.w	r3, [r3, #206]	@ 0xce
 800c232:	2b00      	cmp	r3, #0
 800c234:	d11e      	bne.n	800c274 <Supe_isCommDegradedByMeanPeriod+0x54>
    SupervisorB1_DW.last_valid_prev = data_last_valid_ms;
 800c236:	4a90      	ldr	r2, [pc, #576]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	66d3      	str	r3, [r2, #108]	@ 0x6c
    SupervisorB1_DW.last_valid_prev_not_empty = true;
 800c23c:	4b8e      	ldr	r3, [pc, #568]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c23e:	2201      	movs	r2, #1
 800c240:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
    memset(&SupervisorB1_DW.buf[0], 0, 10U * sizeof(real_T));
 800c244:	2250      	movs	r2, #80	@ 0x50
 800c246:	2100      	movs	r1, #0
 800c248:	488b      	ldr	r0, [pc, #556]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c24a:	f006 fa2d 	bl	80126a8 <memset>
    SupervisorB1_DW.idx = 1.0;
 800c24e:	498a      	ldr	r1, [pc, #552]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c250:	f04f 0200 	mov.w	r2, #0
 800c254:	4b89      	ldr	r3, [pc, #548]	@ (800c47c <Supe_isCommDegradedByMeanPeriod+0x25c>)
 800c256:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    SupervisorB1_DW.count = 0.0;
 800c25a:	4987      	ldr	r1, [pc, #540]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c25c:	f04f 0200 	mov.w	r2, #0
 800c260:	f04f 0300 	mov.w	r3, #0
 800c264:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
    SupervisorB1_DW.sum_dt = 0U;
 800c268:	4b83      	ldr	r3, [pc, #524]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c26a:	2200      	movs	r2, #0
 800c26c:	671a      	str	r2, [r3, #112]	@ 0x70
    comm_degraded = false;
 800c26e:	2300      	movs	r3, #0
 800c270:	77fb      	strb	r3, [r7, #31]
 800c272:	e0fc      	b.n	800c46e <Supe_isCommDegradedByMeanPeriod+0x24e>
  } else {
    if (data_last_valid_ms != SupervisorB1_DW.last_valid_prev) {
 800c274:	4b80      	ldr	r3, [pc, #512]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c276:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c278:	68fa      	ldr	r2, [r7, #12]
 800c27a:	429a      	cmp	r2, r3
 800c27c:	f000 80ac 	beq.w	800c3d8 <Supe_isCommDegradedByMeanPeriod+0x1b8>
      mean_dt = data_last_valid_ms -
        /*MW:operator MISRA2012:D4.1 CERT-C:INT30-C 'Justifying MISRA C rule violation'*/
        /*MW:OvSatOk*/ SupervisorB1_DW.last_valid_prev;
 800c280:	4b7d      	ldr	r3, [pc, #500]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c282:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      mean_dt = data_last_valid_ms -
 800c284:	68fa      	ldr	r2, [r7, #12]
 800c286:	1ad3      	subs	r3, r2, r3
 800c288:	627b      	str	r3, [r7, #36]	@ 0x24
      if (mean_dt > data_last_valid_ms) {
 800c28a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	429a      	cmp	r2, r3
 800c290:	d901      	bls.n	800c296 <Supe_isCommDegradedByMeanPeriod+0x76>
        mean_dt = 0U;
 800c292:	2300      	movs	r3, #0
 800c294:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      SupervisorB1_DW.last_valid_prev = data_last_valid_ms;
 800c296:	4a78      	ldr	r2, [pc, #480]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	66d3      	str	r3, [r2, #108]	@ 0x6c
      old = SupervisorB1_DW.buf[(int32_T)SupervisorB1_DW.idx - 1];
 800c29c:	4b76      	ldr	r3, [pc, #472]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c29e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800c2a2:	4610      	mov	r0, r2
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	f7f4 fc7f 	bl	8000ba8 <__aeabi_d2iz>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	3b01      	subs	r3, #1
 800c2ae:	4a72      	ldr	r2, [pc, #456]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c2b0:	00db      	lsls	r3, r3, #3
 800c2b2:	4413      	add	r3, r2
 800c2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
      SupervisorB1_DW.buf[(int32_T)SupervisorB1_DW.idx - 1] = mean_dt;
 800c2bc:	4b6e      	ldr	r3, [pc, #440]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c2be:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800c2c2:	4610      	mov	r0, r2
 800c2c4:	4619      	mov	r1, r3
 800c2c6:	f7f4 fc6f 	bl	8000ba8 <__aeabi_d2iz>
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	1e5c      	subs	r4, r3, #1
 800c2ce:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c2d0:	f7f4 f940 	bl	8000554 <__aeabi_ui2d>
 800c2d4:	4602      	mov	r2, r0
 800c2d6:	460b      	mov	r3, r1
 800c2d8:	4867      	ldr	r0, [pc, #412]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c2da:	00e1      	lsls	r1, r4, #3
 800c2dc:	4401      	add	r1, r0
 800c2de:	e9c1 2300 	strd	r2, r3, [r1]
      old = rt_roundd_snf((real_T)SupervisorB1_DW.sum_dt - old);
 800c2e2:	4b65      	ldr	r3, [pc, #404]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c2e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f7f4 f934 	bl	8000554 <__aeabi_ui2d>
 800c2ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c2f0:	f7f3 fff2 	bl	80002d8 <__aeabi_dsub>
 800c2f4:	4602      	mov	r2, r0
 800c2f6:	460b      	mov	r3, r1
 800c2f8:	ec43 2b17 	vmov	d7, r2, r3
 800c2fc:	eeb0 0a47 	vmov.f32	s0, s14
 800c300:	eef0 0a67 	vmov.f32	s1, s15
 800c304:	f7ff fa94 	bl	800b830 <rt_roundd_snf>
 800c308:	ed87 0b04 	vstr	d0, [r7, #16]
      if (old < 4.294967296E+9) {
 800c30c:	f04f 0200 	mov.w	r2, #0
 800c310:	4b5b      	ldr	r3, [pc, #364]	@ (800c480 <Supe_isCommDegradedByMeanPeriod+0x260>)
 800c312:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c316:	f7f4 fc09 	bl	8000b2c <__aeabi_dcmplt>
 800c31a:	4603      	mov	r3, r0
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d014      	beq.n	800c34a <Supe_isCommDegradedByMeanPeriod+0x12a>
        if (old >= 0.0) {
 800c320:	f04f 0200 	mov.w	r2, #0
 800c324:	f04f 0300 	mov.w	r3, #0
 800c328:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c32c:	f7f4 fc12 	bl	8000b54 <__aeabi_dcmpge>
 800c330:	4603      	mov	r3, r0
 800c332:	2b00      	cmp	r3, #0
 800c334:	d006      	beq.n	800c344 <Supe_isCommDegradedByMeanPeriod+0x124>
          q0 = (uint32_T)old;
 800c336:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c33a:	f7f4 fc5d 	bl	8000bf8 <__aeabi_d2uiz>
 800c33e:	4603      	mov	r3, r0
 800c340:	623b      	str	r3, [r7, #32]
 800c342:	e005      	b.n	800c350 <Supe_isCommDegradedByMeanPeriod+0x130>
        } else {
          q0 = 0U;
 800c344:	2300      	movs	r3, #0
 800c346:	623b      	str	r3, [r7, #32]
 800c348:	e002      	b.n	800c350 <Supe_isCommDegradedByMeanPeriod+0x130>
        }
      } else {
        q0 = MAX_uint32_T;
 800c34a:	f04f 33ff 	mov.w	r3, #4294967295
 800c34e:	623b      	str	r3, [r7, #32]
      }

      SupervisorB1_DW.sum_dt = q0 + /*MW:OvSatOk*/ mean_dt;
 800c350:	6a3a      	ldr	r2, [r7, #32]
 800c352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c354:	4413      	add	r3, r2
 800c356:	4a48      	ldr	r2, [pc, #288]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c358:	6713      	str	r3, [r2, #112]	@ 0x70
      if (SupervisorB1_DW.sum_dt < q0) {
 800c35a:	4b47      	ldr	r3, [pc, #284]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c35c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c35e:	6a3a      	ldr	r2, [r7, #32]
 800c360:	429a      	cmp	r2, r3
 800c362:	d903      	bls.n	800c36c <Supe_isCommDegradedByMeanPeriod+0x14c>
        SupervisorB1_DW.sum_dt = MAX_uint32_T;
 800c364:	4b44      	ldr	r3, [pc, #272]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c366:	f04f 32ff 	mov.w	r2, #4294967295
 800c36a:	671a      	str	r2, [r3, #112]	@ 0x70
      }

      SupervisorB1_DW.idx++;
 800c36c:	4b42      	ldr	r3, [pc, #264]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c36e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800c372:	f04f 0200 	mov.w	r2, #0
 800c376:	4b41      	ldr	r3, [pc, #260]	@ (800c47c <Supe_isCommDegradedByMeanPeriod+0x25c>)
 800c378:	f7f3 ffb0 	bl	80002dc <__adddf3>
 800c37c:	4602      	mov	r2, r0
 800c37e:	460b      	mov	r3, r1
 800c380:	493d      	ldr	r1, [pc, #244]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c382:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
      if (SupervisorB1_DW.idx > 10.0) {
 800c386:	4b3c      	ldr	r3, [pc, #240]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c388:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800c38c:	f04f 0200 	mov.w	r2, #0
 800c390:	4b3c      	ldr	r3, [pc, #240]	@ (800c484 <Supe_isCommDegradedByMeanPeriod+0x264>)
 800c392:	f7f4 fbe9 	bl	8000b68 <__aeabi_dcmpgt>
 800c396:	4603      	mov	r3, r0
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d005      	beq.n	800c3a8 <Supe_isCommDegradedByMeanPeriod+0x188>
        SupervisorB1_DW.idx = 1.0;
 800c39c:	4936      	ldr	r1, [pc, #216]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c39e:	f04f 0200 	mov.w	r2, #0
 800c3a2:	4b36      	ldr	r3, [pc, #216]	@ (800c47c <Supe_isCommDegradedByMeanPeriod+0x25c>)
 800c3a4:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
      }

      if (SupervisorB1_DW.count < 10.0) {
 800c3a8:	4b33      	ldr	r3, [pc, #204]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c3aa:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c3ae:	f04f 0200 	mov.w	r2, #0
 800c3b2:	4b34      	ldr	r3, [pc, #208]	@ (800c484 <Supe_isCommDegradedByMeanPeriod+0x264>)
 800c3b4:	f7f4 fbba 	bl	8000b2c <__aeabi_dcmplt>
 800c3b8:	4603      	mov	r3, r0
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d00c      	beq.n	800c3d8 <Supe_isCommDegradedByMeanPeriod+0x1b8>
        SupervisorB1_DW.count++;
 800c3be:	4b2e      	ldr	r3, [pc, #184]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c3c0:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c3c4:	f04f 0200 	mov.w	r2, #0
 800c3c8:	4b2c      	ldr	r3, [pc, #176]	@ (800c47c <Supe_isCommDegradedByMeanPeriod+0x25c>)
 800c3ca:	f7f3 ff87 	bl	80002dc <__adddf3>
 800c3ce:	4602      	mov	r2, r0
 800c3d0:	460b      	mov	r3, r1
 800c3d2:	4929      	ldr	r1, [pc, #164]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c3d4:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
      }
    }

    if (SupervisorB1_DW.count > 0.0) {
 800c3d8:	4b27      	ldr	r3, [pc, #156]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c3da:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800c3de:	f04f 0200 	mov.w	r2, #0
 800c3e2:	f04f 0300 	mov.w	r3, #0
 800c3e6:	f7f4 fbbf 	bl	8000b68 <__aeabi_dcmpgt>
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d02a      	beq.n	800c446 <Supe_isCommDegradedByMeanPeriod+0x226>
      old = rt_roundd_snf((real_T)SupervisorB1_DW.sum_dt / SupervisorB1_DW.count);
 800c3f0:	4b21      	ldr	r3, [pc, #132]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c3f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	f7f4 f8ad 	bl	8000554 <__aeabi_ui2d>
 800c3fa:	4b1f      	ldr	r3, [pc, #124]	@ (800c478 <Supe_isCommDegradedByMeanPeriod+0x258>)
 800c3fc:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800c400:	f7f4 fa4c 	bl	800089c <__aeabi_ddiv>
 800c404:	4602      	mov	r2, r0
 800c406:	460b      	mov	r3, r1
 800c408:	ec43 2b17 	vmov	d7, r2, r3
 800c40c:	eeb0 0a47 	vmov.f32	s0, s14
 800c410:	eef0 0a67 	vmov.f32	s1, s15
 800c414:	f7ff fa0c 	bl	800b830 <rt_roundd_snf>
 800c418:	ed87 0b04 	vstr	d0, [r7, #16]
      if (old < 4.294967296E+9) {
 800c41c:	f04f 0200 	mov.w	r2, #0
 800c420:	4b17      	ldr	r3, [pc, #92]	@ (800c480 <Supe_isCommDegradedByMeanPeriod+0x260>)
 800c422:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c426:	f7f4 fb81 	bl	8000b2c <__aeabi_dcmplt>
 800c42a:	4603      	mov	r3, r0
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d006      	beq.n	800c43e <Supe_isCommDegradedByMeanPeriod+0x21e>
        mean_dt = (uint32_T)old;
 800c430:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800c434:	f7f4 fbe0 	bl	8000bf8 <__aeabi_d2uiz>
 800c438:	4603      	mov	r3, r0
 800c43a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c43c:	e005      	b.n	800c44a <Supe_isCommDegradedByMeanPeriod+0x22a>
      } else {
        mean_dt = MAX_uint32_T;
 800c43e:	f04f 33ff 	mov.w	r3, #4294967295
 800c442:	627b      	str	r3, [r7, #36]	@ 0x24
 800c444:	e001      	b.n	800c44a <Supe_isCommDegradedByMeanPeriod+0x22a>
      }
    } else {
      mean_dt = 0U;
 800c446:	2300      	movs	r3, #0
 800c448:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    comm_degraded = (mean_dt > mean_threshold_ms);
 800c44a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c44c:	f7f4 f882 	bl	8000554 <__aeabi_ui2d>
 800c450:	4602      	mov	r2, r0
 800c452:	460b      	mov	r3, r1
 800c454:	2101      	movs	r1, #1
 800c456:	460c      	mov	r4, r1
 800c458:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c45c:	f7f4 fb66 	bl	8000b2c <__aeabi_dcmplt>
 800c460:	4603      	mov	r3, r0
 800c462:	2b00      	cmp	r3, #0
 800c464:	d101      	bne.n	800c46a <Supe_isCommDegradedByMeanPeriod+0x24a>
 800c466:	2300      	movs	r3, #0
 800c468:	461c      	mov	r4, r3
 800c46a:	b2e3      	uxtb	r3, r4
 800c46c:	77fb      	strb	r3, [r7, #31]
  }

  return comm_degraded;
 800c46e:	7ffb      	ldrb	r3, [r7, #31]
}
 800c470:	4618      	mov	r0, r3
 800c472:	372c      	adds	r7, #44	@ 0x2c
 800c474:	46bd      	mov	sp, r7
 800c476:	bd90      	pop	{r4, r7, pc}
 800c478:	20004c78 	.word	0x20004c78
 800c47c:	3ff00000 	.word	0x3ff00000
 800c480:	41f00000 	.word	0x41f00000
 800c484:	40240000 	.word	0x40240000

0800c488 <SupervisorB1_updateSafetyLimits>:

/* Function for Chart: '<S1>/Rover motion state' */
static void SupervisorB1_updateSafetyLimits(SafetyStatus rover_state, real_T
  *V_MAX, real_T *OMEGA_MAX, real_T *V_MAX_MANEUVER, real_T *OMEGA_GO_LEFT,
  real_T *OMEGA_GO_RIGHT)
{
 800c488:	b480      	push	{r7}
 800c48a:	b085      	sub	sp, #20
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	60b9      	str	r1, [r7, #8]
 800c490:	607a      	str	r2, [r7, #4]
 800c492:	603b      	str	r3, [r7, #0]
 800c494:	4603      	mov	r3, r0
 800c496:	73fb      	strb	r3, [r7, #15]
  *V_MAX = 1.0;
 800c498:	68b9      	ldr	r1, [r7, #8]
 800c49a:	f04f 0200 	mov.w	r2, #0
 800c49e:	4b40      	ldr	r3, [pc, #256]	@ (800c5a0 <SupervisorB1_updateSafetyLimits+0x118>)
 800c4a0:	e9c1 2300 	strd	r2, r3, [r1]
  *OMEGA_MAX = 1.0;
 800c4a4:	6879      	ldr	r1, [r7, #4]
 800c4a6:	f04f 0200 	mov.w	r2, #0
 800c4aa:	4b3d      	ldr	r3, [pc, #244]	@ (800c5a0 <SupervisorB1_updateSafetyLimits+0x118>)
 800c4ac:	e9c1 2300 	strd	r2, r3, [r1]
  *V_MAX_MANEUVER = 0.8;
 800c4b0:	6839      	ldr	r1, [r7, #0]
 800c4b2:	a331      	add	r3, pc, #196	@ (adr r3, 800c578 <SupervisorB1_updateSafetyLimits+0xf0>)
 800c4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b8:	e9c1 2300 	strd	r2, r3, [r1]
  *OMEGA_GO_LEFT = 0.4;
 800c4bc:	69b9      	ldr	r1, [r7, #24]
 800c4be:	a330      	add	r3, pc, #192	@ (adr r3, 800c580 <SupervisorB1_updateSafetyLimits+0xf8>)
 800c4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4c4:	e9c1 2300 	strd	r2, r3, [r1]
  *OMEGA_GO_RIGHT = -0.4;
 800c4c8:	69f9      	ldr	r1, [r7, #28]
 800c4ca:	a32f      	add	r3, pc, #188	@ (adr r3, 800c588 <SupervisorB1_updateSafetyLimits+0x100>)
 800c4cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d0:	e9c1 2300 	strd	r2, r3, [r1]
  switch (rover_state) {
 800c4d4:	7bfb      	ldrb	r3, [r7, #15]
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	d002      	beq.n	800c4e0 <SupervisorB1_updateSafetyLimits+0x58>
 800c4da:	2b02      	cmp	r3, #2
 800c4dc:	d01f      	beq.n	800c51e <SupervisorB1_updateSafetyLimits+0x96>
    *V_MAX_MANEUVER = 0.0;
    *OMEGA_GO_LEFT = 0.0;
    *OMEGA_GO_RIGHT = 0.0;
    break;
  }
}
 800c4de:	e042      	b.n	800c566 <SupervisorB1_updateSafetyLimits+0xde>
    *V_MAX = 0.5;
 800c4e0:	68b9      	ldr	r1, [r7, #8]
 800c4e2:	f04f 0200 	mov.w	r2, #0
 800c4e6:	4b2f      	ldr	r3, [pc, #188]	@ (800c5a4 <SupervisorB1_updateSafetyLimits+0x11c>)
 800c4e8:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_MAX = 0.5;
 800c4ec:	6879      	ldr	r1, [r7, #4]
 800c4ee:	f04f 0200 	mov.w	r2, #0
 800c4f2:	4b2c      	ldr	r3, [pc, #176]	@ (800c5a4 <SupervisorB1_updateSafetyLimits+0x11c>)
 800c4f4:	e9c1 2300 	strd	r2, r3, [r1]
    *V_MAX_MANEUVER = 0.4;
 800c4f8:	6839      	ldr	r1, [r7, #0]
 800c4fa:	a321      	add	r3, pc, #132	@ (adr r3, 800c580 <SupervisorB1_updateSafetyLimits+0xf8>)
 800c4fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c500:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_GO_LEFT = 0.2;
 800c504:	69b9      	ldr	r1, [r7, #24]
 800c506:	a322      	add	r3, pc, #136	@ (adr r3, 800c590 <SupervisorB1_updateSafetyLimits+0x108>)
 800c508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c50c:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_GO_RIGHT = -0.2;
 800c510:	69f9      	ldr	r1, [r7, #28]
 800c512:	a321      	add	r3, pc, #132	@ (adr r3, 800c598 <SupervisorB1_updateSafetyLimits+0x110>)
 800c514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c518:	e9c1 2300 	strd	r2, r3, [r1]
    break;
 800c51c:	e023      	b.n	800c566 <SupervisorB1_updateSafetyLimits+0xde>
    *V_MAX = 0.0;
 800c51e:	68b9      	ldr	r1, [r7, #8]
 800c520:	f04f 0200 	mov.w	r2, #0
 800c524:	f04f 0300 	mov.w	r3, #0
 800c528:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_MAX = 0.0;
 800c52c:	6879      	ldr	r1, [r7, #4]
 800c52e:	f04f 0200 	mov.w	r2, #0
 800c532:	f04f 0300 	mov.w	r3, #0
 800c536:	e9c1 2300 	strd	r2, r3, [r1]
    *V_MAX_MANEUVER = 0.0;
 800c53a:	6839      	ldr	r1, [r7, #0]
 800c53c:	f04f 0200 	mov.w	r2, #0
 800c540:	f04f 0300 	mov.w	r3, #0
 800c544:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_GO_LEFT = 0.0;
 800c548:	69b9      	ldr	r1, [r7, #24]
 800c54a:	f04f 0200 	mov.w	r2, #0
 800c54e:	f04f 0300 	mov.w	r3, #0
 800c552:	e9c1 2300 	strd	r2, r3, [r1]
    *OMEGA_GO_RIGHT = 0.0;
 800c556:	69f9      	ldr	r1, [r7, #28]
 800c558:	f04f 0200 	mov.w	r2, #0
 800c55c:	f04f 0300 	mov.w	r3, #0
 800c560:	e9c1 2300 	strd	r2, r3, [r1]
    break;
 800c564:	bf00      	nop
}
 800c566:	bf00      	nop
 800c568:	3714      	adds	r7, #20
 800c56a:	46bd      	mov	sp, r7
 800c56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c570:	4770      	bx	lr
 800c572:	bf00      	nop
 800c574:	f3af 8000 	nop.w
 800c578:	9999999a 	.word	0x9999999a
 800c57c:	3fe99999 	.word	0x3fe99999
 800c580:	9999999a 	.word	0x9999999a
 800c584:	3fd99999 	.word	0x3fd99999
 800c588:	9999999a 	.word	0x9999999a
 800c58c:	bfd99999 	.word	0xbfd99999
 800c590:	9999999a 	.word	0x9999999a
 800c594:	3fc99999 	.word	0x3fc99999
 800c598:	9999999a 	.word	0x9999999a
 800c59c:	bfc99999 	.word	0xbfc99999
 800c5a0:	3ff00000 	.word	0x3ff00000
 800c5a4:	3fe00000 	.word	0x3fe00000

0800c5a8 <SupervisorB1_angleCalculator180>:

/* Function for Chart: '<S1>/Rover motion state' */
static real32_T SupervisorB1_angleCalculator180(real32_T gyro_angle)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b085      	sub	sp, #20
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	ed87 0a01 	vstr	s0, [r7, #4]
  real32_T targetAngle;
  if (gyro_angle + 180.0F > 360.0F) {
 800c5b2:	edd7 7a01 	vldr	s15, [r7, #4]
 800c5b6:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800c60c <SupervisorB1_angleCalculator180+0x64>
 800c5ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c5be:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800c610 <SupervisorB1_angleCalculator180+0x68>
 800c5c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c5c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c5ca:	dd0c      	ble.n	800c5e6 <SupervisorB1_angleCalculator180+0x3e>
    targetAngle = (gyro_angle + 180.0F) - 360.0F;
 800c5cc:	edd7 7a01 	vldr	s15, [r7, #4]
 800c5d0:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c60c <SupervisorB1_angleCalculator180+0x64>
 800c5d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c5d8:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800c610 <SupervisorB1_angleCalculator180+0x68>
 800c5dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c5e0:	edc7 7a03 	vstr	s15, [r7, #12]
 800c5e4:	e007      	b.n	800c5f6 <SupervisorB1_angleCalculator180+0x4e>
  } else {
    targetAngle = gyro_angle + 180.0F;
 800c5e6:	edd7 7a01 	vldr	s15, [r7, #4]
 800c5ea:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800c60c <SupervisorB1_angleCalculator180+0x64>
 800c5ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c5f2:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  return targetAngle;
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	ee07 3a90 	vmov	s15, r3
}
 800c5fc:	eeb0 0a67 	vmov.f32	s0, s15
 800c600:	3714      	adds	r7, #20
 800c602:	46bd      	mov	sp, r7
 800c604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c608:	4770      	bx	lr
 800c60a:	bf00      	nop
 800c60c:	43340000 	.word	0x43340000
 800c610:	43b40000 	.word	0x43b40000

0800c614 <SupervisorB1_angleError>:

/* Function for Chart: '<S1>/Rover motion state' */
static real32_T SupervisorB1_angleError(real32_T gyro_angle, real32_T
  targetAngle)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b084      	sub	sp, #16
 800c618:	af00      	add	r7, sp, #0
 800c61a:	ed87 0a01 	vstr	s0, [r7, #4]
 800c61e:	edc7 0a00 	vstr	s1, [r7]
  real32_T x;
  x = (targetAngle - gyro_angle) + 180.0F;
 800c622:	ed97 7a00 	vldr	s14, [r7]
 800c626:	edd7 7a01 	vldr	s15, [r7, #4]
 800c62a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c62e:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800c6d8 <SupervisorB1_angleError+0xc4>
 800c632:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c636:	edc7 7a03 	vstr	s15, [r7, #12]
  if (rtIsNaNF(x)) {
 800c63a:	ed97 0a03 	vldr	s0, [r7, #12]
 800c63e:	f001 fae5 	bl	800dc0c <rtIsNaNF>
 800c642:	4603      	mov	r3, r0
 800c644:	2b00      	cmp	r3, #0
 800c646:	d003      	beq.n	800c650 <SupervisorB1_angleError+0x3c>
    x = (rtNaNF);
 800c648:	4b24      	ldr	r3, [pc, #144]	@ (800c6dc <SupervisorB1_angleError+0xc8>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	60fb      	str	r3, [r7, #12]
 800c64e:	e037      	b.n	800c6c0 <SupervisorB1_angleError+0xac>
  } else if (rtIsInfF(x)) {
 800c650:	ed97 0a03 	vldr	s0, [r7, #12]
 800c654:	f001 fab8 	bl	800dbc8 <rtIsInfF>
 800c658:	4603      	mov	r3, r0
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d003      	beq.n	800c666 <SupervisorB1_angleError+0x52>
    x = (rtNaNF);
 800c65e:	4b1f      	ldr	r3, [pc, #124]	@ (800c6dc <SupervisorB1_angleError+0xc8>)
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	60fb      	str	r3, [r7, #12]
 800c664:	e02c      	b.n	800c6c0 <SupervisorB1_angleError+0xac>
  } else if (x == 0.0F) {
 800c666:	edd7 7a03 	vldr	s15, [r7, #12]
 800c66a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c66e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c672:	d103      	bne.n	800c67c <SupervisorB1_angleError+0x68>
    x = 0.0F;
 800c674:	f04f 0300 	mov.w	r3, #0
 800c678:	60fb      	str	r3, [r7, #12]
 800c67a:	e021      	b.n	800c6c0 <SupervisorB1_angleError+0xac>
  } else {
    x = fmodf(x, 360.0F);
 800c67c:	eddf 0a18 	vldr	s1, [pc, #96]	@ 800c6e0 <SupervisorB1_angleError+0xcc>
 800c680:	ed97 0a03 	vldr	s0, [r7, #12]
 800c684:	f009 fbda 	bl	8015e3c <fmodf>
 800c688:	ed87 0a03 	vstr	s0, [r7, #12]
    if (x == 0.0F) {
 800c68c:	edd7 7a03 	vldr	s15, [r7, #12]
 800c690:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c698:	d103      	bne.n	800c6a2 <SupervisorB1_angleError+0x8e>
      x = 0.0F;
 800c69a:	f04f 0300 	mov.w	r3, #0
 800c69e:	60fb      	str	r3, [r7, #12]
 800c6a0:	e00e      	b.n	800c6c0 <SupervisorB1_angleError+0xac>
    } else if (x < 0.0F) {
 800c6a2:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c6aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6ae:	d507      	bpl.n	800c6c0 <SupervisorB1_angleError+0xac>
      x += 360.0F;
 800c6b0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6b4:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800c6e0 <SupervisorB1_angleError+0xcc>
 800c6b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c6bc:	edc7 7a03 	vstr	s15, [r7, #12]
    }
  }

  return x - 180.0F;
 800c6c0:	edd7 7a03 	vldr	s15, [r7, #12]
 800c6c4:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 800c6d8 <SupervisorB1_angleError+0xc4>
 800c6c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 800c6cc:	eeb0 0a67 	vmov.f32	s0, s15
 800c6d0:	3710      	adds	r7, #16
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	bd80      	pop	{r7, pc}
 800c6d6:	bf00      	nop
 800c6d8:	43340000 	.word	0x43340000
 800c6dc:	2000006c 	.word	0x2000006c
 800c6e0:	43b40000 	.word	0x43b40000

0800c6e4 <SupervisorB1_checkStop>:

/* Function for Chart: '<S1>/Rover motion state' */
static boolean_T SupervisorB1_checkStop(const real32_T wheel_speeds[4])
{
 800c6e4:	b480      	push	{r7}
 800c6e6:	b087      	sub	sp, #28
 800c6e8:	af00      	add	r7, sp, #0
 800c6ea:	6078      	str	r0, [r7, #4]
  int32_T b_k;
  boolean_T x[4];
  boolean_T exitg1;
  boolean_T stop;
  x[0] = (fabsf(wheel_speeds[0]) < 2.5F);
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	edd3 7a00 	vldr	s15, [r3]
 800c6f2:	eef0 7ae7 	vabs.f32	s15, s15
 800c6f6:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c6fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c6fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c702:	bf4c      	ite	mi
 800c704:	2301      	movmi	r3, #1
 800c706:	2300      	movpl	r3, #0
 800c708:	b2db      	uxtb	r3, r3
 800c70a:	733b      	strb	r3, [r7, #12]
  x[1] = (fabsf(wheel_speeds[1]) < 2.5F);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	3304      	adds	r3, #4
 800c710:	edd3 7a00 	vldr	s15, [r3]
 800c714:	eef0 7ae7 	vabs.f32	s15, s15
 800c718:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c71c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c724:	bf4c      	ite	mi
 800c726:	2301      	movmi	r3, #1
 800c728:	2300      	movpl	r3, #0
 800c72a:	b2db      	uxtb	r3, r3
 800c72c:	737b      	strb	r3, [r7, #13]
  x[2] = (fabsf(wheel_speeds[2]) < 2.5F);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	3308      	adds	r3, #8
 800c732:	edd3 7a00 	vldr	s15, [r3]
 800c736:	eef0 7ae7 	vabs.f32	s15, s15
 800c73a:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c73e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c746:	bf4c      	ite	mi
 800c748:	2301      	movmi	r3, #1
 800c74a:	2300      	movpl	r3, #0
 800c74c:	b2db      	uxtb	r3, r3
 800c74e:	73bb      	strb	r3, [r7, #14]
  x[3] = (fabsf(wheel_speeds[3]) < 2.5F);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	330c      	adds	r3, #12
 800c754:	edd3 7a00 	vldr	s15, [r3]
 800c758:	eef0 7ae7 	vabs.f32	s15, s15
 800c75c:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800c760:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c768:	bf4c      	ite	mi
 800c76a:	2301      	movmi	r3, #1
 800c76c:	2300      	movpl	r3, #0
 800c76e:	b2db      	uxtb	r3, r3
 800c770:	73fb      	strb	r3, [r7, #15]
  stop = true;
 800c772:	2301      	movs	r3, #1
 800c774:	74bb      	strb	r3, [r7, #18]
  b_k = 0;
 800c776:	2300      	movs	r3, #0
 800c778:	617b      	str	r3, [r7, #20]
  exitg1 = false;
 800c77a:	2300      	movs	r3, #0
 800c77c:	74fb      	strb	r3, [r7, #19]
  while ((!exitg1) && (b_k < 4)) {
 800c77e:	e00e      	b.n	800c79e <SupervisorB1_checkStop+0xba>
    if (!x[b_k]) {
 800c780:	f107 020c 	add.w	r2, r7, #12
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	4413      	add	r3, r2
 800c788:	781b      	ldrb	r3, [r3, #0]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d104      	bne.n	800c798 <SupervisorB1_checkStop+0xb4>
      stop = false;
 800c78e:	2300      	movs	r3, #0
 800c790:	74bb      	strb	r3, [r7, #18]
      exitg1 = true;
 800c792:	2301      	movs	r3, #1
 800c794:	74fb      	strb	r3, [r7, #19]
 800c796:	e002      	b.n	800c79e <SupervisorB1_checkStop+0xba>
    } else {
      b_k++;
 800c798:	697b      	ldr	r3, [r7, #20]
 800c79a:	3301      	adds	r3, #1
 800c79c:	617b      	str	r3, [r7, #20]
  while ((!exitg1) && (b_k < 4)) {
 800c79e:	7cfb      	ldrb	r3, [r7, #19]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d102      	bne.n	800c7aa <SupervisorB1_checkStop+0xc6>
 800c7a4:	697b      	ldr	r3, [r7, #20]
 800c7a6:	2b03      	cmp	r3, #3
 800c7a8:	ddea      	ble.n	800c780 <SupervisorB1_checkStop+0x9c>
    }
  }

  return stop;
 800c7aa:	7cbb      	ldrb	r3, [r7, #18]
}
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	371c      	adds	r7, #28
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b6:	4770      	bx	lr

0800c7b8 <enter_atomic_Stato_marcia_rover>:

/* Function for Chart: '<S1>/Rover motion state' */
static void enter_atomic_Stato_marcia_rover(const SafetyStatus
  *rover_safety_state)
{
 800c7b8:	b590      	push	{r4, r7, lr}
 800c7ba:	b08f      	sub	sp, #60	@ 0x3c
 800c7bc:	af02      	add	r7, sp, #8
 800c7be:	6078      	str	r0, [r7, #4]
  real_T OMEGA_GO_LEFT;
  real_T OMEGA_GO_RIGHT;
  real_T OMEGA_MAX;
  real_T V_MAX;
  real_T V_MAX_MANEUVER;
  SupervisorB1_updateSafetyLimits(*rover_safety_state, &V_MAX, &OMEGA_MAX,
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	7818      	ldrb	r0, [r3, #0]
 800c7c4:	f107 0408 	add.w	r4, r7, #8
 800c7c8:	f107 0218 	add.w	r2, r7, #24
 800c7cc:	f107 0110 	add.w	r1, r7, #16
 800c7d0:	f107 0320 	add.w	r3, r7, #32
 800c7d4:	9301      	str	r3, [sp, #4]
 800c7d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c7da:	9300      	str	r3, [sp, #0]
 800c7dc:	4623      	mov	r3, r4
 800c7de:	f7ff fe53 	bl	800c488 <SupervisorB1_updateSafetyLimits>
    &V_MAX_MANEUVER, &OMEGA_GO_LEFT, &OMEGA_GO_RIGHT);

  /* Inport: '<Root>/Board2_Data' */
  SupervisorB1_DW.v_user = SupervisorB1_U.Board2_Data.payload.y_norm * (real32_T)
 800c7e2:	4b19      	ldr	r3, [pc, #100]	@ (800c848 <enter_atomic_Stato_marcia_rover+0x90>)
 800c7e4:	f8d3 4012 	ldr.w	r4, [r3, #18]
 800c7e8:	4623      	mov	r3, r4
 800c7ea:	461c      	mov	r4, r3
 800c7ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c7f0:	4610      	mov	r0, r2
 800c7f2:	4619      	mov	r1, r3
 800c7f4:	f7f4 fa20 	bl	8000c38 <__aeabi_d2f>
 800c7f8:	ee07 0a90 	vmov	s15, r0
 800c7fc:	ee07 4a10 	vmov	s14, r4
 800c800:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c804:	4b11      	ldr	r3, [pc, #68]	@ (800c84c <enter_atomic_Stato_marcia_rover+0x94>)
 800c806:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
    V_MAX;
  if (SupervisorB1_DW.invert_y) {
 800c80a:	4b10      	ldr	r3, [pc, #64]	@ (800c84c <enter_atomic_Stato_marcia_rover+0x94>)
 800c80c:	f893 30d1 	ldrb.w	r3, [r3, #209]	@ 0xd1
 800c810:	2b00      	cmp	r3, #0
 800c812:	d014      	beq.n	800c83e <enter_atomic_Stato_marcia_rover+0x86>
    if (SupervisorB1_DW.v_user >= 0.0F) {
 800c814:	4b0d      	ldr	r3, [pc, #52]	@ (800c84c <enter_atomic_Stato_marcia_rover+0x94>)
 800c816:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800c81a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c81e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c822:	db04      	blt.n	800c82e <enter_atomic_Stato_marcia_rover+0x76>
      SupervisorB1_DW.invert_y = false;
 800c824:	4b09      	ldr	r3, [pc, #36]	@ (800c84c <enter_atomic_Stato_marcia_rover+0x94>)
 800c826:	2200      	movs	r2, #0
 800c828:	f883 20d1 	strb.w	r2, [r3, #209]	@ 0xd1
    } else {
      SupervisorB1_DW.v_user = -SupervisorB1_DW.v_user;
    }
  }
}
 800c82c:	e007      	b.n	800c83e <enter_atomic_Stato_marcia_rover+0x86>
      SupervisorB1_DW.v_user = -SupervisorB1_DW.v_user;
 800c82e:	4b07      	ldr	r3, [pc, #28]	@ (800c84c <enter_atomic_Stato_marcia_rover+0x94>)
 800c830:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800c834:	eef1 7a67 	vneg.f32	s15, s15
 800c838:	4b04      	ldr	r3, [pc, #16]	@ (800c84c <enter_atomic_Stato_marcia_rover+0x94>)
 800c83a:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
}
 800c83e:	bf00      	nop
 800c840:	3734      	adds	r7, #52	@ 0x34
 800c842:	46bd      	mov	sp, r7
 800c844:	bd90      	pop	{r4, r7, pc}
 800c846:	bf00      	nop
 800c848:	20004d54 	.word	0x20004d54
 800c84c:	20004c78 	.word	0x20004c78

0800c850 <SupervisorB1_Motion_Supervision>:

/* Function for Chart: '<S1>/Rover motion state' */
static void SupervisorB1_Motion_Supervision(const SafetyStatus
  *rover_safety_state)
{
 800c850:	b590      	push	{r4, r7, lr}
 800c852:	ed2d 8b02 	vpush	{d8}
 800c856:	b091      	sub	sp, #68	@ 0x44
 800c858:	af02      	add	r7, sp, #8
 800c85a:	6078      	str	r0, [r7, #4]
  real_T OMEGA_MAX;
  real_T V_MAX;
  real_T V_MAX_MANEUVER;
  real32_T omega_user;
  real32_T tmp;
  if (SupervisorB1_DW.is_Motion_Supervision == Sup_IN_Procedura_emergency_stop)
 800c85c:	4bb1      	ldr	r3, [pc, #708]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c85e:	f893 30c2 	ldrb.w	r3, [r3, #194]	@ 0xc2
 800c862:	2b01      	cmp	r3, #1
 800c864:	d157      	bne.n	800c916 <SupervisorB1_Motion_Supervision+0xc6>
  {
    if ((*rover_safety_state != SAFETY_CRITICAL) &&
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	781b      	ldrb	r3, [r3, #0]
 800c86a:	2b02      	cmp	r3, #2
 800c86c:	d01a      	beq.n	800c8a4 <SupervisorB1_Motion_Supervision+0x54>
        SupervisorB1_DW.estop_recover_enabled) {
 800c86e:	4bad      	ldr	r3, [pc, #692]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c870:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
    if ((*rover_safety_state != SAFETY_CRITICAL) &&
 800c874:	2b00      	cmp	r3, #0
 800c876:	d015      	beq.n	800c8a4 <SupervisorB1_Motion_Supervision+0x54>
      /* Outport: '<Root>/actuate_emergency_stop' */
      SupervisorB1_Y.actuate_emergency_stop = false;
 800c878:	4bab      	ldr	r3, [pc, #684]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800c87a:	2200      	movs	r2, #0
 800c87c:	745a      	strb	r2, [r3, #17]
      SupervisorB1_DW.is_Procedura_emergency_stop =
 800c87e:	4ba9      	ldr	r3, [pc, #676]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c880:	2200      	movs	r2, #0
 800c882:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
        SupervisorB1_IN_NO_ACTIVE_CHILD;
      SupervisorB1_DW.is_Motion_Supervision = Superviso_IN_Stato_marcia_rover;
 800c886:	4ba7      	ldr	r3, [pc, #668]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c888:	2202      	movs	r2, #2
 800c88a:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
      enter_atomic_Stato_marcia_rover(rover_safety_state);
 800c88e:	6878      	ldr	r0, [r7, #4]
 800c890:	f7ff ff92 	bl	800c7b8 <enter_atomic_Stato_marcia_rover>
      SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_Normale_marcia;
 800c894:	4ba3      	ldr	r3, [pc, #652]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c896:	2203      	movs	r2, #3
 800c898:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

      /* Outport: '<Root>/current_action' */
      SupervisorB1_Y.current_action = CMD_NORMAL;
 800c89c:	4ba2      	ldr	r3, [pc, #648]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800c89e:	2200      	movs	r2, #0
 800c8a0:	749a      	strb	r2, [r3, #18]
 800c8a2:	e33a      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
    } else if (SupervisorB1_DW.is_Procedura_emergency_stop ==
 800c8a4:	4b9f      	ldr	r3, [pc, #636]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c8a6:	f893 30c3 	ldrb.w	r3, [r3, #195]	@ 0xc3
 800c8aa:	2b01      	cmp	r3, #1
 800c8ac:	d12f      	bne.n	800c90e <SupervisorB1_Motion_Supervision+0xbe>
               Supe_IN_In_frenata_di_emergenza) {
      /* Outport: '<Root>/current_action' */
      SupervisorB1_Y.current_action = CMD_ESTOP;
 800c8ae:	4b9e      	ldr	r3, [pc, #632]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800c8b0:	2207      	movs	r2, #7
 800c8b2:	749a      	strb	r2, [r3, #18]
      if (!SupervisorB1_DW.roverIsStopped) {
 800c8b4:	4b9b      	ldr	r3, [pc, #620]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c8b6:	f893 30cf 	ldrb.w	r3, [r3, #207]	@ 0xcf
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d103      	bne.n	800c8c6 <SupervisorB1_Motion_Supervision+0x76>
        SupervisorB1_DW.durationCounter_1_m0 = 0U;
 800c8be:	4b99      	ldr	r3, [pc, #612]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      }

      if (SupervisorB1_DW.durationCounter_1_m0 > 50U) {
 800c8c6:	4b97      	ldr	r3, [pc, #604]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c8c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800c8cc:	2b32      	cmp	r3, #50	@ 0x32
 800c8ce:	d90b      	bls.n	800c8e8 <SupervisorB1_Motion_Supervision+0x98>
        SupervisorB1_DW.is_Procedura_emergency_stop =
 800c8d0:	4b94      	ldr	r3, [pc, #592]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c8d2:	2202      	movs	r2, #2
 800c8d4:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
          SupervisorB1_IN_Motori_fermi;

        /* Outport: '<Root>/current_action' */
        SupervisorB1_Y.current_action = CMD_STOP;
 800c8d8:	4b93      	ldr	r3, [pc, #588]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800c8da:	2206      	movs	r2, #6
 800c8dc:	749a      	strb	r2, [r3, #18]
        SupervisorB1_DW.estop_recover_enabled = true;
 800c8de:	4b91      	ldr	r3, [pc, #580]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c8e0:	2201      	movs	r2, #1
 800c8e2:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
      break;
    }

    /* End of Inport: '<Root>/Board2_Data' */
  }
}
 800c8e6:	e318      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
        SupervisorB1_DW.roverIsStopped = SupervisorB1_checkStop
 800c8e8:	4890      	ldr	r0, [pc, #576]	@ (800cb2c <SupervisorB1_Motion_Supervision+0x2dc>)
 800c8ea:	f7ff fefb 	bl	800c6e4 <SupervisorB1_checkStop>
 800c8ee:	4603      	mov	r3, r0
 800c8f0:	461a      	mov	r2, r3
 800c8f2:	4b8c      	ldr	r3, [pc, #560]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c8f4:	f883 20cf 	strb.w	r2, [r3, #207]	@ 0xcf
        if (!SupervisorB1_DW.roverIsStopped) {
 800c8f8:	4b8a      	ldr	r3, [pc, #552]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c8fa:	f893 30cf 	ldrb.w	r3, [r3, #207]	@ 0xcf
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	f040 830b 	bne.w	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
          SupervisorB1_DW.durationCounter_1_m0 = 0U;
 800c904:	4b87      	ldr	r3, [pc, #540]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c906:	2200      	movs	r2, #0
 800c908:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800c90c:	e305      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
      SupervisorB1_Y.current_action = CMD_STOP;
 800c90e:	4b86      	ldr	r3, [pc, #536]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800c910:	2206      	movs	r2, #6
 800c912:	749a      	strb	r2, [r3, #18]
}
 800c914:	e301      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
  } else if (((SupervisorB1_U.Board2_Data.payload.command == CMD_ESTOP) &&
 800c916:	4b86      	ldr	r3, [pc, #536]	@ (800cb30 <SupervisorB1_Motion_Supervision+0x2e0>)
 800c918:	781b      	ldrb	r3, [r3, #0]
 800c91a:	2b07      	cmp	r3, #7
 800c91c:	d10c      	bne.n	800c938 <SupervisorB1_Motion_Supervision+0xe8>
              (SupervisorB1_DW.v_user > 0.0F) &&
 800c91e:	4b81      	ldr	r3, [pc, #516]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c920:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
  } else if (((SupervisorB1_U.Board2_Data.payload.command == CMD_ESTOP) &&
 800c924:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c92c:	dd04      	ble.n	800c938 <SupervisorB1_Motion_Supervision+0xe8>
              (!SupervisorB1_DW.is_rotating180)) || (*rover_safety_state ==
 800c92e:	4b7d      	ldr	r3, [pc, #500]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c930:	f893 30d0 	ldrb.w	r3, [r3, #208]	@ 0xd0
              (SupervisorB1_DW.v_user > 0.0F) &&
 800c934:	2b00      	cmp	r3, #0
 800c936:	d003      	beq.n	800c940 <SupervisorB1_Motion_Supervision+0xf0>
              (!SupervisorB1_DW.is_rotating180)) || (*rover_safety_state ==
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	781b      	ldrb	r3, [r3, #0]
 800c93c:	2b02      	cmp	r3, #2
 800c93e:	d134      	bne.n	800c9aa <SupervisorB1_Motion_Supervision+0x15a>
    SupervisorB1_DW.estop_recover_enabled = false;
 800c940:	4b78      	ldr	r3, [pc, #480]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c942:	2200      	movs	r2, #0
 800c944:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
    if (SupervisorB1_DW.is_Stato_marcia_rover == SupervisorB1_IN_Retromarcia_180)
 800c948:	4b76      	ldr	r3, [pc, #472]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c94a:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 800c94e:	2b04      	cmp	r3, #4
 800c950:	d108      	bne.n	800c964 <SupervisorB1_Motion_Supervision+0x114>
      SupervisorB1_DW.is_rotating180 = false;
 800c952:	4b74      	ldr	r3, [pc, #464]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c954:	2200      	movs	r2, #0
 800c956:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
      SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_NO_ACTIVE_CHILD;
 800c95a:	4b72      	ldr	r3, [pc, #456]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c95c:	2200      	movs	r2, #0
 800c95e:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
 800c962:	e003      	b.n	800c96c <SupervisorB1_Motion_Supervision+0x11c>
      SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_NO_ACTIVE_CHILD;
 800c964:	4b6f      	ldr	r3, [pc, #444]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c966:	2200      	movs	r2, #0
 800c968:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
    SupervisorB1_DW.invert_y = false;
 800c96c:	4b6d      	ldr	r3, [pc, #436]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c96e:	2200      	movs	r2, #0
 800c970:	f883 20d1 	strb.w	r2, [r3, #209]	@ 0xd1
    SupervisorB1_DW.is_Motion_Supervision = Sup_IN_Procedura_emergency_stop;
 800c974:	4b6b      	ldr	r3, [pc, #428]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c976:	2201      	movs	r2, #1
 800c978:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
    SupervisorB1_DW.durationCounter_1_m0 = 0U;
 800c97c:	4b69      	ldr	r3, [pc, #420]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c97e:	2200      	movs	r2, #0
 800c980:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    SupervisorB1_DW.is_Procedura_emergency_stop =
 800c984:	4b67      	ldr	r3, [pc, #412]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c986:	2201      	movs	r2, #1
 800c988:	f883 20c3 	strb.w	r2, [r3, #195]	@ 0xc3
    SupervisorB1_Y.current_action = CMD_ESTOP;
 800c98c:	4b66      	ldr	r3, [pc, #408]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800c98e:	2207      	movs	r2, #7
 800c990:	749a      	strb	r2, [r3, #18]
    SupervisorB1_Y.v_ref = 0.0F;
 800c992:	4b65      	ldr	r3, [pc, #404]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800c994:	f04f 0200 	mov.w	r2, #0
 800c998:	601a      	str	r2, [r3, #0]
    SupervisorB1_Y.omega_ref = 0.0F;
 800c99a:	4b63      	ldr	r3, [pc, #396]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800c99c:	f04f 0200 	mov.w	r2, #0
 800c9a0:	605a      	str	r2, [r3, #4]
    SupervisorB1_Y.actuate_emergency_stop = true;
 800c9a2:	4b61      	ldr	r3, [pc, #388]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800c9a4:	2201      	movs	r2, #1
 800c9a6:	745a      	strb	r2, [r3, #17]
 800c9a8:	e2b7      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
    SupervisorB1_updateSafetyLimits(*rover_safety_state, &V_MAX, &OMEGA_MAX,
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	7818      	ldrb	r0, [r3, #0]
 800c9ae:	f107 0408 	add.w	r4, r7, #8
 800c9b2:	f107 0218 	add.w	r2, r7, #24
 800c9b6:	f107 0110 	add.w	r1, r7, #16
 800c9ba:	f107 0320 	add.w	r3, r7, #32
 800c9be:	9301      	str	r3, [sp, #4]
 800c9c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800c9c4:	9300      	str	r3, [sp, #0]
 800c9c6:	4623      	mov	r3, r4
 800c9c8:	f7ff fd5e 	bl	800c488 <SupervisorB1_updateSafetyLimits>
    SupervisorB1_DW.v_user = SupervisorB1_U.Board2_Data.payload.y_norm *
 800c9cc:	4b58      	ldr	r3, [pc, #352]	@ (800cb30 <SupervisorB1_Motion_Supervision+0x2e0>)
 800c9ce:	f8d3 4012 	ldr.w	r4, [r3, #18]
 800c9d2:	4623      	mov	r3, r4
 800c9d4:	461c      	mov	r4, r3
      (real32_T)V_MAX;
 800c9d6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c9da:	4610      	mov	r0, r2
 800c9dc:	4619      	mov	r1, r3
 800c9de:	f7f4 f92b 	bl	8000c38 <__aeabi_d2f>
 800c9e2:	ee07 0a90 	vmov	s15, r0
    SupervisorB1_DW.v_user = SupervisorB1_U.Board2_Data.payload.y_norm *
 800c9e6:	ee07 4a10 	vmov	s14, r4
 800c9ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9ee:	4b4d      	ldr	r3, [pc, #308]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800c9f0:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
    omega_user = SupervisorB1_U.Board2_Data.payload.x_norm * (real32_T)OMEGA_MAX;
 800c9f4:	4b4e      	ldr	r3, [pc, #312]	@ (800cb30 <SupervisorB1_Motion_Supervision+0x2e0>)
 800c9f6:	f8d3 400e 	ldr.w	r4, [r3, #14]
 800c9fa:	4623      	mov	r3, r4
 800c9fc:	461c      	mov	r4, r3
 800c9fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ca02:	4610      	mov	r0, r2
 800ca04:	4619      	mov	r1, r3
 800ca06:	f7f4 f917 	bl	8000c38 <__aeabi_d2f>
 800ca0a:	ee07 0a90 	vmov	s15, r0
 800ca0e:	ee07 4a10 	vmov	s14, r4
 800ca12:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca16:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    if (SupervisorB1_DW.invert_y) {
 800ca1a:	4b42      	ldr	r3, [pc, #264]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800ca1c:	f893 30d1 	ldrb.w	r3, [r3, #209]	@ 0xd1
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d014      	beq.n	800ca4e <SupervisorB1_Motion_Supervision+0x1fe>
      if (SupervisorB1_DW.v_user >= 0.0F) {
 800ca24:	4b3f      	ldr	r3, [pc, #252]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800ca26:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800ca2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ca2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca32:	db04      	blt.n	800ca3e <SupervisorB1_Motion_Supervision+0x1ee>
        SupervisorB1_DW.invert_y = false;
 800ca34:	4b3b      	ldr	r3, [pc, #236]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800ca36:	2200      	movs	r2, #0
 800ca38:	f883 20d1 	strb.w	r2, [r3, #209]	@ 0xd1
 800ca3c:	e007      	b.n	800ca4e <SupervisorB1_Motion_Supervision+0x1fe>
        SupervisorB1_DW.v_user = -SupervisorB1_DW.v_user;
 800ca3e:	4b39      	ldr	r3, [pc, #228]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800ca40:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800ca44:	eef1 7a67 	vneg.f32	s15, s15
 800ca48:	4b36      	ldr	r3, [pc, #216]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800ca4a:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
    switch (SupervisorB1_DW.is_Stato_marcia_rover) {
 800ca4e:	4b35      	ldr	r3, [pc, #212]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800ca50:	f893 30c4 	ldrb.w	r3, [r3, #196]	@ 0xc4
 800ca54:	3b01      	subs	r3, #1
 800ca56:	2b04      	cmp	r3, #4
 800ca58:	f200 8227 	bhi.w	800ceaa <SupervisorB1_Motion_Supervision+0x65a>
 800ca5c:	a201      	add	r2, pc, #4	@ (adr r2, 800ca64 <SupervisorB1_Motion_Supervision+0x214>)
 800ca5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca62:	bf00      	nop
 800ca64:	0800ca79 	.word	0x0800ca79
 800ca68:	0800cab7 	.word	0x0800cab7
 800ca6c:	0800caf5 	.word	0x0800caf5
 800ca70:	0800cc69 	.word	0x0800cc69
 800ca74:	0800ce3d 	.word	0x0800ce3d
      SupervisorB1_Y.current_action = CMD_AVOID_RIGHT;
 800ca78:	4b2b      	ldr	r3, [pc, #172]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800ca7a:	2204      	movs	r2, #4
 800ca7c:	749a      	strb	r2, [r3, #18]
      if (SupervisorB1_U.Board2_Data.payload.command == CMD_NORMAL) {
 800ca7e:	4b2c      	ldr	r3, [pc, #176]	@ (800cb30 <SupervisorB1_Motion_Supervision+0x2e0>)
 800ca80:	781b      	ldrb	r3, [r3, #0]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d107      	bne.n	800ca96 <SupervisorB1_Motion_Supervision+0x246>
        SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_Normale_marcia;
 800ca86:	4b27      	ldr	r3, [pc, #156]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800ca88:	2203      	movs	r2, #3
 800ca8a:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_Y.current_action = CMD_NORMAL;
 800ca8e:	4b26      	ldr	r3, [pc, #152]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800ca90:	2200      	movs	r2, #0
 800ca92:	749a      	strb	r2, [r3, #18]
      break;
 800ca94:	e241      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
        SupervisorB1_Y.v_ref = SupervisorB1_DW.v_user;
 800ca96:	4b23      	ldr	r3, [pc, #140]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800ca98:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ca9a:	4a23      	ldr	r2, [pc, #140]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800ca9c:	6013      	str	r3, [r2, #0]
        SupervisorB1_Y.omega_ref = fmaxf(omega_user, 0.0F);
 800ca9e:	eddf 0a25 	vldr	s1, [pc, #148]	@ 800cb34 <SupervisorB1_Motion_Supervision+0x2e4>
 800caa2:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800caa6:	f009 f9e9 	bl	8015e7c <fmaxf>
 800caaa:	eef0 7a40 	vmov.f32	s15, s0
 800caae:	4b1e      	ldr	r3, [pc, #120]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800cab0:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800cab4:	e231      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
      SupervisorB1_Y.current_action = CMD_AVOID_LEFT;
 800cab6:	4b1c      	ldr	r3, [pc, #112]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800cab8:	2205      	movs	r2, #5
 800caba:	749a      	strb	r2, [r3, #18]
      if (SupervisorB1_U.Board2_Data.payload.command == CMD_NORMAL) {
 800cabc:	4b1c      	ldr	r3, [pc, #112]	@ (800cb30 <SupervisorB1_Motion_Supervision+0x2e0>)
 800cabe:	781b      	ldrb	r3, [r3, #0]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d107      	bne.n	800cad4 <SupervisorB1_Motion_Supervision+0x284>
        SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_Normale_marcia;
 800cac4:	4b17      	ldr	r3, [pc, #92]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800cac6:	2203      	movs	r2, #3
 800cac8:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_Y.current_action = CMD_NORMAL;
 800cacc:	4b16      	ldr	r3, [pc, #88]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800cace:	2200      	movs	r2, #0
 800cad0:	749a      	strb	r2, [r3, #18]
      break;
 800cad2:	e222      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
        SupervisorB1_Y.v_ref = SupervisorB1_DW.v_user;
 800cad4:	4b13      	ldr	r3, [pc, #76]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800cad6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cad8:	4a13      	ldr	r2, [pc, #76]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800cada:	6013      	str	r3, [r2, #0]
        SupervisorB1_Y.omega_ref = fminf(omega_user, 0.0F);
 800cadc:	eddf 0a15 	vldr	s1, [pc, #84]	@ 800cb34 <SupervisorB1_Motion_Supervision+0x2e4>
 800cae0:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800cae4:	f009 f9e7 	bl	8015eb6 <fminf>
 800cae8:	eef0 7a40 	vmov.f32	s15, s0
 800caec:	4b0e      	ldr	r3, [pc, #56]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800caee:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800caf2:	e212      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
      SupervisorB1_Y.current_action = CMD_NORMAL;
 800caf4:	4b0c      	ldr	r3, [pc, #48]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800caf6:	2200      	movs	r2, #0
 800caf8:	749a      	strb	r2, [r3, #18]
      if ((SupervisorB1_DW.v_user > 0.0F) &&
 800cafa:	4b0a      	ldr	r3, [pc, #40]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800cafc:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800cb00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb08:	dd16      	ble.n	800cb38 <SupervisorB1_Motion_Supervision+0x2e8>
          (SupervisorB1_U.Board2_Data.payload.command == CMD_GO_LEFT)) {
 800cb0a:	4b09      	ldr	r3, [pc, #36]	@ (800cb30 <SupervisorB1_Motion_Supervision+0x2e0>)
 800cb0c:	781b      	ldrb	r3, [r3, #0]
      if ((SupervisorB1_DW.v_user > 0.0F) &&
 800cb0e:	2b02      	cmp	r3, #2
 800cb10:	d112      	bne.n	800cb38 <SupervisorB1_Motion_Supervision+0x2e8>
        SupervisorB1_DW.is_Stato_marcia_rover = Supervis_IN_Schivata_a_sinistra;
 800cb12:	4b04      	ldr	r3, [pc, #16]	@ (800cb24 <SupervisorB1_Motion_Supervision+0x2d4>)
 800cb14:	2206      	movs	r2, #6
 800cb16:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_Y.current_action = CMD_GO_LEFT;
 800cb1a:	4b03      	ldr	r3, [pc, #12]	@ (800cb28 <SupervisorB1_Motion_Supervision+0x2d8>)
 800cb1c:	2202      	movs	r2, #2
 800cb1e:	749a      	strb	r2, [r3, #18]
 800cb20:	e0a1      	b.n	800cc66 <SupervisorB1_Motion_Supervision+0x416>
 800cb22:	bf00      	nop
 800cb24:	20004c78 	.word	0x20004c78
 800cb28:	20004dc0 	.word	0x20004dc0
 800cb2c:	20004d90 	.word	0x20004d90
 800cb30:	20004d54 	.word	0x20004d54
 800cb34:	00000000 	.word	0x00000000
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800cb38:	4ba6      	ldr	r3, [pc, #664]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cb3a:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800cb3e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb46:	dd0b      	ble.n	800cb60 <SupervisorB1_Motion_Supervision+0x310>
                 (SupervisorB1_U.Board2_Data.payload.command == CMD_AVOID_LEFT))
 800cb48:	4ba3      	ldr	r3, [pc, #652]	@ (800cdd8 <SupervisorB1_Motion_Supervision+0x588>)
 800cb4a:	781b      	ldrb	r3, [r3, #0]
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800cb4c:	2b05      	cmp	r3, #5
 800cb4e:	d107      	bne.n	800cb60 <SupervisorB1_Motion_Supervision+0x310>
        SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_Evita_sinistra;
 800cb50:	4ba0      	ldr	r3, [pc, #640]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cb52:	2202      	movs	r2, #2
 800cb54:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_Y.current_action = CMD_AVOID_LEFT;
 800cb58:	4ba0      	ldr	r3, [pc, #640]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800cb5a:	2205      	movs	r2, #5
 800cb5c:	749a      	strb	r2, [r3, #18]
 800cb5e:	e082      	b.n	800cc66 <SupervisorB1_Motion_Supervision+0x416>
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800cb60:	4b9c      	ldr	r3, [pc, #624]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cb62:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800cb66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb6e:	dd0b      	ble.n	800cb88 <SupervisorB1_Motion_Supervision+0x338>
                 (SupervisorB1_U.Board2_Data.payload.command == CMD_AVOID_RIGHT))
 800cb70:	4b99      	ldr	r3, [pc, #612]	@ (800cdd8 <SupervisorB1_Motion_Supervision+0x588>)
 800cb72:	781b      	ldrb	r3, [r3, #0]
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800cb74:	2b04      	cmp	r3, #4
 800cb76:	d107      	bne.n	800cb88 <SupervisorB1_Motion_Supervision+0x338>
        SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_Evita_destra;
 800cb78:	4b96      	ldr	r3, [pc, #600]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cb7a:	2201      	movs	r2, #1
 800cb7c:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_Y.current_action = CMD_AVOID_RIGHT;
 800cb80:	4b96      	ldr	r3, [pc, #600]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800cb82:	2204      	movs	r2, #4
 800cb84:	749a      	strb	r2, [r3, #18]
 800cb86:	e06e      	b.n	800cc66 <SupervisorB1_Motion_Supervision+0x416>
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800cb88:	4b92      	ldr	r3, [pc, #584]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cb8a:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800cb8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cb92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb96:	dd0b      	ble.n	800cbb0 <SupervisorB1_Motion_Supervision+0x360>
                 (SupervisorB1_U.Board2_Data.payload.command == CMD_GO_RIGHT)) {
 800cb98:	4b8f      	ldr	r3, [pc, #572]	@ (800cdd8 <SupervisorB1_Motion_Supervision+0x588>)
 800cb9a:	781b      	ldrb	r3, [r3, #0]
      } else if ((SupervisorB1_DW.v_user > 0.0F) &&
 800cb9c:	2b03      	cmp	r3, #3
 800cb9e:	d107      	bne.n	800cbb0 <SupervisorB1_Motion_Supervision+0x360>
        SupervisorB1_DW.is_Stato_marcia_rover = Supervisor_IN_Schivata_a_destra;
 800cba0:	4b8c      	ldr	r3, [pc, #560]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cba2:	2205      	movs	r2, #5
 800cba4:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_Y.current_action = CMD_GO_RIGHT;
 800cba8:	4b8c      	ldr	r3, [pc, #560]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800cbaa:	2203      	movs	r2, #3
 800cbac:	749a      	strb	r2, [r3, #18]
 800cbae:	e05a      	b.n	800cc66 <SupervisorB1_Motion_Supervision+0x416>
      } else if ((SupervisorB1_U.Board2_Data.payload.y_norm < -0.5F) &&
 800cbb0:	4b89      	ldr	r3, [pc, #548]	@ (800cdd8 <SupervisorB1_Motion_Supervision+0x588>)
 800cbb2:	f8d3 3012 	ldr.w	r3, [r3, #18]
 800cbb6:	eefe 7a00 	vmov.f32	s15, #224	@ 0xbf000000 -0.5
 800cbba:	ee07 3a10 	vmov	s14, r3
 800cbbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800cbc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbc6:	d52f      	bpl.n	800cc28 <SupervisorB1_Motion_Supervision+0x3d8>
                 (!SupervisorB1_DW.backward_enabled)) {
 800cbc8:	4b82      	ldr	r3, [pc, #520]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cbca:	f893 30d3 	ldrb.w	r3, [r3, #211]	@ 0xd3
      } else if ((SupervisorB1_U.Board2_Data.payload.y_norm < -0.5F) &&
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d12a      	bne.n	800cc28 <SupervisorB1_Motion_Supervision+0x3d8>
        SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_Retromarcia_180;
 800cbd2:	4b80      	ldr	r3, [pc, #512]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cbd4:	2204      	movs	r2, #4
 800cbd6:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_Y.current_action = CMD_ROTATE_180;
 800cbda:	4b80      	ldr	r3, [pc, #512]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800cbdc:	2201      	movs	r2, #1
 800cbde:	749a      	strb	r2, [r3, #18]
        SupervisorB1_DW.is_rotating180 = true;
 800cbe0:	4b7c      	ldr	r3, [pc, #496]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cbe2:	2201      	movs	r2, #1
 800cbe4:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
        SupervisorB1_DW.targetAngle = SupervisorB1_angleCalculator180
 800cbe8:	4b7b      	ldr	r3, [pc, #492]	@ (800cdd8 <SupervisorB1_Motion_Supervision+0x588>)
 800cbea:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800cbee:	ee00 3a10 	vmov	s0, r3
 800cbf2:	f7ff fcd9 	bl	800c5a8 <SupervisorB1_angleCalculator180>
 800cbf6:	eef0 7a40 	vmov.f32	s15, s0
 800cbfa:	4b76      	ldr	r3, [pc, #472]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cbfc:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
        SupervisorB1_DW.angle_err = SupervisorB1_angleError
 800cc00:	4b75      	ldr	r3, [pc, #468]	@ (800cdd8 <SupervisorB1_Motion_Supervision+0x588>)
 800cc02:	f8d3 200a 	ldr.w	r2, [r3, #10]
 800cc06:	4613      	mov	r3, r2
 800cc08:	461a      	mov	r2, r3
 800cc0a:	4b72      	ldr	r3, [pc, #456]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cc0c:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 800cc10:	eef0 0a67 	vmov.f32	s1, s15
 800cc14:	ee00 2a10 	vmov	s0, r2
 800cc18:	f7ff fcfc 	bl	800c614 <SupervisorB1_angleError>
 800cc1c:	eef0 7a40 	vmov.f32	s15, s0
 800cc20:	4b6c      	ldr	r3, [pc, #432]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cc22:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
 800cc26:	e01e      	b.n	800cc66 <SupervisorB1_Motion_Supervision+0x416>
      } else if (SupervisorB1_DW.backward_enabled ||
 800cc28:	4b6a      	ldr	r3, [pc, #424]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cc2a:	f893 30d3 	ldrb.w	r3, [r3, #211]	@ 0xd3
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d109      	bne.n	800cc46 <SupervisorB1_Motion_Supervision+0x3f6>
                 (SupervisorB1_U.Board2_Data.payload.y_norm > 0.0F)) {
 800cc32:	4b69      	ldr	r3, [pc, #420]	@ (800cdd8 <SupervisorB1_Motion_Supervision+0x588>)
 800cc34:	f8d3 3012 	ldr.w	r3, [r3, #18]
      } else if (SupervisorB1_DW.backward_enabled ||
 800cc38:	ee07 3a90 	vmov	s15, r3
 800cc3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc44:	dd07      	ble.n	800cc56 <SupervisorB1_Motion_Supervision+0x406>
        SupervisorB1_Y.v_ref = SupervisorB1_DW.v_user;
 800cc46:	4b63      	ldr	r3, [pc, #396]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cc48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc4a:	4a64      	ldr	r2, [pc, #400]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800cc4c:	6013      	str	r3, [r2, #0]
        SupervisorB1_Y.omega_ref = omega_user;
 800cc4e:	4a63      	ldr	r2, [pc, #396]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800cc50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc52:	6053      	str	r3, [r2, #4]
 800cc54:	e007      	b.n	800cc66 <SupervisorB1_Motion_Supervision+0x416>
        SupervisorB1_Y.v_ref = 0.0F;
 800cc56:	4b61      	ldr	r3, [pc, #388]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800cc58:	f04f 0200 	mov.w	r2, #0
 800cc5c:	601a      	str	r2, [r3, #0]
        SupervisorB1_Y.omega_ref = omega_user;
 800cc5e:	4a5f      	ldr	r2, [pc, #380]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800cc60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc62:	6053      	str	r3, [r2, #4]
      break;
 800cc64:	e159      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
 800cc66:	e158      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
      SupervisorB1_Y.current_action = CMD_ROTATE_180;
 800cc68:	4b5c      	ldr	r3, [pc, #368]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800cc6a:	2201      	movs	r2, #1
 800cc6c:	749a      	strb	r2, [r3, #18]
      if (fabsf(SupervisorB1_DW.angle_err) < 7.5F) {
 800cc6e:	4b59      	ldr	r3, [pc, #356]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cc70:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800cc74:	eef0 7ae7 	vabs.f32	s15, s15
 800cc78:	eeb1 7a0e 	vmov.f32	s14, #30	@ 0x40f00000  7.5
 800cc7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cc80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc84:	d51f      	bpl.n	800ccc6 <SupervisorB1_Motion_Supervision+0x476>
        SupervisorB1_DW.invert_y = ((SupervisorB1_DW.v_user < 0.0F) ||
 800cc86:	4b53      	ldr	r3, [pc, #332]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cc88:	edd3 7a19 	vldr	s15, [r3, #100]	@ 0x64
 800cc8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cc90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc94:	d404      	bmi.n	800cca0 <SupervisorB1_Motion_Supervision+0x450>
          SupervisorB1_DW.invert_y);
 800cc96:	4b4f      	ldr	r3, [pc, #316]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cc98:	f893 30d1 	ldrb.w	r3, [r3, #209]	@ 0xd1
        SupervisorB1_DW.invert_y = ((SupervisorB1_DW.v_user < 0.0F) ||
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d001      	beq.n	800cca4 <SupervisorB1_Motion_Supervision+0x454>
 800cca0:	2301      	movs	r3, #1
 800cca2:	e000      	b.n	800cca6 <SupervisorB1_Motion_Supervision+0x456>
 800cca4:	2300      	movs	r3, #0
 800cca6:	b2da      	uxtb	r2, r3
 800cca8:	4b4a      	ldr	r3, [pc, #296]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800ccaa:	f883 20d1 	strb.w	r2, [r3, #209]	@ 0xd1
        SupervisorB1_DW.is_rotating180 = false;
 800ccae:	4b49      	ldr	r3, [pc, #292]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	f883 20d0 	strb.w	r2, [r3, #208]	@ 0xd0
        SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_Normale_marcia;
 800ccb6:	4b47      	ldr	r3, [pc, #284]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800ccb8:	2203      	movs	r2, #3
 800ccba:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_Y.current_action = CMD_NORMAL;
 800ccbe:	4b47      	ldr	r3, [pc, #284]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	749a      	strb	r2, [r3, #18]
      break;
 800ccc4:	e128      	b.n	800cf18 <SupervisorB1_Motion_Supervision+0x6c8>
        SupervisorB1_DW.angle_err = SupervisorB1_angleError
 800ccc6:	4b44      	ldr	r3, [pc, #272]	@ (800cdd8 <SupervisorB1_Motion_Supervision+0x588>)
 800ccc8:	f8d3 200a 	ldr.w	r2, [r3, #10]
 800cccc:	4613      	mov	r3, r2
 800ccce:	461a      	mov	r2, r3
 800ccd0:	4b40      	ldr	r3, [pc, #256]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800ccd2:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 800ccd6:	eef0 0a67 	vmov.f32	s1, s15
 800ccda:	ee00 2a10 	vmov	s0, r2
 800ccde:	f7ff fc99 	bl	800c614 <SupervisorB1_angleError>
 800cce2:	eef0 7a40 	vmov.f32	s15, s0
 800cce6:	4b3b      	ldr	r3, [pc, #236]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cce8:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
        omega_user = fabsf(SupervisorB1_DW.angle_err);
 800ccec:	4b39      	ldr	r3, [pc, #228]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800ccee:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800ccf2:	eef0 7ae7 	vabs.f32	s15, s15
 800ccf6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        if (omega_user > 45.0F) {
 800ccfa:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800ccfe:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800cde0 <SupervisorB1_Motion_Supervision+0x590>
 800cd02:	eef4 7ac7 	vcmpe.f32	s15, s14
 800cd06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd0a:	dd38      	ble.n	800cd7e <SupervisorB1_Motion_Supervision+0x52e>
          if (rtIsNaNF(-SupervisorB1_DW.angle_err)) {
 800cd0c:	4b31      	ldr	r3, [pc, #196]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cd0e:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800cd12:	eef1 7a67 	vneg.f32	s15, s15
 800cd16:	eeb0 0a67 	vmov.f32	s0, s15
 800cd1a:	f000 ff77 	bl	800dc0c <rtIsNaNF>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d003      	beq.n	800cd2c <SupervisorB1_Motion_Supervision+0x4dc>
            omega_user = (rtNaNF);
 800cd24:	4b2f      	ldr	r3, [pc, #188]	@ (800cde4 <SupervisorB1_Motion_Supervision+0x594>)
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	637b      	str	r3, [r7, #52]	@ 0x34
 800cd2a:	e018      	b.n	800cd5e <SupervisorB1_Motion_Supervision+0x50e>
          } else if (-SupervisorB1_DW.angle_err < 0.0F) {
 800cd2c:	4b29      	ldr	r3, [pc, #164]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cd2e:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800cd32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cd36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd3a:	dd02      	ble.n	800cd42 <SupervisorB1_Motion_Supervision+0x4f2>
            omega_user = -1.0F;
 800cd3c:	4b2a      	ldr	r3, [pc, #168]	@ (800cde8 <SupervisorB1_Motion_Supervision+0x598>)
 800cd3e:	637b      	str	r3, [r7, #52]	@ 0x34
 800cd40:	e00d      	b.n	800cd5e <SupervisorB1_Motion_Supervision+0x50e>
            omega_user = (real32_T)(-SupervisorB1_DW.angle_err > 0.0F);
 800cd42:	4b24      	ldr	r3, [pc, #144]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cd44:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800cd48:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cd4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd50:	d502      	bpl.n	800cd58 <SupervisorB1_Motion_Supervision+0x508>
 800cd52:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800cd56:	e001      	b.n	800cd5c <SupervisorB1_Motion_Supervision+0x50c>
 800cd58:	f04f 0300 	mov.w	r3, #0
 800cd5c:	637b      	str	r3, [r7, #52]	@ 0x34
          SupervisorB1_Y.omega_ref = omega_user * (real32_T)OMEGA_MAX;
 800cd5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cd62:	4610      	mov	r0, r2
 800cd64:	4619      	mov	r1, r3
 800cd66:	f7f3 ff67 	bl	8000c38 <__aeabi_d2f>
 800cd6a:	ee07 0a10 	vmov	s14, r0
 800cd6e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800cd72:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd76:	4b19      	ldr	r3, [pc, #100]	@ (800cddc <SupervisorB1_Motion_Supervision+0x58c>)
 800cd78:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800cd7c:	e0cc      	b.n	800cf18 <SupervisorB1_Motion_Supervision+0x6c8>
        } else if (*rover_safety_state == SAFETY_OK) {
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	781b      	ldrb	r3, [r3, #0]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	f040 80c8 	bne.w	800cf18 <SupervisorB1_Motion_Supervision+0x6c8>
          if (rtIsNaNF(-SupervisorB1_DW.angle_err)) {
 800cd88:	4b12      	ldr	r3, [pc, #72]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cd8a:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800cd8e:	eef1 7a67 	vneg.f32	s15, s15
 800cd92:	eeb0 0a67 	vmov.f32	s0, s15
 800cd96:	f000 ff39 	bl	800dc0c <rtIsNaNF>
 800cd9a:	4603      	mov	r3, r0
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d003      	beq.n	800cda8 <SupervisorB1_Motion_Supervision+0x558>
            tmp = (rtNaNF);
 800cda0:	4b10      	ldr	r3, [pc, #64]	@ (800cde4 <SupervisorB1_Motion_Supervision+0x594>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	633b      	str	r3, [r7, #48]	@ 0x30
 800cda6:	e026      	b.n	800cdf6 <SupervisorB1_Motion_Supervision+0x5a6>
          } else if (-SupervisorB1_DW.angle_err < 0.0F) {
 800cda8:	4b0a      	ldr	r3, [pc, #40]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cdaa:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800cdae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cdb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdb6:	dd02      	ble.n	800cdbe <SupervisorB1_Motion_Supervision+0x56e>
            tmp = -1.0F;
 800cdb8:	4b0b      	ldr	r3, [pc, #44]	@ (800cde8 <SupervisorB1_Motion_Supervision+0x598>)
 800cdba:	633b      	str	r3, [r7, #48]	@ 0x30
 800cdbc:	e01b      	b.n	800cdf6 <SupervisorB1_Motion_Supervision+0x5a6>
            tmp = (real32_T)(-SupervisorB1_DW.angle_err > 0.0F);
 800cdbe:	4b05      	ldr	r3, [pc, #20]	@ (800cdd4 <SupervisorB1_Motion_Supervision+0x584>)
 800cdc0:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800cdc4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cdc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cdcc:	d510      	bpl.n	800cdf0 <SupervisorB1_Motion_Supervision+0x5a0>
 800cdce:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800cdd2:	e00f      	b.n	800cdf4 <SupervisorB1_Motion_Supervision+0x5a4>
 800cdd4:	20004c78 	.word	0x20004c78
 800cdd8:	20004d54 	.word	0x20004d54
 800cddc:	20004dc0 	.word	0x20004dc0
 800cde0:	42340000 	.word	0x42340000
 800cde4:	2000006c 	.word	0x2000006c
 800cde8:	bf800000 	.word	0xbf800000
 800cdec:	3ba3d70a 	.word	0x3ba3d70a
 800cdf0:	f04f 0300 	mov.w	r3, #0
 800cdf4:	633b      	str	r3, [r7, #48]	@ 0x30
          SupervisorB1_Y.omega_ref = fminf((real32_T)OMEGA_MAX, fmaxf(omega_user,
 800cdf6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800cdfa:	4610      	mov	r0, r2
 800cdfc:	4619      	mov	r1, r3
 800cdfe:	f7f3 ff1b 	bl	8000c38 <__aeabi_d2f>
 800ce02:	4604      	mov	r4, r0
 800ce04:	eef2 0a0e 	vmov.f32	s1, #46	@ 0x41700000  15.0
 800ce08:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800ce0c:	f009 f836 	bl	8015e7c <fmaxf>
 800ce10:	eef0 7a40 	vmov.f32	s15, s0
 800ce14:	ed1f 7a0b 	vldr	s14, [pc, #-44]	@ 800cdec <SupervisorB1_Motion_Supervision+0x59c>
 800ce18:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ce1c:	eef0 0a67 	vmov.f32	s1, s15
 800ce20:	ee00 4a10 	vmov	s0, r4
 800ce24:	f009 f847 	bl	8015eb6 <fminf>
 800ce28:	eeb0 7a40 	vmov.f32	s14, s0
            15.0F) * 0.005F) * tmp;
 800ce2c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800ce30:	ee67 7a27 	vmul.f32	s15, s14, s15
          SupervisorB1_Y.omega_ref = fminf((real32_T)OMEGA_MAX, fmaxf(omega_user,
 800ce34:	4b3c      	ldr	r3, [pc, #240]	@ (800cf28 <SupervisorB1_Motion_Supervision+0x6d8>)
 800ce36:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800ce3a:	e06d      	b.n	800cf18 <SupervisorB1_Motion_Supervision+0x6c8>
      SupervisorB1_Y.current_action = CMD_GO_RIGHT;
 800ce3c:	4b3a      	ldr	r3, [pc, #232]	@ (800cf28 <SupervisorB1_Motion_Supervision+0x6d8>)
 800ce3e:	2203      	movs	r2, #3
 800ce40:	749a      	strb	r2, [r3, #18]
      if (SupervisorB1_U.Board2_Data.payload.command == CMD_NORMAL) {
 800ce42:	4b3a      	ldr	r3, [pc, #232]	@ (800cf2c <SupervisorB1_Motion_Supervision+0x6dc>)
 800ce44:	781b      	ldrb	r3, [r3, #0]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d107      	bne.n	800ce5a <SupervisorB1_Motion_Supervision+0x60a>
        SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_Normale_marcia;
 800ce4a:	4b39      	ldr	r3, [pc, #228]	@ (800cf30 <SupervisorB1_Motion_Supervision+0x6e0>)
 800ce4c:	2203      	movs	r2, #3
 800ce4e:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_Y.current_action = CMD_NORMAL;
 800ce52:	4b35      	ldr	r3, [pc, #212]	@ (800cf28 <SupervisorB1_Motion_Supervision+0x6d8>)
 800ce54:	2200      	movs	r2, #0
 800ce56:	749a      	strb	r2, [r3, #18]
      break;
 800ce58:	e05f      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
        SupervisorB1_Y.v_ref = fminf(SupervisorB1_DW.v_user, (real32_T)
 800ce5a:	4b35      	ldr	r3, [pc, #212]	@ (800cf30 <SupervisorB1_Motion_Supervision+0x6e0>)
 800ce5c:	ed93 8a19 	vldr	s16, [r3, #100]	@ 0x64
 800ce60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ce64:	4610      	mov	r0, r2
 800ce66:	4619      	mov	r1, r3
 800ce68:	f7f3 fee6 	bl	8000c38 <__aeabi_d2f>
 800ce6c:	4603      	mov	r3, r0
 800ce6e:	ee00 3a90 	vmov	s1, r3
 800ce72:	eeb0 0a48 	vmov.f32	s0, s16
 800ce76:	f009 f81e 	bl	8015eb6 <fminf>
 800ce7a:	eef0 7a40 	vmov.f32	s15, s0
 800ce7e:	4b2a      	ldr	r3, [pc, #168]	@ (800cf28 <SupervisorB1_Motion_Supervision+0x6d8>)
 800ce80:	edc3 7a00 	vstr	s15, [r3]
        SupervisorB1_Y.omega_ref = fminf(omega_user, (real32_T)OMEGA_GO_RIGHT);
 800ce84:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ce88:	4610      	mov	r0, r2
 800ce8a:	4619      	mov	r1, r3
 800ce8c:	f7f3 fed4 	bl	8000c38 <__aeabi_d2f>
 800ce90:	4603      	mov	r3, r0
 800ce92:	ee00 3a90 	vmov	s1, r3
 800ce96:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800ce9a:	f009 f80c 	bl	8015eb6 <fminf>
 800ce9e:	eef0 7a40 	vmov.f32	s15, s0
 800cea2:	4b21      	ldr	r3, [pc, #132]	@ (800cf28 <SupervisorB1_Motion_Supervision+0x6d8>)
 800cea4:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800cea8:	e037      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
      SupervisorB1_Y.current_action = CMD_GO_LEFT;
 800ceaa:	4b1f      	ldr	r3, [pc, #124]	@ (800cf28 <SupervisorB1_Motion_Supervision+0x6d8>)
 800ceac:	2202      	movs	r2, #2
 800ceae:	749a      	strb	r2, [r3, #18]
      if (SupervisorB1_U.Board2_Data.payload.command == CMD_NORMAL) {
 800ceb0:	4b1e      	ldr	r3, [pc, #120]	@ (800cf2c <SupervisorB1_Motion_Supervision+0x6dc>)
 800ceb2:	781b      	ldrb	r3, [r3, #0]
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d107      	bne.n	800cec8 <SupervisorB1_Motion_Supervision+0x678>
        SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_Normale_marcia;
 800ceb8:	4b1d      	ldr	r3, [pc, #116]	@ (800cf30 <SupervisorB1_Motion_Supervision+0x6e0>)
 800ceba:	2203      	movs	r2, #3
 800cebc:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4
        SupervisorB1_Y.current_action = CMD_NORMAL;
 800cec0:	4b19      	ldr	r3, [pc, #100]	@ (800cf28 <SupervisorB1_Motion_Supervision+0x6d8>)
 800cec2:	2200      	movs	r2, #0
 800cec4:	749a      	strb	r2, [r3, #18]
      break;
 800cec6:	e028      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
        SupervisorB1_Y.v_ref = fminf(SupervisorB1_DW.v_user, (real32_T)
 800cec8:	4b19      	ldr	r3, [pc, #100]	@ (800cf30 <SupervisorB1_Motion_Supervision+0x6e0>)
 800ceca:	ed93 8a19 	vldr	s16, [r3, #100]	@ 0x64
 800cece:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ced2:	4610      	mov	r0, r2
 800ced4:	4619      	mov	r1, r3
 800ced6:	f7f3 feaf 	bl	8000c38 <__aeabi_d2f>
 800ceda:	4603      	mov	r3, r0
 800cedc:	ee00 3a90 	vmov	s1, r3
 800cee0:	eeb0 0a48 	vmov.f32	s0, s16
 800cee4:	f008 ffe7 	bl	8015eb6 <fminf>
 800cee8:	eef0 7a40 	vmov.f32	s15, s0
 800ceec:	4b0e      	ldr	r3, [pc, #56]	@ (800cf28 <SupervisorB1_Motion_Supervision+0x6d8>)
 800ceee:	edc3 7a00 	vstr	s15, [r3]
        SupervisorB1_Y.omega_ref = fmaxf(omega_user, (real32_T)OMEGA_GO_LEFT);
 800cef2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800cef6:	4610      	mov	r0, r2
 800cef8:	4619      	mov	r1, r3
 800cefa:	f7f3 fe9d 	bl	8000c38 <__aeabi_d2f>
 800cefe:	4603      	mov	r3, r0
 800cf00:	ee00 3a90 	vmov	s1, r3
 800cf04:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800cf08:	f008 ffb8 	bl	8015e7c <fmaxf>
 800cf0c:	eef0 7a40 	vmov.f32	s15, s0
 800cf10:	4b05      	ldr	r3, [pc, #20]	@ (800cf28 <SupervisorB1_Motion_Supervision+0x6d8>)
 800cf12:	edc3 7a01 	vstr	s15, [r3, #4]
      break;
 800cf16:	e000      	b.n	800cf1a <SupervisorB1_Motion_Supervision+0x6ca>
      break;
 800cf18:	bf00      	nop
}
 800cf1a:	bf00      	nop
 800cf1c:	373c      	adds	r7, #60	@ 0x3c
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	ecbd 8b02 	vpop	{d8}
 800cf24:	bd90      	pop	{r4, r7, pc}
 800cf26:	bf00      	nop
 800cf28:	20004dc0 	.word	0x20004dc0
 800cf2c:	20004d54 	.word	0x20004d54
 800cf30:	20004c78 	.word	0x20004c78
 800cf34:	00000000 	.word	0x00000000

0800cf38 <SupervisorB1_step>:

/* Model step function */
void SupervisorB1_step(void)
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b086      	sub	sp, #24
 800cf3c:	af00      	add	r7, sp, #0
   *  Inport: '<Root>/Board2_Data'
   *  Inport: '<Root>/Board_Health'
   *  Inport: '<Root>/last_valid_b2_ms'
   *  Inport: '<Root>/now_ms'
   */
  if (SupervisorB1_DW.is_active_c2_SupervisorB1 == 0) {
 800cf3e:	4bb2      	ldr	r3, [pc, #712]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cf40:	f893 30b4 	ldrb.w	r3, [r3, #180]	@ 0xb4
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d140      	bne.n	800cfca <SupervisorB1_step+0x92>
    SupervisorB1_DW.is_active_c2_SupervisorB1 = 1U;
 800cf48:	4baf      	ldr	r3, [pc, #700]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cf4a:	2201      	movs	r2, #1
 800cf4c:	f883 20b4 	strb.w	r2, [r3, #180]	@ 0xb4
    SupervisorB1_DW.durationCounter_1_a = 0U;
 800cf50:	4bad      	ldr	r3, [pc, #692]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cf52:	2200      	movs	r2, #0
 800cf54:	67da      	str	r2, [r3, #124]	@ 0x7c
    SupervisorB1_DW.is_MonitorTemperature = SupervisorB1_IN_Temperature_ok;
 800cf56:	4bac      	ldr	r3, [pc, #688]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cf58:	2203      	movs	r2, #3
 800cf5a:	f883 20b5 	strb.w	r2, [r3, #181]	@ 0xb5
    temp_status = TEMP_HEALTH_OK;
 800cf5e:	2300      	movs	r3, #0
 800cf60:	717b      	strb	r3, [r7, #5]
    SupervisorB1_DW.durationCounter_1_l = 0U;
 800cf62:	4ba9      	ldr	r3, [pc, #676]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cf64:	2200      	movs	r2, #0
 800cf66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    SupervisorB1_DW.is_MonitorBattery = SupervisorB1_IN_Battery_ok;
 800cf6a:	4ba7      	ldr	r3, [pc, #668]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cf6c:	2203      	movs	r2, #3
 800cf6e:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
    battery_status = BATTERY_HEALTH_OK;
 800cf72:	2300      	movs	r3, #0
 800cf74:	71fb      	strb	r3, [r7, #7]
    SupervisorB1_DW.is_MonitorFrontLeft = SupervisorB1_IN_FrontLeft_ok;
 800cf76:	4ba4      	ldr	r3, [pc, #656]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cf78:	2203      	movs	r2, #3
 800cf7a:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
    SupervisorB1_B.wheel_status[0] = WHEEL_OK;
 800cf7e:	4ba3      	ldr	r3, [pc, #652]	@ (800d20c <SupervisorB1_step+0x2d4>)
 800cf80:	2200      	movs	r2, #0
 800cf82:	701a      	strb	r2, [r3, #0]
    SupervisorB1_DW.is_MonitorFrontRight = SupervisorB1_IN_FrontRight_ok;
 800cf84:	4ba0      	ldr	r3, [pc, #640]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cf86:	2203      	movs	r2, #3
 800cf88:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    SupervisorB1_B.wheel_status[1] = WHEEL_OK;
 800cf8c:	4b9f      	ldr	r3, [pc, #636]	@ (800d20c <SupervisorB1_step+0x2d4>)
 800cf8e:	2200      	movs	r2, #0
 800cf90:	705a      	strb	r2, [r3, #1]
    SupervisorB1_DW.is_MonitorRearLeft = SupervisorB1_IN_RearLeft_ok;
 800cf92:	4b9d      	ldr	r3, [pc, #628]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cf94:	2203      	movs	r2, #3
 800cf96:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
    SupervisorB1_B.wheel_status[2] = WHEEL_OK;
 800cf9a:	4b9c      	ldr	r3, [pc, #624]	@ (800d20c <SupervisorB1_step+0x2d4>)
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	709a      	strb	r2, [r3, #2]
    SupervisorB1_DW.is_MonitorRearRight = SupervisorB1_IN_RearRight_ok;
 800cfa0:	4b99      	ldr	r3, [pc, #612]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cfa2:	2203      	movs	r2, #3
 800cfa4:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
    SupervisorB1_B.wheel_status[3] = WHEEL_OK;
 800cfa8:	4b98      	ldr	r3, [pc, #608]	@ (800d20c <SupervisorB1_step+0x2d4>)
 800cfaa:	2200      	movs	r2, #0
 800cfac:	70da      	strb	r2, [r3, #3]
    SupervisorB1_DW.is_MonitorBoard2Supervisor = SupervisorB1_IN_B2_sup_ok;
 800cfae:	4b96      	ldr	r3, [pc, #600]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cfb0:	2203      	movs	r2, #3
 800cfb2:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
    b2_sup_status = SUPERVISOR_OK;
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	72bb      	strb	r3, [r7, #10]
    SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_ok;
 800cfba:	4b93      	ldr	r3, [pc, #588]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cfbc:	2203      	movs	r2, #3
 800cfbe:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
    SupervisorB1_B.rx_status = RX_OK;
 800cfc2:	4b92      	ldr	r3, [pc, #584]	@ (800d20c <SupervisorB1_step+0x2d4>)
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	711a      	strb	r2, [r3, #4]
 800cfc8:	e1c4      	b.n	800d354 <SupervisorB1_step+0x41c>
  } else {
    SupervisorB1_MonitorTemperature(&SupervisorB1_U.Board_Health, &temp_status);
 800cfca:	1d7b      	adds	r3, r7, #5
 800cfcc:	4619      	mov	r1, r3
 800cfce:	4890      	ldr	r0, [pc, #576]	@ (800d210 <SupervisorB1_step+0x2d8>)
 800cfd0:	f7fe fce8 	bl	800b9a4 <SupervisorB1_MonitorTemperature>
    SupervisorB1_MonitorBattery(&SupervisorB1_U.Board_Health, &battery_status);
 800cfd4:	1dfb      	adds	r3, r7, #7
 800cfd6:	4619      	mov	r1, r3
 800cfd8:	488d      	ldr	r0, [pc, #564]	@ (800d210 <SupervisorB1_step+0x2d8>)
 800cfda:	f7fe fef1 	bl	800bdc0 <SupervisorB1_MonitorBattery>
    SupervisorB1_MonitorWheels();
 800cfde:	f7ff f81d 	bl	800c01c <SupervisorB1_MonitorWheels>
    switch (SupervisorB1_DW.is_MonitorBoard2Supervisor) {
 800cfe2:	4b89      	ldr	r3, [pc, #548]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cfe4:	f893 30bb 	ldrb.w	r3, [r3, #187]	@ 0xbb
 800cfe8:	2b01      	cmp	r3, #1
 800cfea:	d002      	beq.n	800cff2 <SupervisorB1_step+0xba>
 800cfec:	2b02      	cmp	r3, #2
 800cfee:	d032      	beq.n	800d056 <SupervisorB1_step+0x11e>
 800cff0:	e07d      	b.n	800d0ee <SupervisorB1_step+0x1b6>
     case SupervisorB1_IN_B2_sup_critical:
      b2_sup_status = SUPERVISOR_CRITICAL;
 800cff2:	2302      	movs	r3, #2
 800cff4:	72bb      	strb	r3, [r7, #10]
      if (SupervisorB1_DW.degraded_sup) {
 800cff6:	4b84      	ldr	r3, [pc, #528]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800cff8:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d003      	beq.n	800d008 <SupervisorB1_step+0xd0>
        SupervisorB1_DW.durationCounter_1_h = 0U;
 800d000:	4b81      	ldr	r3, [pc, #516]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d002:	2200      	movs	r2, #0
 800d004:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      if (SupervisorB1_DW.durationCounter_1_h > 50U) {
 800d008:	4b7f      	ldr	r3, [pc, #508]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d00a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d00e:	2b32      	cmp	r3, #50	@ 0x32
 800d010:	d906      	bls.n	800d020 <SupervisorB1_step+0xe8>
        SupervisorB1_DW.is_MonitorBoard2Supervisor = SupervisorB1_IN_B2_sup_ok;
 800d012:	4b7d      	ldr	r3, [pc, #500]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d014:	2203      	movs	r2, #3
 800d016:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
        b2_sup_status = SUPERVISOR_OK;
 800d01a:	2300      	movs	r3, #0
 800d01c:	72bb      	strb	r3, [r7, #10]
        if (SupervisorB1_DW.degraded_sup) {
          SupervisorB1_DW.durationCounter_1_h = 0U;
          SupervisorB1_DW.durationCounter_1_o = 0U;
        }
      }
      break;
 800d01e:	e0ad      	b.n	800d17c <SupervisorB1_step+0x244>
        SupervisorB1_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800d020:	4b7c      	ldr	r3, [pc, #496]	@ (800d214 <SupervisorB1_step+0x2dc>)
 800d022:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d024:	ed9f 0b76 	vldr	d0, [pc, #472]	@ 800d200 <SupervisorB1_step+0x2c8>
 800d028:	4618      	mov	r0, r3
 800d02a:	f7ff f8f9 	bl	800c220 <Supe_isCommDegradedByMeanPeriod>
 800d02e:	4603      	mov	r3, r0
 800d030:	461a      	mov	r2, r3
 800d032:	4b75      	ldr	r3, [pc, #468]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d034:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd
        if (SupervisorB1_DW.degraded_sup) {
 800d038:	4b73      	ldr	r3, [pc, #460]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d03a:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 800d03e:	2b00      	cmp	r3, #0
 800d040:	f000 809c 	beq.w	800d17c <SupervisorB1_step+0x244>
          SupervisorB1_DW.durationCounter_1_h = 0U;
 800d044:	4b70      	ldr	r3, [pc, #448]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d046:	2200      	movs	r2, #0
 800d048:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
          SupervisorB1_DW.durationCounter_1_o = 0U;
 800d04c:	4b6e      	ldr	r3, [pc, #440]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d04e:	2200      	movs	r2, #0
 800d050:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      break;
 800d054:	e092      	b.n	800d17c <SupervisorB1_step+0x244>

     case SupervisorB1_IN_B2_sup_degraded:
      b2_sup_status = SUPERVISOR_DEGRADED;
 800d056:	2301      	movs	r3, #1
 800d058:	72bb      	strb	r3, [r7, #10]
      if (SupervisorB1_DW.degraded_sup) {
 800d05a:	4b6b      	ldr	r3, [pc, #428]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d05c:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 800d060:	2b00      	cmp	r3, #0
 800d062:	d003      	beq.n	800d06c <SupervisorB1_step+0x134>
        SupervisorB1_DW.durationCounter_1_o = 0U;
 800d064:	4b68      	ldr	r3, [pc, #416]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d066:	2200      	movs	r2, #0
 800d068:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      }

      if (SupervisorB1_DW.durationCounter_1_o > 50U) {
 800d06c:	4b66      	ldr	r3, [pc, #408]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d06e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d072:	2b32      	cmp	r3, #50	@ 0x32
 800d074:	d906      	bls.n	800d084 <SupervisorB1_step+0x14c>
        SupervisorB1_DW.is_MonitorBoard2Supervisor = SupervisorB1_IN_B2_sup_ok;
 800d076:	4b64      	ldr	r3, [pc, #400]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d078:	2203      	movs	r2, #3
 800d07a:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
        b2_sup_status = SUPERVISOR_OK;
 800d07e:	2300      	movs	r3, #0
 800d080:	72bb      	strb	r3, [r7, #10]
            SupervisorB1_DW.durationCounter_1_h = 0U;
            SupervisorB1_DW.durationCounter_1_o = 0U;
          }
        }
      }
      break;
 800d082:	e07d      	b.n	800d180 <SupervisorB1_step+0x248>
        qY = SupervisorB1_U.now_ms -
 800d084:	4b63      	ldr	r3, [pc, #396]	@ (800d214 <SupervisorB1_step+0x2dc>)
 800d086:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
          /*MW:OvSatOk*/ SupervisorB1_U.last_valid_b2_ms;
 800d088:	4b62      	ldr	r3, [pc, #392]	@ (800d214 <SupervisorB1_step+0x2dc>)
 800d08a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
        qY = SupervisorB1_U.now_ms -
 800d08c:	1ad3      	subs	r3, r2, r3
 800d08e:	60fb      	str	r3, [r7, #12]
        if (qY > SupervisorB1_U.now_ms) {
 800d090:	4b60      	ldr	r3, [pc, #384]	@ (800d214 <SupervisorB1_step+0x2dc>)
 800d092:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d094:	68fa      	ldr	r2, [r7, #12]
 800d096:	429a      	cmp	r2, r3
 800d098:	d901      	bls.n	800d09e <SupervisorB1_step+0x166>
          qY = 0U;
 800d09a:	2300      	movs	r3, #0
 800d09c:	60fb      	str	r3, [r7, #12]
        if (qY > 120U) {
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	2b78      	cmp	r3, #120	@ 0x78
 800d0a2:	d90a      	bls.n	800d0ba <SupervisorB1_step+0x182>
          SupervisorB1_DW.durationCounter_1_h = 0U;
 800d0a4:	4b58      	ldr	r3, [pc, #352]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d0a6:	2200      	movs	r2, #0
 800d0a8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
          SupervisorB1_DW.is_MonitorBoard2Supervisor =
 800d0ac:	4b56      	ldr	r3, [pc, #344]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d0ae:	2201      	movs	r2, #1
 800d0b0:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
          b2_sup_status = SUPERVISOR_CRITICAL;
 800d0b4:	2302      	movs	r3, #2
 800d0b6:	72bb      	strb	r3, [r7, #10]
      break;
 800d0b8:	e062      	b.n	800d180 <SupervisorB1_step+0x248>
          SupervisorB1_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800d0ba:	4b56      	ldr	r3, [pc, #344]	@ (800d214 <SupervisorB1_step+0x2dc>)
 800d0bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d0be:	ed9f 0b50 	vldr	d0, [pc, #320]	@ 800d200 <SupervisorB1_step+0x2c8>
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f7ff f8ac 	bl	800c220 <Supe_isCommDegradedByMeanPeriod>
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	461a      	mov	r2, r3
 800d0cc:	4b4e      	ldr	r3, [pc, #312]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d0ce:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd
          if (SupervisorB1_DW.degraded_sup) {
 800d0d2:	4b4d      	ldr	r3, [pc, #308]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d0d4:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d051      	beq.n	800d180 <SupervisorB1_step+0x248>
            SupervisorB1_DW.durationCounter_1_h = 0U;
 800d0dc:	4b4a      	ldr	r3, [pc, #296]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d0de:	2200      	movs	r2, #0
 800d0e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
            SupervisorB1_DW.durationCounter_1_o = 0U;
 800d0e4:	4b48      	ldr	r3, [pc, #288]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      break;
 800d0ec:	e048      	b.n	800d180 <SupervisorB1_step+0x248>

     default:
      /* case IN_B2_sup_ok: */
      b2_sup_status = SUPERVISOR_OK;
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	72bb      	strb	r3, [r7, #10]
      if (SupervisorB1_DW.degraded_sup) {
 800d0f2:	4b45      	ldr	r3, [pc, #276]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d0f4:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d00a      	beq.n	800d112 <SupervisorB1_step+0x1da>
        SupervisorB1_DW.durationCounter_1_o = 0U;
 800d0fc:	4b42      	ldr	r3, [pc, #264]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d0fe:	2200      	movs	r2, #0
 800d100:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        SupervisorB1_DW.is_MonitorBoard2Supervisor =
 800d104:	4b40      	ldr	r3, [pc, #256]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d106:	2202      	movs	r2, #2
 800d108:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
          SupervisorB1_IN_B2_sup_degraded;
        b2_sup_status = SUPERVISOR_DEGRADED;
 800d10c:	2301      	movs	r3, #1
 800d10e:	72bb      	strb	r3, [r7, #10]
            SupervisorB1_DW.durationCounter_1_h = 0U;
            SupervisorB1_DW.durationCounter_1_o = 0U;
          }
        }
      }
      break;
 800d110:	e038      	b.n	800d184 <SupervisorB1_step+0x24c>
        qY = SupervisorB1_U.now_ms -
 800d112:	4b40      	ldr	r3, [pc, #256]	@ (800d214 <SupervisorB1_step+0x2dc>)
 800d114:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
          /*MW:OvSatOk*/ SupervisorB1_U.last_valid_b2_ms;
 800d116:	4b3f      	ldr	r3, [pc, #252]	@ (800d214 <SupervisorB1_step+0x2dc>)
 800d118:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
        qY = SupervisorB1_U.now_ms -
 800d11a:	1ad3      	subs	r3, r2, r3
 800d11c:	60fb      	str	r3, [r7, #12]
        if (qY > SupervisorB1_U.now_ms) {
 800d11e:	4b3d      	ldr	r3, [pc, #244]	@ (800d214 <SupervisorB1_step+0x2dc>)
 800d120:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d122:	68fa      	ldr	r2, [r7, #12]
 800d124:	429a      	cmp	r2, r3
 800d126:	d901      	bls.n	800d12c <SupervisorB1_step+0x1f4>
          qY = 0U;
 800d128:	2300      	movs	r3, #0
 800d12a:	60fb      	str	r3, [r7, #12]
        if (qY > 120U) {
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	2b78      	cmp	r3, #120	@ 0x78
 800d130:	d90a      	bls.n	800d148 <SupervisorB1_step+0x210>
          SupervisorB1_DW.durationCounter_1_h = 0U;
 800d132:	4b35      	ldr	r3, [pc, #212]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d134:	2200      	movs	r2, #0
 800d136:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
          SupervisorB1_DW.is_MonitorBoard2Supervisor =
 800d13a:	4b33      	ldr	r3, [pc, #204]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d13c:	2201      	movs	r2, #1
 800d13e:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
          b2_sup_status = SUPERVISOR_CRITICAL;
 800d142:	2302      	movs	r3, #2
 800d144:	72bb      	strb	r3, [r7, #10]
      break;
 800d146:	e01d      	b.n	800d184 <SupervisorB1_step+0x24c>
          SupervisorB1_DW.degraded_sup = Supe_isCommDegradedByMeanPeriod
 800d148:	4b32      	ldr	r3, [pc, #200]	@ (800d214 <SupervisorB1_step+0x2dc>)
 800d14a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d14c:	ed9f 0b2c 	vldr	d0, [pc, #176]	@ 800d200 <SupervisorB1_step+0x2c8>
 800d150:	4618      	mov	r0, r3
 800d152:	f7ff f865 	bl	800c220 <Supe_isCommDegradedByMeanPeriod>
 800d156:	4603      	mov	r3, r0
 800d158:	461a      	mov	r2, r3
 800d15a:	4b2b      	ldr	r3, [pc, #172]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d15c:	f883 20cd 	strb.w	r2, [r3, #205]	@ 0xcd
          if (SupervisorB1_DW.degraded_sup) {
 800d160:	4b29      	ldr	r3, [pc, #164]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d162:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 800d166:	2b00      	cmp	r3, #0
 800d168:	d00c      	beq.n	800d184 <SupervisorB1_step+0x24c>
            SupervisorB1_DW.durationCounter_1_h = 0U;
 800d16a:	4b27      	ldr	r3, [pc, #156]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d16c:	2200      	movs	r2, #0
 800d16e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
            SupervisorB1_DW.durationCounter_1_o = 0U;
 800d172:	4b25      	ldr	r3, [pc, #148]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d174:	2200      	movs	r2, #0
 800d176:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
      break;
 800d17a:	e003      	b.n	800d184 <SupervisorB1_step+0x24c>
      break;
 800d17c:	bf00      	nop
 800d17e:	e002      	b.n	800d186 <SupervisorB1_step+0x24e>
      break;
 800d180:	bf00      	nop
 800d182:	e000      	b.n	800d186 <SupervisorB1_step+0x24e>
      break;
 800d184:	bf00      	nop
    }

    switch (SupervisorB1_DW.is_MonitorRx) {
 800d186:	4b20      	ldr	r3, [pc, #128]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d188:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 800d18c:	2b01      	cmp	r3, #1
 800d18e:	d002      	beq.n	800d196 <SupervisorB1_step+0x25e>
 800d190:	2b02      	cmp	r3, #2
 800d192:	d041      	beq.n	800d218 <SupervisorB1_step+0x2e0>
 800d194:	e08f      	b.n	800d2b6 <SupervisorB1_step+0x37e>
     case SupervisorB1_IN_Rx_critical:
      SupervisorB1_B.rx_status = RX_CRITICAL;
 800d196:	4b1d      	ldr	r3, [pc, #116]	@ (800d20c <SupervisorB1_step+0x2d4>)
 800d198:	2202      	movs	r2, #2
 800d19a:	711a      	strb	r2, [r3, #4]
      if (SupervisorB1_DW.degraded_rx) {
 800d19c:	4b1a      	ldr	r3, [pc, #104]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d19e:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d003      	beq.n	800d1ae <SupervisorB1_step+0x276>
        SupervisorB1_DW.durationCounter_1_p = 0U;
 800d1a6:	4b18      	ldr	r3, [pc, #96]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d1a8:	2200      	movs	r2, #0
 800d1aa:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
      }

      if (SupervisorB1_DW.durationCounter_1_p > 50U) {
 800d1ae:	4b16      	ldr	r3, [pc, #88]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d1b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d1b4:	2b32      	cmp	r3, #50	@ 0x32
 800d1b6:	d907      	bls.n	800d1c8 <SupervisorB1_step+0x290>
        SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_ok;
 800d1b8:	4b13      	ldr	r3, [pc, #76]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d1ba:	2203      	movs	r2, #3
 800d1bc:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        SupervisorB1_B.rx_status = RX_OK;
 800d1c0:	4b12      	ldr	r3, [pc, #72]	@ (800d20c <SupervisorB1_step+0x2d4>)
 800d1c2:	2200      	movs	r2, #0
 800d1c4:	711a      	strb	r2, [r3, #4]
        if (SupervisorB1_DW.degraded_rx) {
          SupervisorB1_DW.durationCounter_1_p = 0U;
          SupervisorB1_DW.durationCounter_1_ie = 0U;
        }
      }
      break;
 800d1c6:	e0c0      	b.n	800d34a <SupervisorB1_step+0x412>
          (SupervisorB1_U.Board2_Data.data_last_valid_ms, 40.0);
 800d1c8:	4b12      	ldr	r3, [pc, #72]	@ (800d214 <SupervisorB1_step+0x2dc>)
 800d1ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        SupervisorB1_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800d1cc:	ed9f 0b0c 	vldr	d0, [pc, #48]	@ 800d200 <SupervisorB1_step+0x2c8>
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	f7ff f825 	bl	800c220 <Supe_isCommDegradedByMeanPeriod>
 800d1d6:	4603      	mov	r3, r0
 800d1d8:	461a      	mov	r2, r3
 800d1da:	4b0b      	ldr	r3, [pc, #44]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d1dc:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc
        if (SupervisorB1_DW.degraded_rx) {
 800d1e0:	4b09      	ldr	r3, [pc, #36]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d1e2:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	f000 80af 	beq.w	800d34a <SupervisorB1_step+0x412>
          SupervisorB1_DW.durationCounter_1_p = 0U;
 800d1ec:	4b06      	ldr	r3, [pc, #24]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
          SupervisorB1_DW.durationCounter_1_ie = 0U;
 800d1f4:	4b04      	ldr	r3, [pc, #16]	@ (800d208 <SupervisorB1_step+0x2d0>)
 800d1f6:	2200      	movs	r2, #0
 800d1f8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
      break;
 800d1fc:	e0a5      	b.n	800d34a <SupervisorB1_step+0x412>
 800d1fe:	bf00      	nop
 800d200:	00000000 	.word	0x00000000
 800d204:	40440000 	.word	0x40440000
 800d208:	20004c78 	.word	0x20004c78
 800d20c:	20004c6c 	.word	0x20004c6c
 800d210:	20004d7c 	.word	0x20004d7c
 800d214:	20004d54 	.word	0x20004d54

     case SupervisorB1_IN_Rx_degraded:
      SupervisorB1_B.rx_status = RX_DEGRADED;
 800d218:	4bab      	ldr	r3, [pc, #684]	@ (800d4c8 <SupervisorB1_step+0x590>)
 800d21a:	2201      	movs	r2, #1
 800d21c:	711a      	strb	r2, [r3, #4]
      if (SupervisorB1_DW.degraded_rx) {
 800d21e:	4bab      	ldr	r3, [pc, #684]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d220:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800d224:	2b00      	cmp	r3, #0
 800d226:	d003      	beq.n	800d230 <SupervisorB1_step+0x2f8>
        SupervisorB1_DW.durationCounter_1_ie = 0U;
 800d228:	4ba8      	ldr	r3, [pc, #672]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d22a:	2200      	movs	r2, #0
 800d22c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
      }

      if (SupervisorB1_DW.durationCounter_1_ie > 50U) {
 800d230:	4ba6      	ldr	r3, [pc, #664]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d232:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d236:	2b32      	cmp	r3, #50	@ 0x32
 800d238:	d907      	bls.n	800d24a <SupervisorB1_step+0x312>
        SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_ok;
 800d23a:	4ba4      	ldr	r3, [pc, #656]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d23c:	2203      	movs	r2, #3
 800d23e:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        SupervisorB1_B.rx_status = RX_OK;
 800d242:	4ba1      	ldr	r3, [pc, #644]	@ (800d4c8 <SupervisorB1_step+0x590>)
 800d244:	2200      	movs	r2, #0
 800d246:	711a      	strb	r2, [r3, #4]
            SupervisorB1_DW.durationCounter_1_p = 0U;
            SupervisorB1_DW.durationCounter_1_ie = 0U;
          }
        }
      }
      break;
 800d248:	e081      	b.n	800d34e <SupervisorB1_step+0x416>
        qY = SupervisorB1_U.now_ms -
 800d24a:	4ba1      	ldr	r3, [pc, #644]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d24c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
          /*MW:OvSatOk*/ SupervisorB1_U.Board2_Data.data_last_valid_ms;
 800d24e:	4ba0      	ldr	r3, [pc, #640]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        qY = SupervisorB1_U.now_ms -
 800d252:	1ad3      	subs	r3, r2, r3
 800d254:	60fb      	str	r3, [r7, #12]
        if (qY > SupervisorB1_U.now_ms) {
 800d256:	4b9e      	ldr	r3, [pc, #632]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d258:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d25a:	68fa      	ldr	r2, [r7, #12]
 800d25c:	429a      	cmp	r2, r3
 800d25e:	d901      	bls.n	800d264 <SupervisorB1_step+0x32c>
          qY = 0U;
 800d260:	2300      	movs	r3, #0
 800d262:	60fb      	str	r3, [r7, #12]
        if (qY > 120U) {
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	2b78      	cmp	r3, #120	@ 0x78
 800d268:	d90b      	bls.n	800d282 <SupervisorB1_step+0x34a>
          SupervisorB1_DW.durationCounter_1_p = 0U;
 800d26a:	4b98      	ldr	r3, [pc, #608]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d26c:	2200      	movs	r2, #0
 800d26e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
          SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_critical;
 800d272:	4b96      	ldr	r3, [pc, #600]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d274:	2201      	movs	r2, #1
 800d276:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
          SupervisorB1_B.rx_status = RX_CRITICAL;
 800d27a:	4b93      	ldr	r3, [pc, #588]	@ (800d4c8 <SupervisorB1_step+0x590>)
 800d27c:	2202      	movs	r2, #2
 800d27e:	711a      	strb	r2, [r3, #4]
      break;
 800d280:	e065      	b.n	800d34e <SupervisorB1_step+0x416>
            (SupervisorB1_U.Board2_Data.data_last_valid_ms, 40.0);
 800d282:	4b93      	ldr	r3, [pc, #588]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
          SupervisorB1_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800d286:	ed9f 0b8e 	vldr	d0, [pc, #568]	@ 800d4c0 <SupervisorB1_step+0x588>
 800d28a:	4618      	mov	r0, r3
 800d28c:	f7fe ffc8 	bl	800c220 <Supe_isCommDegradedByMeanPeriod>
 800d290:	4603      	mov	r3, r0
 800d292:	461a      	mov	r2, r3
 800d294:	4b8d      	ldr	r3, [pc, #564]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d296:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc
          if (SupervisorB1_DW.degraded_rx) {
 800d29a:	4b8c      	ldr	r3, [pc, #560]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d29c:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d054      	beq.n	800d34e <SupervisorB1_step+0x416>
            SupervisorB1_DW.durationCounter_1_p = 0U;
 800d2a4:	4b89      	ldr	r3, [pc, #548]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
            SupervisorB1_DW.durationCounter_1_ie = 0U;
 800d2ac:	4b87      	ldr	r3, [pc, #540]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
      break;
 800d2b4:	e04b      	b.n	800d34e <SupervisorB1_step+0x416>

     default:
      /* case IN_Rx_ok: */
      SupervisorB1_B.rx_status = RX_OK;
 800d2b6:	4b84      	ldr	r3, [pc, #528]	@ (800d4c8 <SupervisorB1_step+0x590>)
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	711a      	strb	r2, [r3, #4]
      if (SupervisorB1_DW.degraded_rx) {
 800d2bc:	4b83      	ldr	r3, [pc, #524]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d2be:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d00b      	beq.n	800d2de <SupervisorB1_step+0x3a6>
        SupervisorB1_DW.durationCounter_1_ie = 0U;
 800d2c6:	4b81      	ldr	r3, [pc, #516]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_degraded;
 800d2ce:	4b7f      	ldr	r3, [pc, #508]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d2d0:	2202      	movs	r2, #2
 800d2d2:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
        SupervisorB1_B.rx_status = RX_DEGRADED;
 800d2d6:	4b7c      	ldr	r3, [pc, #496]	@ (800d4c8 <SupervisorB1_step+0x590>)
 800d2d8:	2201      	movs	r2, #1
 800d2da:	711a      	strb	r2, [r3, #4]
            SupervisorB1_DW.durationCounter_1_p = 0U;
            SupervisorB1_DW.durationCounter_1_ie = 0U;
          }
        }
      }
      break;
 800d2dc:	e039      	b.n	800d352 <SupervisorB1_step+0x41a>
        qY = SupervisorB1_U.now_ms -
 800d2de:	4b7c      	ldr	r3, [pc, #496]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d2e0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
          /*MW:OvSatOk*/ SupervisorB1_U.Board2_Data.data_last_valid_ms;
 800d2e2:	4b7b      	ldr	r3, [pc, #492]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d2e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        qY = SupervisorB1_U.now_ms -
 800d2e6:	1ad3      	subs	r3, r2, r3
 800d2e8:	60fb      	str	r3, [r7, #12]
        if (qY > SupervisorB1_U.now_ms) {
 800d2ea:	4b79      	ldr	r3, [pc, #484]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d2ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2ee:	68fa      	ldr	r2, [r7, #12]
 800d2f0:	429a      	cmp	r2, r3
 800d2f2:	d901      	bls.n	800d2f8 <SupervisorB1_step+0x3c0>
          qY = 0U;
 800d2f4:	2300      	movs	r3, #0
 800d2f6:	60fb      	str	r3, [r7, #12]
        if (qY > 120U) {
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	2b78      	cmp	r3, #120	@ 0x78
 800d2fc:	d90b      	bls.n	800d316 <SupervisorB1_step+0x3de>
          SupervisorB1_DW.durationCounter_1_p = 0U;
 800d2fe:	4b73      	ldr	r3, [pc, #460]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d300:	2200      	movs	r2, #0
 800d302:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
          SupervisorB1_DW.is_MonitorRx = SupervisorB1_IN_Rx_critical;
 800d306:	4b71      	ldr	r3, [pc, #452]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d308:	2201      	movs	r2, #1
 800d30a:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
          SupervisorB1_B.rx_status = RX_CRITICAL;
 800d30e:	4b6e      	ldr	r3, [pc, #440]	@ (800d4c8 <SupervisorB1_step+0x590>)
 800d310:	2202      	movs	r2, #2
 800d312:	711a      	strb	r2, [r3, #4]
      break;
 800d314:	e01d      	b.n	800d352 <SupervisorB1_step+0x41a>
            (SupervisorB1_U.Board2_Data.data_last_valid_ms, 40.0);
 800d316:	4b6e      	ldr	r3, [pc, #440]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
          SupervisorB1_DW.degraded_rx = Supe_isCommDegradedByMeanPeriod
 800d31a:	ed9f 0b69 	vldr	d0, [pc, #420]	@ 800d4c0 <SupervisorB1_step+0x588>
 800d31e:	4618      	mov	r0, r3
 800d320:	f7fe ff7e 	bl	800c220 <Supe_isCommDegradedByMeanPeriod>
 800d324:	4603      	mov	r3, r0
 800d326:	461a      	mov	r2, r3
 800d328:	4b68      	ldr	r3, [pc, #416]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d32a:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc
          if (SupervisorB1_DW.degraded_rx) {
 800d32e:	4b67      	ldr	r3, [pc, #412]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d330:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800d334:	2b00      	cmp	r3, #0
 800d336:	d00c      	beq.n	800d352 <SupervisorB1_step+0x41a>
            SupervisorB1_DW.durationCounter_1_p = 0U;
 800d338:	4b64      	ldr	r3, [pc, #400]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d33a:	2200      	movs	r2, #0
 800d33c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
            SupervisorB1_DW.durationCounter_1_ie = 0U;
 800d340:	4b62      	ldr	r3, [pc, #392]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d342:	2200      	movs	r2, #0
 800d344:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
      break;
 800d348:	e003      	b.n	800d352 <SupervisorB1_step+0x41a>
      break;
 800d34a:	bf00      	nop
 800d34c:	e002      	b.n	800d354 <SupervisorB1_step+0x41c>
      break;
 800d34e:	bf00      	nop
 800d350:	e000      	b.n	800d354 <SupervisorB1_step+0x41c>
      break;
 800d352:	bf00      	nop
    }
  }

  if ((SupervisorB1_U.Board_Health.temperature_degC < 50.0F) ||
 800d354:	4b5e      	ldr	r3, [pc, #376]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d356:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800d35a:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 800d4d4 <SupervisorB1_step+0x59c>
 800d35e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d366:	d407      	bmi.n	800d378 <SupervisorB1_step+0x440>
      (SupervisorB1_U.Board_Health.temperature_degC > 0.0F)) {
 800d368:	4b59      	ldr	r3, [pc, #356]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d36a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
  if ((SupervisorB1_U.Board_Health.temperature_degC < 50.0F) ||
 800d36e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d376:	dd11      	ble.n	800d39c <SupervisorB1_step+0x464>
    SupervisorB1_DW.durationCounter_1++;
 800d378:	4b54      	ldr	r3, [pc, #336]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d37a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d37c:	3301      	adds	r3, #1
 800d37e:	4a53      	ldr	r2, [pc, #332]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d380:	6753      	str	r3, [r2, #116]	@ 0x74
    SupervisorB1_DW.durationCounter_1_k++;
 800d382:	4b52      	ldr	r3, [pc, #328]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d384:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d386:	3301      	adds	r3, #1
 800d388:	4a50      	ldr	r2, [pc, #320]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d38a:	6793      	str	r3, [r2, #120]	@ 0x78
    SupervisorB1_DW.durationCounter_1_kv++;
 800d38c:	4b4f      	ldr	r3, [pc, #316]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d38e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d392:	3301      	adds	r3, #1
 800d394:	4a4d      	ldr	r2, [pc, #308]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d396:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d39a:	e009      	b.n	800d3b0 <SupervisorB1_step+0x478>
  } else {
    SupervisorB1_DW.durationCounter_1 = 0U;
 800d39c:	4b4b      	ldr	r3, [pc, #300]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d39e:	2200      	movs	r2, #0
 800d3a0:	675a      	str	r2, [r3, #116]	@ 0x74
    SupervisorB1_DW.durationCounter_1_k = 0U;
 800d3a2:	4b4a      	ldr	r3, [pc, #296]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	679a      	str	r2, [r3, #120]	@ 0x78
    SupervisorB1_DW.durationCounter_1_kv = 0U;
 800d3a8:	4b48      	ldr	r3, [pc, #288]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }

  if ((SupervisorB1_U.Board_Health.temperature_degC > 55.0F) ||
 800d3b0:	4b47      	ldr	r3, [pc, #284]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d3b2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800d3b6:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800d4d8 <SupervisorB1_step+0x5a0>
 800d3ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d3be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3c2:	dc09      	bgt.n	800d3d8 <SupervisorB1_step+0x4a0>
      (SupervisorB1_U.Board_Health.temperature_degC < -5.0F)) {
 800d3c4:	4b42      	ldr	r3, [pc, #264]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d3c6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
  if ((SupervisorB1_U.Board_Health.temperature_degC > 55.0F) ||
 800d3ca:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 800d3ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d3d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3d6:	d505      	bpl.n	800d3e4 <SupervisorB1_step+0x4ac>
    SupervisorB1_DW.durationCounter_1_a++;
 800d3d8:	4b3c      	ldr	r3, [pc, #240]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d3da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d3dc:	3301      	adds	r3, #1
 800d3de:	4a3b      	ldr	r2, [pc, #236]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d3e0:	67d3      	str	r3, [r2, #124]	@ 0x7c
 800d3e2:	e002      	b.n	800d3ea <SupervisorB1_step+0x4b2>
  } else {
    SupervisorB1_DW.durationCounter_1_a = 0U;
 800d3e4:	4b39      	ldr	r3, [pc, #228]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	67da      	str	r2, [r3, #124]	@ 0x7c
  }

  if ((SupervisorB1_U.Board_Health.temperature_degC > 65.0F) ||
 800d3ea:	4b39      	ldr	r3, [pc, #228]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d3ec:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800d3f0:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800d4dc <SupervisorB1_step+0x5a4>
 800d3f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d3fc:	dc09      	bgt.n	800d412 <SupervisorB1_step+0x4da>
      (SupervisorB1_U.Board_Health.temperature_degC < -15.0F)) {
 800d3fe:	4b34      	ldr	r3, [pc, #208]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d400:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
  if ((SupervisorB1_U.Board_Health.temperature_degC > 65.0F) ||
 800d404:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 800d408:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d40c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d410:	d507      	bpl.n	800d422 <SupervisorB1_step+0x4ea>
    SupervisorB1_DW.durationCounter_2++;
 800d412:	4b2e      	ldr	r3, [pc, #184]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d414:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d418:	3301      	adds	r3, #1
 800d41a:	4a2c      	ldr	r2, [pc, #176]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d41c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 800d420:	e003      	b.n	800d42a <SupervisorB1_step+0x4f2>
  } else {
    SupervisorB1_DW.durationCounter_2 = 0U;
 800d422:	4b2a      	ldr	r3, [pc, #168]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d424:	2200      	movs	r2, #0
 800d426:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  if (SupervisorB1_U.Board_Health.battery_pct > 25.0F) {
 800d42a:	4b29      	ldr	r3, [pc, #164]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d42c:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d430:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800d434:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d43c:	dd0e      	ble.n	800d45c <SupervisorB1_step+0x524>
    SupervisorB1_DW.durationCounter_1_e++;
 800d43e:	4b23      	ldr	r3, [pc, #140]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d444:	3301      	adds	r3, #1
 800d446:	4a21      	ldr	r2, [pc, #132]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d448:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    SupervisorB1_DW.durationCounter_1_m++;
 800d44c:	4b1f      	ldr	r3, [pc, #124]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d44e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d452:	3301      	adds	r3, #1
 800d454:	4a1d      	ldr	r2, [pc, #116]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d456:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800d45a:	e007      	b.n	800d46c <SupervisorB1_step+0x534>
  } else {
    SupervisorB1_DW.durationCounter_1_e = 0U;
 800d45c:	4b1b      	ldr	r3, [pc, #108]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d45e:	2200      	movs	r2, #0
 800d460:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    SupervisorB1_DW.durationCounter_1_m = 0U;
 800d464:	4b19      	ldr	r3, [pc, #100]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d466:	2200      	movs	r2, #0
 800d468:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  }

  if (SupervisorB1_U.Board_Health.battery_pct < 23.0F) {
 800d46c:	4b18      	ldr	r3, [pc, #96]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d46e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d472:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 800d476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d47a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d47e:	d507      	bpl.n	800d490 <SupervisorB1_step+0x558>
    SupervisorB1_DW.durationCounter_1_l++;
 800d480:	4b12      	ldr	r3, [pc, #72]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d482:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d486:	3301      	adds	r3, #1
 800d488:	4a10      	ldr	r2, [pc, #64]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d48a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d48e:	e003      	b.n	800d498 <SupervisorB1_step+0x560>
  } else {
    SupervisorB1_DW.durationCounter_1_l = 0U;
 800d490:	4b0e      	ldr	r3, [pc, #56]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d492:	2200      	movs	r2, #0
 800d494:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  if (SupervisorB1_U.Board_Health.battery_pct > 25.0F) {
 800d498:	4b0d      	ldr	r3, [pc, #52]	@ (800d4d0 <SupervisorB1_step+0x598>)
 800d49a:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d49e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800d4a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d4a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4aa:	dd19      	ble.n	800d4e0 <SupervisorB1_step+0x5a8>
    SupervisorB1_DW.durationCounter_1_i++;
 800d4ac:	4b07      	ldr	r3, [pc, #28]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d4ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d4b2:	3301      	adds	r3, #1
 800d4b4:	4a05      	ldr	r2, [pc, #20]	@ (800d4cc <SupervisorB1_step+0x594>)
 800d4b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800d4ba:	e015      	b.n	800d4e8 <SupervisorB1_step+0x5b0>
 800d4bc:	f3af 8000 	nop.w
 800d4c0:	00000000 	.word	0x00000000
 800d4c4:	40440000 	.word	0x40440000
 800d4c8:	20004c6c 	.word	0x20004c6c
 800d4cc:	20004c78 	.word	0x20004c78
 800d4d0:	20004d54 	.word	0x20004d54
 800d4d4:	42480000 	.word	0x42480000
 800d4d8:	425c0000 	.word	0x425c0000
 800d4dc:	42820000 	.word	0x42820000
  } else {
    SupervisorB1_DW.durationCounter_1_i = 0U;
 800d4e0:	4b91      	ldr	r3, [pc, #580]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d4e2:	2200      	movs	r2, #0
 800d4e4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  if (SupervisorB1_U.Board_Health.battery_pct < 15.0F) {
 800d4e8:	4b90      	ldr	r3, [pc, #576]	@ (800d72c <SupervisorB1_step+0x7f4>)
 800d4ea:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d4ee:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800d4f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d4f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4fa:	d507      	bpl.n	800d50c <SupervisorB1_step+0x5d4>
    SupervisorB1_DW.durationCounter_2_f++;
 800d4fc:	4b8a      	ldr	r3, [pc, #552]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d4fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d502:	3301      	adds	r3, #1
 800d504:	4a88      	ldr	r2, [pc, #544]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d506:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
 800d50a:	e003      	b.n	800d514 <SupervisorB1_step+0x5dc>
  } else {
    SupervisorB1_DW.durationCounter_2_f = 0U;
 800d50c:	4b86      	ldr	r3, [pc, #536]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d50e:	2200      	movs	r2, #0
 800d510:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  }

  if (!SupervisorB1_DW.degraded_sup) {
 800d514:	4b84      	ldr	r3, [pc, #528]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d516:	f893 30cd 	ldrb.w	r3, [r3, #205]	@ 0xcd
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d10e      	bne.n	800d53c <SupervisorB1_step+0x604>
    SupervisorB1_DW.durationCounter_1_h++;
 800d51e:	4b82      	ldr	r3, [pc, #520]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d520:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d524:	3301      	adds	r3, #1
 800d526:	4a80      	ldr	r2, [pc, #512]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d528:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
    SupervisorB1_DW.durationCounter_1_o++;
 800d52c:	4b7e      	ldr	r3, [pc, #504]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d52e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d532:	3301      	adds	r3, #1
 800d534:	4a7c      	ldr	r2, [pc, #496]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d536:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 800d53a:	e007      	b.n	800d54c <SupervisorB1_step+0x614>
  } else {
    SupervisorB1_DW.durationCounter_1_h = 0U;
 800d53c:	4b7a      	ldr	r3, [pc, #488]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d53e:	2200      	movs	r2, #0
 800d540:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    SupervisorB1_DW.durationCounter_1_o = 0U;
 800d544:	4b78      	ldr	r3, [pc, #480]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d546:	2200      	movs	r2, #0
 800d548:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  }

  if (!SupervisorB1_DW.degraded_rx) {
 800d54c:	4b76      	ldr	r3, [pc, #472]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d54e:	f893 30cc 	ldrb.w	r3, [r3, #204]	@ 0xcc
 800d552:	2b00      	cmp	r3, #0
 800d554:	d10e      	bne.n	800d574 <SupervisorB1_step+0x63c>
    SupervisorB1_DW.durationCounter_1_p++;
 800d556:	4b74      	ldr	r3, [pc, #464]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d558:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d55c:	3301      	adds	r3, #1
 800d55e:	4a72      	ldr	r2, [pc, #456]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d560:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
    SupervisorB1_DW.durationCounter_1_ie++;
 800d564:	4b70      	ldr	r3, [pc, #448]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d566:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800d56a:	3301      	adds	r3, #1
 800d56c:	4a6e      	ldr	r2, [pc, #440]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d56e:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 800d572:	e007      	b.n	800d584 <SupervisorB1_step+0x64c>
  } else {
    SupervisorB1_DW.durationCounter_1_p = 0U;
 800d574:	4b6c      	ldr	r3, [pc, #432]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d576:	2200      	movs	r2, #0
 800d578:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    SupervisorB1_DW.durationCounter_1_ie = 0U;
 800d57c:	4b6a      	ldr	r3, [pc, #424]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d57e:	2200      	movs	r2, #0
 800d580:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  }

  /* End of Chart: '<Root>/Monitor Board Local Status' */

  /* MATLAB Function: '<Root>/Board 1 fault masks' */
  crit_mask = 0;
 800d584:	2300      	movs	r3, #0
 800d586:	617b      	str	r3, [r7, #20]
  degr_mask = 0;
 800d588:	2300      	movs	r3, #0
 800d58a:	613b      	str	r3, [r7, #16]
  switch (temp_status) {
 800d58c:	797b      	ldrb	r3, [r7, #5]
 800d58e:	2b01      	cmp	r3, #1
 800d590:	d004      	beq.n	800d59c <SupervisorB1_step+0x664>
 800d592:	2b02      	cmp	r3, #2
 800d594:	d105      	bne.n	800d5a2 <SupervisorB1_step+0x66a>
   case TEMP_HEALTH_CRITICAL:
    crit_mask = 1;
 800d596:	2301      	movs	r3, #1
 800d598:	617b      	str	r3, [r7, #20]
    break;
 800d59a:	e002      	b.n	800d5a2 <SupervisorB1_step+0x66a>

   case TEMP_HEALTH_DEGRADED:
    degr_mask = 1;
 800d59c:	2301      	movs	r3, #1
 800d59e:	613b      	str	r3, [r7, #16]
    break;
 800d5a0:	bf00      	nop
  }

  switch (battery_status) {
 800d5a2:	79fb      	ldrb	r3, [r7, #7]
 800d5a4:	2b01      	cmp	r3, #1
 800d5a6:	d006      	beq.n	800d5b6 <SupervisorB1_step+0x67e>
 800d5a8:	2b02      	cmp	r3, #2
 800d5aa:	d109      	bne.n	800d5c0 <SupervisorB1_step+0x688>
   case BATTERY_HEALTH_CRITICAL:
    crit_mask = (int32_T)((uint32_T)crit_mask | 2U);
 800d5ac:	697b      	ldr	r3, [r7, #20]
 800d5ae:	f043 0302 	orr.w	r3, r3, #2
 800d5b2:	617b      	str	r3, [r7, #20]
    break;
 800d5b4:	e004      	b.n	800d5c0 <SupervisorB1_step+0x688>

   case BATTERY_HEALTH_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 2U);
 800d5b6:	693b      	ldr	r3, [r7, #16]
 800d5b8:	f043 0302 	orr.w	r3, r3, #2
 800d5bc:	613b      	str	r3, [r7, #16]
    break;
 800d5be:	bf00      	nop
  }

  switch (SupervisorB1_B.rx_status) {
 800d5c0:	4b5b      	ldr	r3, [pc, #364]	@ (800d730 <SupervisorB1_step+0x7f8>)
 800d5c2:	791b      	ldrb	r3, [r3, #4]
 800d5c4:	2b01      	cmp	r3, #1
 800d5c6:	d006      	beq.n	800d5d6 <SupervisorB1_step+0x69e>
 800d5c8:	2b02      	cmp	r3, #2
 800d5ca:	d109      	bne.n	800d5e0 <SupervisorB1_step+0x6a8>
   case RX_CRITICAL:
    crit_mask = (int32_T)((uint32_T)crit_mask | 4U);
 800d5cc:	697b      	ldr	r3, [r7, #20]
 800d5ce:	f043 0304 	orr.w	r3, r3, #4
 800d5d2:	617b      	str	r3, [r7, #20]
    break;
 800d5d4:	e004      	b.n	800d5e0 <SupervisorB1_step+0x6a8>

   case RX_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 4U);
 800d5d6:	693b      	ldr	r3, [r7, #16]
 800d5d8:	f043 0304 	orr.w	r3, r3, #4
 800d5dc:	613b      	str	r3, [r7, #16]
    break;
 800d5de:	bf00      	nop
  }

  switch (SupervisorB1_B.wheel_status[0]) {
 800d5e0:	4b53      	ldr	r3, [pc, #332]	@ (800d730 <SupervisorB1_step+0x7f8>)
 800d5e2:	781b      	ldrb	r3, [r3, #0]
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d006      	beq.n	800d5f6 <SupervisorB1_step+0x6be>
 800d5e8:	2b02      	cmp	r3, #2
 800d5ea:	d109      	bne.n	800d600 <SupervisorB1_step+0x6c8>
   case WHEEL_CRITICAL_MOTOR:
    crit_mask = (int32_T)((uint32_T)crit_mask | 8U);
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	f043 0308 	orr.w	r3, r3, #8
 800d5f2:	617b      	str	r3, [r7, #20]
    break;
 800d5f4:	e004      	b.n	800d600 <SupervisorB1_step+0x6c8>

   case WHEEL_DEGRADED_ENCODER:
    degr_mask = (int32_T)((uint32_T)degr_mask | 8U);
 800d5f6:	693b      	ldr	r3, [r7, #16]
 800d5f8:	f043 0308 	orr.w	r3, r3, #8
 800d5fc:	613b      	str	r3, [r7, #16]
    break;
 800d5fe:	bf00      	nop
  }

  switch (SupervisorB1_B.wheel_status[1]) {
 800d600:	4b4b      	ldr	r3, [pc, #300]	@ (800d730 <SupervisorB1_step+0x7f8>)
 800d602:	785b      	ldrb	r3, [r3, #1]
 800d604:	2b01      	cmp	r3, #1
 800d606:	d006      	beq.n	800d616 <SupervisorB1_step+0x6de>
 800d608:	2b02      	cmp	r3, #2
 800d60a:	d109      	bne.n	800d620 <SupervisorB1_step+0x6e8>
   case WHEEL_CRITICAL_MOTOR:
    crit_mask = (int32_T)((uint32_T)crit_mask | 16U);
 800d60c:	697b      	ldr	r3, [r7, #20]
 800d60e:	f043 0310 	orr.w	r3, r3, #16
 800d612:	617b      	str	r3, [r7, #20]
    break;
 800d614:	e004      	b.n	800d620 <SupervisorB1_step+0x6e8>

   case WHEEL_DEGRADED_ENCODER:
    degr_mask = (int32_T)((uint32_T)degr_mask | 16U);
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	f043 0310 	orr.w	r3, r3, #16
 800d61c:	613b      	str	r3, [r7, #16]
    break;
 800d61e:	bf00      	nop
  }

  switch (SupervisorB1_B.wheel_status[2]) {
 800d620:	4b43      	ldr	r3, [pc, #268]	@ (800d730 <SupervisorB1_step+0x7f8>)
 800d622:	789b      	ldrb	r3, [r3, #2]
 800d624:	2b01      	cmp	r3, #1
 800d626:	d006      	beq.n	800d636 <SupervisorB1_step+0x6fe>
 800d628:	2b02      	cmp	r3, #2
 800d62a:	d109      	bne.n	800d640 <SupervisorB1_step+0x708>
   case WHEEL_CRITICAL_MOTOR:
    crit_mask = (int32_T)((uint32_T)crit_mask | 32U);
 800d62c:	697b      	ldr	r3, [r7, #20]
 800d62e:	f043 0320 	orr.w	r3, r3, #32
 800d632:	617b      	str	r3, [r7, #20]
    break;
 800d634:	e004      	b.n	800d640 <SupervisorB1_step+0x708>

   case WHEEL_DEGRADED_ENCODER:
    degr_mask = (int32_T)((uint32_T)degr_mask | 32U);
 800d636:	693b      	ldr	r3, [r7, #16]
 800d638:	f043 0320 	orr.w	r3, r3, #32
 800d63c:	613b      	str	r3, [r7, #16]
    break;
 800d63e:	bf00      	nop
  }

  switch (SupervisorB1_B.wheel_status[3]) {
 800d640:	4b3b      	ldr	r3, [pc, #236]	@ (800d730 <SupervisorB1_step+0x7f8>)
 800d642:	78db      	ldrb	r3, [r3, #3]
 800d644:	2b01      	cmp	r3, #1
 800d646:	d006      	beq.n	800d656 <SupervisorB1_step+0x71e>
 800d648:	2b02      	cmp	r3, #2
 800d64a:	d109      	bne.n	800d660 <SupervisorB1_step+0x728>
   case WHEEL_CRITICAL_MOTOR:
    crit_mask = (int32_T)((uint32_T)crit_mask | 64U);
 800d64c:	697b      	ldr	r3, [r7, #20]
 800d64e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d652:	617b      	str	r3, [r7, #20]
    break;
 800d654:	e004      	b.n	800d660 <SupervisorB1_step+0x728>

   case WHEEL_DEGRADED_ENCODER:
    degr_mask = (int32_T)((uint32_T)degr_mask | 64U);
 800d656:	693b      	ldr	r3, [r7, #16]
 800d658:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d65c:	613b      	str	r3, [r7, #16]
    break;
 800d65e:	bf00      	nop
  }

  switch (b2_sup_status) {
 800d660:	7abb      	ldrb	r3, [r7, #10]
 800d662:	2b01      	cmp	r3, #1
 800d664:	d006      	beq.n	800d674 <SupervisorB1_step+0x73c>
 800d666:	2b02      	cmp	r3, #2
 800d668:	d109      	bne.n	800d67e <SupervisorB1_step+0x746>
   case SUPERVISOR_CRITICAL:
    crit_mask = (int32_T)((uint32_T)crit_mask | 128U);
 800d66a:	697b      	ldr	r3, [r7, #20]
 800d66c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d670:	617b      	str	r3, [r7, #20]
    break;
 800d672:	e004      	b.n	800d67e <SupervisorB1_step+0x746>

   case SUPERVISOR_DEGRADED:
    degr_mask = (int32_T)((uint32_T)degr_mask | 128U);
 800d674:	693b      	ldr	r3, [r7, #16]
 800d676:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d67a:	613b      	str	r3, [r7, #16]
    break;
 800d67c:	bf00      	nop
  }

  /* Outport: '<Root>/critical_mask' incorporates:
   *  MATLAB Function: '<Root>/Board 1 fault masks'
   */
  SupervisorB1_Y.critical_mask = (uint32_T)crit_mask;
 800d67e:	697b      	ldr	r3, [r7, #20]
 800d680:	4a2c      	ldr	r2, [pc, #176]	@ (800d734 <SupervisorB1_step+0x7fc>)
 800d682:	6093      	str	r3, [r2, #8]

  /* Outport: '<Root>/degraded_mask' incorporates:
   *  MATLAB Function: '<Root>/Board 1 fault masks'
   */
  SupervisorB1_Y.degraded_mask = (uint32_T)degr_mask;
 800d684:	693b      	ldr	r3, [r7, #16]
 800d686:	4a2b      	ldr	r2, [pc, #172]	@ (800d734 <SupervisorB1_step+0x7fc>)
 800d688:	60d3      	str	r3, [r2, #12]

  /* MATLAB Function: '<Root>/Process B2 masks' incorporates:
   *  Inport: '<Root>/Board2_Data'
   */
  rtb_stop_required = ((SupervisorB1_U.Board2_Data.payload.critical_mask & 3U)
 800d68a:	4b28      	ldr	r3, [pc, #160]	@ (800d72c <SupervisorB1_step+0x7f4>)
 800d68c:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800d690:	f003 0303 	and.w	r3, r3, #3
                       != 0U);
 800d694:	2b00      	cmp	r3, #0
 800d696:	bf14      	ite	ne
 800d698:	2301      	movne	r3, #1
 800d69a:	2300      	moveq	r3, #0
 800d69c:	b2db      	uxtb	r3, r3
  rtb_stop_required = ((SupervisorB1_U.Board2_Data.payload.critical_mask & 3U)
 800d69e:	727b      	strb	r3, [r7, #9]
  rtb_degraded_required = (((SupervisorB1_U.Board2_Data.payload.critical_mask &
 800d6a0:	4b22      	ldr	r3, [pc, #136]	@ (800d72c <SupervisorB1_step+0x7f4>)
 800d6a2:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800d6a6:	f003 0304 	and.w	r3, r3, #4
    4U) != 0U) || ((SupervisorB1_U.Board2_Data.payload.critical_mask & 8U) != 0U)
    || (SupervisorB1_U.Board2_Data.payload.degraded_mask != 0U));
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d10b      	bne.n	800d6c6 <SupervisorB1_step+0x78e>
    4U) != 0U) || ((SupervisorB1_U.Board2_Data.payload.critical_mask & 8U) != 0U)
 800d6ae:	4b1f      	ldr	r3, [pc, #124]	@ (800d72c <SupervisorB1_step+0x7f4>)
 800d6b0:	f8d3 3005 	ldr.w	r3, [r3, #5]
 800d6b4:	f003 0308 	and.w	r3, r3, #8
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d104      	bne.n	800d6c6 <SupervisorB1_step+0x78e>
    || (SupervisorB1_U.Board2_Data.payload.degraded_mask != 0U));
 800d6bc:	4b1b      	ldr	r3, [pc, #108]	@ (800d72c <SupervisorB1_step+0x7f4>)
 800d6be:	f8d3 3001 	ldr.w	r3, [r3, #1]
 800d6c2:	2b00      	cmp	r3, #0
 800d6c4:	d001      	beq.n	800d6ca <SupervisorB1_step+0x792>
 800d6c6:	2301      	movs	r3, #1
 800d6c8:	e000      	b.n	800d6cc <SupervisorB1_step+0x794>
 800d6ca:	2300      	movs	r3, #0
  rtb_degraded_required = (((SupervisorB1_U.Board2_Data.payload.critical_mask &
 800d6cc:	723b      	strb	r3, [r7, #8]

  /* Chart: '<Root>/Decide actuation privileges' */
  if (SupervisorB1_DW.is_active_c4_SupervisorB1 == 0) {
 800d6ce:	4b16      	ldr	r3, [pc, #88]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d6d0:	f893 30bd 	ldrb.w	r3, [r3, #189]	@ 0xbd
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d10b      	bne.n	800d6f0 <SupervisorB1_step+0x7b8>
    SupervisorB1_DW.is_active_c4_SupervisorB1 = 1U;
 800d6d8:	4b13      	ldr	r3, [pc, #76]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d6da:	2201      	movs	r2, #1
 800d6dc:	f883 20bd 	strb.w	r2, [r3, #189]	@ 0xbd
    SupervisorB1_DW.is_c4_SupervisorB1 = SupervisorB1_IN_B1_actuating;
 800d6e0:	4b11      	ldr	r3, [pc, #68]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d6e2:	2201      	movs	r2, #1
 800d6e4:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
    SupervisorB1_Y.give_b2_actuation = false;
 800d6e8:	4b12      	ldr	r3, [pc, #72]	@ (800d734 <SupervisorB1_step+0x7fc>)
 800d6ea:	2200      	movs	r2, #0
 800d6ec:	741a      	strb	r2, [r3, #16]
 800d6ee:	e03d      	b.n	800d76c <SupervisorB1_step+0x834>
  } else if (SupervisorB1_DW.is_c4_SupervisorB1 == SupervisorB1_IN_B1_actuating)
 800d6f0:	4b0d      	ldr	r3, [pc, #52]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d6f2:	f893 30be 	ldrb.w	r3, [r3, #190]	@ 0xbe
 800d6f6:	2b01      	cmp	r3, #1
 800d6f8:	d11e      	bne.n	800d738 <SupervisorB1_step+0x800>
  {
    SupervisorB1_Y.give_b2_actuation = false;
 800d6fa:	4b0e      	ldr	r3, [pc, #56]	@ (800d734 <SupervisorB1_step+0x7fc>)
 800d6fc:	2200      	movs	r2, #0
 800d6fe:	741a      	strb	r2, [r3, #16]
    if ((SupervisorB1_B.rx_status == RX_CRITICAL) || (b2_sup_status ==
 800d700:	4b0b      	ldr	r3, [pc, #44]	@ (800d730 <SupervisorB1_step+0x7f8>)
 800d702:	791b      	ldrb	r3, [r3, #4]
 800d704:	2b02      	cmp	r3, #2
 800d706:	d002      	beq.n	800d70e <SupervisorB1_step+0x7d6>
 800d708:	7abb      	ldrb	r3, [r7, #10]
 800d70a:	2b02      	cmp	r3, #2
 800d70c:	d12e      	bne.n	800d76c <SupervisorB1_step+0x834>
         SUPERVISOR_CRITICAL)) {
      SupervisorB1_DW.durationCounter_1_d = 0U;
 800d70e:	4b06      	ldr	r3, [pc, #24]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d710:	2200      	movs	r2, #0
 800d712:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
      SupervisorB1_DW.is_c4_SupervisorB1 = SupervisorB1_IN_B2_actuating;
 800d716:	4b04      	ldr	r3, [pc, #16]	@ (800d728 <SupervisorB1_step+0x7f0>)
 800d718:	2202      	movs	r2, #2
 800d71a:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
      SupervisorB1_Y.give_b2_actuation = true;
 800d71e:	4b05      	ldr	r3, [pc, #20]	@ (800d734 <SupervisorB1_step+0x7fc>)
 800d720:	2201      	movs	r2, #1
 800d722:	741a      	strb	r2, [r3, #16]
 800d724:	e022      	b.n	800d76c <SupervisorB1_step+0x834>
 800d726:	bf00      	nop
 800d728:	20004c78 	.word	0x20004c78
 800d72c:	20004d54 	.word	0x20004d54
 800d730:	20004c6c 	.word	0x20004c6c
 800d734:	20004dc0 	.word	0x20004dc0
    }
  } else {
    /* case IN_B2_actuating: */
    SupervisorB1_Y.give_b2_actuation = true;
 800d738:	4bad      	ldr	r3, [pc, #692]	@ (800d9f0 <SupervisorB1_step+0xab8>)
 800d73a:	2201      	movs	r2, #1
 800d73c:	741a      	strb	r2, [r3, #16]
    if ((SupervisorB1_B.rx_status == RX_CRITICAL) || (b2_sup_status ==
 800d73e:	4bad      	ldr	r3, [pc, #692]	@ (800d9f4 <SupervisorB1_step+0xabc>)
 800d740:	791b      	ldrb	r3, [r3, #4]
 800d742:	2b02      	cmp	r3, #2
 800d744:	d002      	beq.n	800d74c <SupervisorB1_step+0x814>
 800d746:	7abb      	ldrb	r3, [r7, #10]
 800d748:	2b02      	cmp	r3, #2
 800d74a:	d103      	bne.n	800d754 <SupervisorB1_step+0x81c>
         SUPERVISOR_CRITICAL)) {
      SupervisorB1_DW.durationCounter_1_d = 0U;
 800d74c:	4baa      	ldr	r3, [pc, #680]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d74e:	2200      	movs	r2, #0
 800d750:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    }

    if (SupervisorB1_DW.durationCounter_1_d > 150U) {
 800d754:	4ba8      	ldr	r3, [pc, #672]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d756:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d75a:	2b96      	cmp	r3, #150	@ 0x96
 800d75c:	d906      	bls.n	800d76c <SupervisorB1_step+0x834>
      SupervisorB1_DW.is_c4_SupervisorB1 = SupervisorB1_IN_B1_actuating;
 800d75e:	4ba6      	ldr	r3, [pc, #664]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d760:	2201      	movs	r2, #1
 800d762:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
      SupervisorB1_Y.give_b2_actuation = false;
 800d766:	4ba2      	ldr	r3, [pc, #648]	@ (800d9f0 <SupervisorB1_step+0xab8>)
 800d768:	2200      	movs	r2, #0
 800d76a:	741a      	strb	r2, [r3, #16]
    }
  }

  if ((SupervisorB1_B.rx_status != RX_CRITICAL) && (b2_sup_status !=
 800d76c:	4ba1      	ldr	r3, [pc, #644]	@ (800d9f4 <SupervisorB1_step+0xabc>)
 800d76e:	791b      	ldrb	r3, [r3, #4]
 800d770:	2b02      	cmp	r3, #2
 800d772:	d00a      	beq.n	800d78a <SupervisorB1_step+0x852>
 800d774:	7abb      	ldrb	r3, [r7, #10]
 800d776:	2b02      	cmp	r3, #2
 800d778:	d007      	beq.n	800d78a <SupervisorB1_step+0x852>
       SUPERVISOR_CRITICAL)) {
    SupervisorB1_DW.durationCounter_1_d++;
 800d77a:	4b9f      	ldr	r3, [pc, #636]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d77c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d780:	3301      	adds	r3, #1
 800d782:	4a9d      	ldr	r2, [pc, #628]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d784:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac
 800d788:	e003      	b.n	800d792 <SupervisorB1_step+0x85a>
  } else {
    SupervisorB1_DW.durationCounter_1_d = 0U;
 800d78a:	4b9b      	ldr	r3, [pc, #620]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d78c:	2200      	movs	r2, #0
 800d78e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

  /* Outputs for Enabled SubSystem: '<Root>/Actuation decisions and motion state' incorporates:
   *  EnablePort: '<S1>/Enable'
   */
  /* Logic: '<Root>/Logical Operator' */
  if (!SupervisorB1_Y.give_b2_actuation) {
 800d792:	4b97      	ldr	r3, [pc, #604]	@ (800d9f0 <SupervisorB1_step+0xab8>)
 800d794:	7c1b      	ldrb	r3, [r3, #16]
 800d796:	2b00      	cmp	r3, #0
 800d798:	f040 81df 	bne.w	800db5a <SupervisorB1_step+0xc22>
    /* Chart: '<S1>/Check rover safety state' incorporates:
     *  MATLAB Function: '<Root>/Board 1 fault masks'
     */
    if (SupervisorB1_DW.is_active_c7_SupervisorB1 == 0) {
 800d79c:	4b96      	ldr	r3, [pc, #600]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d79e:	f893 30ca 	ldrb.w	r3, [r3, #202]	@ 0xca
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d10a      	bne.n	800d7bc <SupervisorB1_step+0x884>
      SupervisorB1_DW.is_active_c7_SupervisorB1 = 1U;
 800d7a6:	4b94      	ldr	r3, [pc, #592]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d7a8:	2201      	movs	r2, #1
 800d7aa:	f883 20ca 	strb.w	r2, [r3, #202]	@ 0xca
      SupervisorB1_DW.is_c7_SupervisorB1 = SupervisorB_IN_Rover_Safe_State;
 800d7ae:	4b92      	ldr	r3, [pc, #584]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d7b0:	2203      	movs	r2, #3
 800d7b2:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
      rover_safety_state = SAFETY_OK;
 800d7b6:	2300      	movs	r3, #0
 800d7b8:	71bb      	strb	r3, [r7, #6]
 800d7ba:	e066      	b.n	800d88a <SupervisorB1_step+0x952>
    } else {
      switch (SupervisorB1_DW.is_c7_SupervisorB1) {
 800d7bc:	4b8e      	ldr	r3, [pc, #568]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d7be:	f893 30cb 	ldrb.w	r3, [r3, #203]	@ 0xcb
 800d7c2:	2b01      	cmp	r3, #1
 800d7c4:	d002      	beq.n	800d7cc <SupervisorB1_step+0x894>
 800d7c6:	2b02      	cmp	r3, #2
 800d7c8:	d022      	beq.n	800d810 <SupervisorB1_step+0x8d8>
 800d7ca:	e03d      	b.n	800d848 <SupervisorB1_step+0x910>
       case Supervi_IN_Rover_Critical_State:
        rover_safety_state = SAFETY_CRITICAL;
 800d7cc:	2302      	movs	r3, #2
 800d7ce:	71bb      	strb	r3, [r7, #6]
        if ((crit_mask == 0) && (!rtb_stop_required)) {
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d154      	bne.n	800d880 <SupervisorB1_step+0x948>
 800d7d6:	7a7b      	ldrb	r3, [r7, #9]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d151      	bne.n	800d880 <SupervisorB1_step+0x948>
          if ((degr_mask == 0) && (!rtb_degraded_required)) {
 800d7dc:	693b      	ldr	r3, [r7, #16]
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d109      	bne.n	800d7f6 <SupervisorB1_step+0x8be>
 800d7e2:	7a3b      	ldrb	r3, [r7, #8]
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d106      	bne.n	800d7f6 <SupervisorB1_step+0x8be>
            SupervisorB1_DW.is_c7_SupervisorB1 = SupervisorB_IN_Rover_Safe_State;
 800d7e8:	4b83      	ldr	r3, [pc, #524]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d7ea:	2203      	movs	r2, #3
 800d7ec:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
            rover_safety_state = SAFETY_OK;
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	71bb      	strb	r3, [r7, #6]
          } else if ((degr_mask != 0) || rtb_degraded_required) {
            SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Degraded_State;
            rover_safety_state = SAFETY_DEGRADED;
          }
        }
        break;
 800d7f4:	e044      	b.n	800d880 <SupervisorB1_step+0x948>
          } else if ((degr_mask != 0) || rtb_degraded_required) {
 800d7f6:	693b      	ldr	r3, [r7, #16]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d102      	bne.n	800d802 <SupervisorB1_step+0x8ca>
 800d7fc:	7a3b      	ldrb	r3, [r7, #8]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d03e      	beq.n	800d880 <SupervisorB1_step+0x948>
            SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Degraded_State;
 800d802:	4b7d      	ldr	r3, [pc, #500]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d804:	2202      	movs	r2, #2
 800d806:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
            rover_safety_state = SAFETY_DEGRADED;
 800d80a:	2301      	movs	r3, #1
 800d80c:	71bb      	strb	r3, [r7, #6]
        break;
 800d80e:	e037      	b.n	800d880 <SupervisorB1_step+0x948>

       case Supervi_IN_Rover_Degraded_State:
        rover_safety_state = SAFETY_DEGRADED;
 800d810:	2301      	movs	r3, #1
 800d812:	71bb      	strb	r3, [r7, #6]
        if ((degr_mask == 0) && (!rtb_degraded_required)) {
 800d814:	693b      	ldr	r3, [r7, #16]
 800d816:	2b00      	cmp	r3, #0
 800d818:	d109      	bne.n	800d82e <SupervisorB1_step+0x8f6>
 800d81a:	7a3b      	ldrb	r3, [r7, #8]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d106      	bne.n	800d82e <SupervisorB1_step+0x8f6>
          SupervisorB1_DW.is_c7_SupervisorB1 = SupervisorB_IN_Rover_Safe_State;
 800d820:	4b75      	ldr	r3, [pc, #468]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d822:	2203      	movs	r2, #3
 800d824:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
          rover_safety_state = SAFETY_OK;
 800d828:	2300      	movs	r3, #0
 800d82a:	71bb      	strb	r3, [r7, #6]
        } else if ((crit_mask != 0) || rtb_stop_required) {
          SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Critical_State;
          rover_safety_state = SAFETY_CRITICAL;
        }
        break;
 800d82c:	e02a      	b.n	800d884 <SupervisorB1_step+0x94c>
        } else if ((crit_mask != 0) || rtb_stop_required) {
 800d82e:	697b      	ldr	r3, [r7, #20]
 800d830:	2b00      	cmp	r3, #0
 800d832:	d102      	bne.n	800d83a <SupervisorB1_step+0x902>
 800d834:	7a7b      	ldrb	r3, [r7, #9]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d024      	beq.n	800d884 <SupervisorB1_step+0x94c>
          SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Critical_State;
 800d83a:	4b6f      	ldr	r3, [pc, #444]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d83c:	2201      	movs	r2, #1
 800d83e:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
          rover_safety_state = SAFETY_CRITICAL;
 800d842:	2302      	movs	r3, #2
 800d844:	71bb      	strb	r3, [r7, #6]
        break;
 800d846:	e01d      	b.n	800d884 <SupervisorB1_step+0x94c>

       default:
        /* case IN_Rover_Safe_State: */
        rover_safety_state = SAFETY_OK;
 800d848:	2300      	movs	r3, #0
 800d84a:	71bb      	strb	r3, [r7, #6]
        if ((crit_mask != 0) || rtb_stop_required) {
 800d84c:	697b      	ldr	r3, [r7, #20]
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d102      	bne.n	800d858 <SupervisorB1_step+0x920>
 800d852:	7a7b      	ldrb	r3, [r7, #9]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d006      	beq.n	800d866 <SupervisorB1_step+0x92e>
          SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Critical_State;
 800d858:	4b67      	ldr	r3, [pc, #412]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d85a:	2201      	movs	r2, #1
 800d85c:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
          rover_safety_state = SAFETY_CRITICAL;
 800d860:	2302      	movs	r3, #2
 800d862:	71bb      	strb	r3, [r7, #6]
        } else if ((degr_mask != 0) || rtb_degraded_required) {
          SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Degraded_State;
          rover_safety_state = SAFETY_DEGRADED;
        }
        break;
 800d864:	e010      	b.n	800d888 <SupervisorB1_step+0x950>
        } else if ((degr_mask != 0) || rtb_degraded_required) {
 800d866:	693b      	ldr	r3, [r7, #16]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d102      	bne.n	800d872 <SupervisorB1_step+0x93a>
 800d86c:	7a3b      	ldrb	r3, [r7, #8]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d00a      	beq.n	800d888 <SupervisorB1_step+0x950>
          SupervisorB1_DW.is_c7_SupervisorB1 = Supervi_IN_Rover_Degraded_State;
 800d872:	4b61      	ldr	r3, [pc, #388]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d874:	2202      	movs	r2, #2
 800d876:	f883 20cb 	strb.w	r2, [r3, #203]	@ 0xcb
          rover_safety_state = SAFETY_DEGRADED;
 800d87a:	2301      	movs	r3, #1
 800d87c:	71bb      	strb	r3, [r7, #6]
        break;
 800d87e:	e003      	b.n	800d888 <SupervisorB1_step+0x950>
        break;
 800d880:	bf00      	nop
 800d882:	e002      	b.n	800d88a <SupervisorB1_step+0x952>
        break;
 800d884:	bf00      	nop
 800d886:	e000      	b.n	800d88a <SupervisorB1_step+0x952>
        break;
 800d888:	bf00      	nop
    /* End of Chart: '<S1>/Check rover safety state' */

    /* Chart: '<S1>/Rover motion state' incorporates:
     *  Inport: '<Root>/Board2_Data'
     */
    if (SupervisorB1_DW.temporalCounter_i1 < 63) {
 800d88a:	4b5b      	ldr	r3, [pc, #364]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d88c:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800d890:	2b3e      	cmp	r3, #62	@ 0x3e
 800d892:	d807      	bhi.n	800d8a4 <SupervisorB1_step+0x96c>
      SupervisorB1_DW.temporalCounter_i1++;
 800d894:	4b58      	ldr	r3, [pc, #352]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d896:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800d89a:	3301      	adds	r3, #1
 800d89c:	b2da      	uxtb	r2, r3
 800d89e:	4b56      	ldr	r3, [pc, #344]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d8a0:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
    }

    resultZC3 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
      &SupervisorB1_DW.previousZC_k,
      ((real_T)SupervisorB1_U.Board2_Data.payload.btn2)) != 0);
 800d8a4:	4b55      	ldr	r3, [pc, #340]	@ (800d9fc <SupervisorB1_step+0xac4>)
 800d8a6:	7ddb      	ldrb	r3, [r3, #23]
    resultZC3 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	f7f2 fe53 	bl	8000554 <__aeabi_ui2d>
 800d8ae:	4602      	mov	r2, r0
 800d8b0:	460b      	mov	r3, r1
 800d8b2:	ec43 2b10 	vmov	d0, r2, r3
 800d8b6:	4952      	ldr	r1, [pc, #328]	@ (800da00 <SupervisorB1_step+0xac8>)
 800d8b8:	2001      	movs	r0, #1
 800d8ba:	f000 f9bf 	bl	800dc3c <rt_ZCFcn>
 800d8be:	4603      	mov	r3, r0
      ((real_T)SupervisorB1_U.Board2_Data.payload.btn2)) != 0);
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	bf14      	ite	ne
 800d8c4:	2301      	movne	r3, #1
 800d8c6:	2300      	moveq	r3, #0
 800d8c8:	b2db      	uxtb	r3, r3
 800d8ca:	461a      	mov	r2, r3
    resultZC3 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800d8cc:	4b4d      	ldr	r3, [pc, #308]	@ (800da04 <SupervisorB1_step+0xacc>)
 800d8ce:	701a      	strb	r2, [r3, #0]
    resultZC2 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
      &SupervisorB1_DW.previousZC_j,
      ((real_T)SupervisorB1_U.Board2_Data.payload.btn1)) != 0);
 800d8d0:	4b4a      	ldr	r3, [pc, #296]	@ (800d9fc <SupervisorB1_step+0xac4>)
 800d8d2:	7d9b      	ldrb	r3, [r3, #22]
    resultZC2 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800d8d4:	4618      	mov	r0, r3
 800d8d6:	f7f2 fe3d 	bl	8000554 <__aeabi_ui2d>
 800d8da:	4602      	mov	r2, r0
 800d8dc:	460b      	mov	r3, r1
 800d8de:	ec43 2b10 	vmov	d0, r2, r3
 800d8e2:	4949      	ldr	r1, [pc, #292]	@ (800da08 <SupervisorB1_step+0xad0>)
 800d8e4:	2001      	movs	r0, #1
 800d8e6:	f000 f9a9 	bl	800dc3c <rt_ZCFcn>
 800d8ea:	4603      	mov	r3, r0
      ((real_T)SupervisorB1_U.Board2_Data.payload.btn1)) != 0);
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	bf14      	ite	ne
 800d8f0:	2301      	movne	r3, #1
 800d8f2:	2300      	moveq	r3, #0
 800d8f4:	b2db      	uxtb	r3, r3
 800d8f6:	461a      	mov	r2, r3
    resultZC2 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800d8f8:	4b44      	ldr	r3, [pc, #272]	@ (800da0c <SupervisorB1_step+0xad4>)
 800d8fa:	701a      	strb	r2, [r3, #0]
    resultZC1 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
      &SupervisorB1_DW.previousZC_n,
      ((real_T)SupervisorB1_U.Board2_Data.payload.btn2)) != 0);
 800d8fc:	4b3f      	ldr	r3, [pc, #252]	@ (800d9fc <SupervisorB1_step+0xac4>)
 800d8fe:	7ddb      	ldrb	r3, [r3, #23]
    resultZC1 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800d900:	4618      	mov	r0, r3
 800d902:	f7f2 fe27 	bl	8000554 <__aeabi_ui2d>
 800d906:	4602      	mov	r2, r0
 800d908:	460b      	mov	r3, r1
 800d90a:	ec43 2b10 	vmov	d0, r2, r3
 800d90e:	4940      	ldr	r1, [pc, #256]	@ (800da10 <SupervisorB1_step+0xad8>)
 800d910:	2001      	movs	r0, #1
 800d912:	f000 f993 	bl	800dc3c <rt_ZCFcn>
 800d916:	4603      	mov	r3, r0
      ((real_T)SupervisorB1_U.Board2_Data.payload.btn2)) != 0);
 800d918:	2b00      	cmp	r3, #0
 800d91a:	bf14      	ite	ne
 800d91c:	2301      	movne	r3, #1
 800d91e:	2300      	moveq	r3, #0
 800d920:	b2db      	uxtb	r3, r3
 800d922:	461a      	mov	r2, r3
    resultZC1 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800d924:	4b3b      	ldr	r3, [pc, #236]	@ (800da14 <SupervisorB1_step+0xadc>)
 800d926:	701a      	strb	r2, [r3, #0]
    resultZC0 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
      &SupervisorB1_DW.previousZC,
      ((real_T)SupervisorB1_U.Board2_Data.payload.btn1)) != 0);
 800d928:	4b34      	ldr	r3, [pc, #208]	@ (800d9fc <SupervisorB1_step+0xac4>)
 800d92a:	7d9b      	ldrb	r3, [r3, #22]
    resultZC0 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800d92c:	4618      	mov	r0, r3
 800d92e:	f7f2 fe11 	bl	8000554 <__aeabi_ui2d>
 800d932:	4602      	mov	r2, r0
 800d934:	460b      	mov	r3, r1
 800d936:	ec43 2b10 	vmov	d0, r2, r3
 800d93a:	4937      	ldr	r1, [pc, #220]	@ (800da18 <SupervisorB1_step+0xae0>)
 800d93c:	2001      	movs	r0, #1
 800d93e:	f000 f97d 	bl	800dc3c <rt_ZCFcn>
 800d942:	4603      	mov	r3, r0
      ((real_T)SupervisorB1_U.Board2_Data.payload.btn1)) != 0);
 800d944:	2b00      	cmp	r3, #0
 800d946:	bf14      	ite	ne
 800d948:	2301      	movne	r3, #1
 800d94a:	2300      	moveq	r3, #0
 800d94c:	b2db      	uxtb	r3, r3
 800d94e:	461a      	mov	r2, r3
    resultZC0 = ((int32_T)rt_ZCFcn(RISING_ZERO_CROSSING,
 800d950:	4b32      	ldr	r3, [pc, #200]	@ (800da1c <SupervisorB1_step+0xae4>)
 800d952:	701a      	strb	r2, [r3, #0]
    if (SupervisorB1_DW.is_active_c3_SupervisorB1 == 0) {
 800d954:	4b28      	ldr	r3, [pc, #160]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d956:	f893 30bf 	ldrb.w	r3, [r3, #191]	@ 0xbf
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d11b      	bne.n	800d996 <SupervisorB1_step+0xa5e>
      SupervisorB1_DW.is_active_c3_SupervisorB1 = 1U;
 800d95e:	4b26      	ldr	r3, [pc, #152]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d960:	2201      	movs	r2, #1
 800d962:	f883 20bf 	strb.w	r2, [r3, #191]	@ 0xbf
      SupervisorB1_DW.backward_enabled = false;
 800d966:	4b24      	ldr	r3, [pc, #144]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d968:	2200      	movs	r2, #0
 800d96a:	f883 20d3 	strb.w	r2, [r3, #211]	@ 0xd3
      SupervisorB1_DW.is_Backward_mode_toggle = Supervi_IN_Combo_starting_point;
 800d96e:	4b22      	ldr	r3, [pc, #136]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d970:	2201      	movs	r2, #1
 800d972:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
      SupervisorB1_DW.is_Motion_Supervision = Superviso_IN_Stato_marcia_rover;
 800d976:	4b20      	ldr	r3, [pc, #128]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d978:	2202      	movs	r2, #2
 800d97a:	f883 20c2 	strb.w	r2, [r3, #194]	@ 0xc2
      enter_atomic_Stato_marcia_rover(&rover_safety_state);
 800d97e:	1dbb      	adds	r3, r7, #6
 800d980:	4618      	mov	r0, r3
 800d982:	f7fe ff19 	bl	800c7b8 <enter_atomic_Stato_marcia_rover>
      SupervisorB1_DW.is_Stato_marcia_rover = SupervisorB1_IN_Normale_marcia;
 800d986:	4b1c      	ldr	r3, [pc, #112]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d988:	2203      	movs	r2, #3
 800d98a:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

      /* Outport: '<Root>/current_action' */
      SupervisorB1_Y.current_action = CMD_NORMAL;
 800d98e:	4b18      	ldr	r3, [pc, #96]	@ (800d9f0 <SupervisorB1_step+0xab8>)
 800d990:	2200      	movs	r2, #0
 800d992:	749a      	strb	r2, [r3, #18]
 800d994:	e0d0      	b.n	800db38 <SupervisorB1_step+0xc00>
    } else {
      if (SupervisorB1_DW.is_Backward_mode_toggle ==
 800d996:	4b18      	ldr	r3, [pc, #96]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d998:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800d99c:	2b01      	cmp	r3, #1
 800d99e:	d13f      	bne.n	800da20 <SupervisorB1_step+0xae8>
          Supervi_IN_Combo_starting_point) {
        if (resultZC2 && (SupervisorB1_U.Board2_Data.payload.x_norm == 0.0F) &&
 800d9a0:	4b1a      	ldr	r3, [pc, #104]	@ (800da0c <SupervisorB1_step+0xad4>)
 800d9a2:	781b      	ldrb	r3, [r3, #0]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	f000 80c3 	beq.w	800db30 <SupervisorB1_step+0xbf8>
 800d9aa:	4b14      	ldr	r3, [pc, #80]	@ (800d9fc <SupervisorB1_step+0xac4>)
 800d9ac:	f8d3 300e 	ldr.w	r3, [r3, #14]
 800d9b0:	ee07 3a90 	vmov	s15, r3
 800d9b4:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d9b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9bc:	f040 80b8 	bne.w	800db30 <SupervisorB1_step+0xbf8>
            (SupervisorB1_U.Board2_Data.payload.y_norm == 0.0F)) {
 800d9c0:	4b0e      	ldr	r3, [pc, #56]	@ (800d9fc <SupervisorB1_step+0xac4>)
 800d9c2:	f8d3 3012 	ldr.w	r3, [r3, #18]
        if (resultZC2 && (SupervisorB1_U.Board2_Data.payload.x_norm == 0.0F) &&
 800d9c6:	ee07 3a90 	vmov	s15, r3
 800d9ca:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d9ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9d2:	f040 80ad 	bne.w	800db30 <SupervisorB1_step+0xbf8>
          SupervisorB1_DW.is_Backward_mode_toggle =
 800d9d6:	4b08      	ldr	r3, [pc, #32]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d9d8:	2202      	movs	r2, #2
 800d9da:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
            Superv_IN_Combo_toggle_backward;
          SupervisorB1_DW.temporalCounter_i1 = 0U;
 800d9de:	4b06      	ldr	r3, [pc, #24]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
          SupervisorB1_DW.is_Combo_toggle_backward = SupervisorB1_IN_Step2;
 800d9e6:	4b04      	ldr	r3, [pc, #16]	@ (800d9f8 <SupervisorB1_step+0xac0>)
 800d9e8:	2201      	movs	r2, #1
 800d9ea:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
 800d9ee:	e09f      	b.n	800db30 <SupervisorB1_step+0xbf8>
 800d9f0:	20004dc0 	.word	0x20004dc0
 800d9f4:	20004c6c 	.word	0x20004c6c
 800d9f8:	20004c78 	.word	0x20004c78
 800d9fc:	20004d54 	.word	0x20004d54
 800da00:	20004d41 	.word	0x20004d41
 800da04:	20004dd7 	.word	0x20004dd7
 800da08:	20004d40 	.word	0x20004d40
 800da0c:	20004dd6 	.word	0x20004dd6
 800da10:	20004d3f 	.word	0x20004d3f
 800da14:	20004dd5 	.word	0x20004dd5
 800da18:	20004d3e 	.word	0x20004d3e
 800da1c:	20004dd4 	.word	0x20004dd4
        }

        /* case IN_Combo_toggle_backward: */
      } else if ((SupervisorB1_U.Board2_Data.payload.x_norm != 0.0F) ||
 800da20:	4b50      	ldr	r3, [pc, #320]	@ (800db64 <SupervisorB1_step+0xc2c>)
 800da22:	f8d3 300e 	ldr.w	r3, [r3, #14]
 800da26:	ee07 3a90 	vmov	s15, r3
 800da2a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800da2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da32:	d109      	bne.n	800da48 <SupervisorB1_step+0xb10>
                 (SupervisorB1_U.Board2_Data.payload.y_norm != 0.0F)) {
 800da34:	4b4b      	ldr	r3, [pc, #300]	@ (800db64 <SupervisorB1_step+0xc2c>)
 800da36:	f8d3 3012 	ldr.w	r3, [r3, #18]
      } else if ((SupervisorB1_U.Board2_Data.payload.x_norm != 0.0F) ||
 800da3a:	ee07 3a90 	vmov	s15, r3
 800da3e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800da42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da46:	d008      	beq.n	800da5a <SupervisorB1_step+0xb22>
        SupervisorB1_DW.is_Combo_toggle_backward =
 800da48:	4b47      	ldr	r3, [pc, #284]	@ (800db68 <SupervisorB1_step+0xc30>)
 800da4a:	2200      	movs	r2, #0
 800da4c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
          SupervisorB1_IN_NO_ACTIVE_CHILD;
        SupervisorB1_DW.is_Backward_mode_toggle =
 800da50:	4b45      	ldr	r3, [pc, #276]	@ (800db68 <SupervisorB1_step+0xc30>)
 800da52:	2201      	movs	r2, #1
 800da54:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 800da58:	e06a      	b.n	800db30 <SupervisorB1_step+0xbf8>
          Supervi_IN_Combo_starting_point;
      } else {
        guard1 = false;
 800da5a:	2300      	movs	r3, #0
 800da5c:	72fb      	strb	r3, [r7, #11]
        switch (SupervisorB1_DW.is_Combo_toggle_backward) {
 800da5e:	4b42      	ldr	r3, [pc, #264]	@ (800db68 <SupervisorB1_step+0xc30>)
 800da60:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800da64:	2b01      	cmp	r3, #1
 800da66:	d002      	beq.n	800da6e <SupervisorB1_step+0xb36>
 800da68:	2b02      	cmp	r3, #2
 800da6a:	d01b      	beq.n	800daa4 <SupervisorB1_step+0xb6c>
 800da6c:	e035      	b.n	800dada <SupervisorB1_step+0xba2>
         case SupervisorB1_IN_Step2:
          if (resultZC0) {
 800da6e:	4b3f      	ldr	r3, [pc, #252]	@ (800db6c <SupervisorB1_step+0xc34>)
 800da70:	781b      	ldrb	r3, [r3, #0]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d008      	beq.n	800da88 <SupervisorB1_step+0xb50>
            SupervisorB1_DW.temporalCounter_i1 = 0U;
 800da76:	4b3c      	ldr	r3, [pc, #240]	@ (800db68 <SupervisorB1_step+0xc30>)
 800da78:	2200      	movs	r2, #0
 800da7a:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
            SupervisorB1_DW.is_Combo_toggle_backward = SupervisorB1_IN_Step3;
 800da7e:	4b3a      	ldr	r3, [pc, #232]	@ (800db68 <SupervisorB1_step+0xc30>)
 800da80:	2202      	movs	r2, #2
 800da82:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
            SupervisorB1_DW.is_Combo_toggle_backward =
              SupervisorB1_IN_NO_ACTIVE_CHILD;
            SupervisorB1_DW.is_Backward_mode_toggle =
              Supervi_IN_Combo_starting_point;
          }
          break;
 800da86:	e043      	b.n	800db10 <SupervisorB1_step+0xbd8>
          } else if (SupervisorB1_DW.temporalCounter_i1 >= 50) {
 800da88:	4b37      	ldr	r3, [pc, #220]	@ (800db68 <SupervisorB1_step+0xc30>)
 800da8a:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800da8e:	2b31      	cmp	r3, #49	@ 0x31
 800da90:	d93e      	bls.n	800db10 <SupervisorB1_step+0xbd8>
            SupervisorB1_DW.is_Combo_toggle_backward =
 800da92:	4b35      	ldr	r3, [pc, #212]	@ (800db68 <SupervisorB1_step+0xc30>)
 800da94:	2200      	movs	r2, #0
 800da96:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
            SupervisorB1_DW.is_Backward_mode_toggle =
 800da9a:	4b33      	ldr	r3, [pc, #204]	@ (800db68 <SupervisorB1_step+0xc30>)
 800da9c:	2201      	movs	r2, #1
 800da9e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
          break;
 800daa2:	e035      	b.n	800db10 <SupervisorB1_step+0xbd8>

         case SupervisorB1_IN_Step3:
          if (resultZC1) {
 800daa4:	4b32      	ldr	r3, [pc, #200]	@ (800db70 <SupervisorB1_step+0xc38>)
 800daa6:	781b      	ldrb	r3, [r3, #0]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d008      	beq.n	800dabe <SupervisorB1_step+0xb86>
            SupervisorB1_DW.temporalCounter_i1 = 0U;
 800daac:	4b2e      	ldr	r3, [pc, #184]	@ (800db68 <SupervisorB1_step+0xc30>)
 800daae:	2200      	movs	r2, #0
 800dab0:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5
            SupervisorB1_DW.is_Combo_toggle_backward = SupervisorB1_IN_Step4;
 800dab4:	4b2c      	ldr	r3, [pc, #176]	@ (800db68 <SupervisorB1_step+0xc30>)
 800dab6:	2203      	movs	r2, #3
 800dab8:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
            SupervisorB1_DW.is_Combo_toggle_backward =
              SupervisorB1_IN_NO_ACTIVE_CHILD;
            SupervisorB1_DW.is_Backward_mode_toggle =
              Supervi_IN_Combo_starting_point;
          }
          break;
 800dabc:	e02a      	b.n	800db14 <SupervisorB1_step+0xbdc>
          } else if (SupervisorB1_DW.temporalCounter_i1 >= 50) {
 800dabe:	4b2a      	ldr	r3, [pc, #168]	@ (800db68 <SupervisorB1_step+0xc30>)
 800dac0:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800dac4:	2b31      	cmp	r3, #49	@ 0x31
 800dac6:	d925      	bls.n	800db14 <SupervisorB1_step+0xbdc>
            SupervisorB1_DW.is_Combo_toggle_backward =
 800dac8:	4b27      	ldr	r3, [pc, #156]	@ (800db68 <SupervisorB1_step+0xc30>)
 800daca:	2200      	movs	r2, #0
 800dacc:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
            SupervisorB1_DW.is_Backward_mode_toggle =
 800dad0:	4b25      	ldr	r3, [pc, #148]	@ (800db68 <SupervisorB1_step+0xc30>)
 800dad2:	2201      	movs	r2, #1
 800dad4:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
          break;
 800dad8:	e01c      	b.n	800db14 <SupervisorB1_step+0xbdc>

         default:
          /* case IN_Step4: */
          if (resultZC3) {
 800dada:	4b26      	ldr	r3, [pc, #152]	@ (800db74 <SupervisorB1_step+0xc3c>)
 800dadc:	781b      	ldrb	r3, [r3, #0]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d00e      	beq.n	800db00 <SupervisorB1_step+0xbc8>
            SupervisorB1_DW.backward_enabled = !SupervisorB1_DW.backward_enabled;
 800dae2:	4b21      	ldr	r3, [pc, #132]	@ (800db68 <SupervisorB1_step+0xc30>)
 800dae4:	f893 30d3 	ldrb.w	r3, [r3, #211]	@ 0xd3
 800dae8:	2b00      	cmp	r3, #0
 800daea:	bf0c      	ite	eq
 800daec:	2301      	moveq	r3, #1
 800daee:	2300      	movne	r3, #0
 800daf0:	b2db      	uxtb	r3, r3
 800daf2:	461a      	mov	r2, r3
 800daf4:	4b1c      	ldr	r3, [pc, #112]	@ (800db68 <SupervisorB1_step+0xc30>)
 800daf6:	f883 20d3 	strb.w	r2, [r3, #211]	@ 0xd3
            guard1 = true;
 800dafa:	2301      	movs	r3, #1
 800dafc:	72fb      	strb	r3, [r7, #11]
          } else if (SupervisorB1_DW.temporalCounter_i1 >= 50) {
            guard1 = true;
          }
          break;
 800dafe:	e00b      	b.n	800db18 <SupervisorB1_step+0xbe0>
          } else if (SupervisorB1_DW.temporalCounter_i1 >= 50) {
 800db00:	4b19      	ldr	r3, [pc, #100]	@ (800db68 <SupervisorB1_step+0xc30>)
 800db02:	f893 30c5 	ldrb.w	r3, [r3, #197]	@ 0xc5
 800db06:	2b31      	cmp	r3, #49	@ 0x31
 800db08:	d906      	bls.n	800db18 <SupervisorB1_step+0xbe0>
            guard1 = true;
 800db0a:	2301      	movs	r3, #1
 800db0c:	72fb      	strb	r3, [r7, #11]
          break;
 800db0e:	e003      	b.n	800db18 <SupervisorB1_step+0xbe0>
          break;
 800db10:	bf00      	nop
 800db12:	e002      	b.n	800db1a <SupervisorB1_step+0xbe2>
          break;
 800db14:	bf00      	nop
 800db16:	e000      	b.n	800db1a <SupervisorB1_step+0xbe2>
          break;
 800db18:	bf00      	nop
        }

        if (guard1) {
 800db1a:	7afb      	ldrb	r3, [r7, #11]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d007      	beq.n	800db30 <SupervisorB1_step+0xbf8>
          SupervisorB1_DW.is_Combo_toggle_backward =
 800db20:	4b11      	ldr	r3, [pc, #68]	@ (800db68 <SupervisorB1_step+0xc30>)
 800db22:	2200      	movs	r2, #0
 800db24:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1
            SupervisorB1_IN_NO_ACTIVE_CHILD;
          SupervisorB1_DW.is_Backward_mode_toggle =
 800db28:	4b0f      	ldr	r3, [pc, #60]	@ (800db68 <SupervisorB1_step+0xc30>)
 800db2a:	2201      	movs	r2, #1
 800db2c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
            Supervi_IN_Combo_starting_point;
        }
      }

      SupervisorB1_Motion_Supervision(&rover_safety_state);
 800db30:	1dbb      	adds	r3, r7, #6
 800db32:	4618      	mov	r0, r3
 800db34:	f7fe fe8c 	bl	800c850 <SupervisorB1_Motion_Supervision>
    }

    if (SupervisorB1_DW.roverIsStopped) {
 800db38:	4b0b      	ldr	r3, [pc, #44]	@ (800db68 <SupervisorB1_step+0xc30>)
 800db3a:	f893 30cf 	ldrb.w	r3, [r3, #207]	@ 0xcf
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d007      	beq.n	800db52 <SupervisorB1_step+0xc1a>
      SupervisorB1_DW.durationCounter_1_m0++;
 800db42:	4b09      	ldr	r3, [pc, #36]	@ (800db68 <SupervisorB1_step+0xc30>)
 800db44:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800db48:	3301      	adds	r3, #1
 800db4a:	4a07      	ldr	r2, [pc, #28]	@ (800db68 <SupervisorB1_step+0xc30>)
 800db4c:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
    /* End of Chart: '<S1>/Rover motion state' */
  }

  /* End of Logic: '<Root>/Logical Operator' */
  /* End of Outputs for SubSystem: '<Root>/Actuation decisions and motion state' */
}
 800db50:	e003      	b.n	800db5a <SupervisorB1_step+0xc22>
      SupervisorB1_DW.durationCounter_1_m0 = 0U;
 800db52:	4b05      	ldr	r3, [pc, #20]	@ (800db68 <SupervisorB1_step+0xc30>)
 800db54:	2200      	movs	r2, #0
 800db56:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800db5a:	bf00      	nop
 800db5c:	3718      	adds	r7, #24
 800db5e:	46bd      	mov	sp, r7
 800db60:	bd80      	pop	{r7, pc}
 800db62:	bf00      	nop
 800db64:	20004d54 	.word	0x20004d54
 800db68:	20004c78 	.word	0x20004c78
 800db6c:	20004dd4 	.word	0x20004dd4
 800db70:	20004dd5 	.word	0x20004dd5
 800db74:	20004dd7 	.word	0x20004dd7

0800db78 <SupervisorB1_initialize>:

/* Model initialize function */
void SupervisorB1_initialize(void)
{
 800db78:	b480      	push	{r7}
 800db7a:	af00      	add	r7, sp, #0
  SupervisorB1_PrevZCX.SFunction_edgeDetectionSignal_Z = UNINITIALIZED_ZCSIG;
 800db7c:	4b10      	ldr	r3, [pc, #64]	@ (800dbc0 <SupervisorB1_initialize+0x48>)
 800db7e:	2203      	movs	r2, #3
 800db80:	701a      	strb	r2, [r3, #0]
  SupervisorB1_PrevZCX.SFunction_edgeDetectionSignal_j = UNINITIALIZED_ZCSIG;
 800db82:	4b0f      	ldr	r3, [pc, #60]	@ (800dbc0 <SupervisorB1_initialize+0x48>)
 800db84:	2203      	movs	r2, #3
 800db86:	705a      	strb	r2, [r3, #1]
  SupervisorB1_PrevZCX.SFunction_edgeDetectionSigna_jl = UNINITIALIZED_ZCSIG;
 800db88:	4b0d      	ldr	r3, [pc, #52]	@ (800dbc0 <SupervisorB1_initialize+0x48>)
 800db8a:	2203      	movs	r2, #3
 800db8c:	709a      	strb	r2, [r3, #2]
  SupervisorB1_PrevZCX.SFunction_edgeDetectionSign_jls = UNINITIALIZED_ZCSIG;
 800db8e:	4b0c      	ldr	r3, [pc, #48]	@ (800dbc0 <SupervisorB1_initialize+0x48>)
 800db90:	2203      	movs	r2, #3
 800db92:	70da      	strb	r2, [r3, #3]

  /* SystemInitialize for Enabled SubSystem: '<Root>/Actuation decisions and motion state' */
  /* SystemInitialize for Chart: '<S1>/Rover motion state' */
  SupervisorB1_DW.previousZC = 3U;
 800db94:	4b0b      	ldr	r3, [pc, #44]	@ (800dbc4 <SupervisorB1_initialize+0x4c>)
 800db96:	2203      	movs	r2, #3
 800db98:	f883 20c6 	strb.w	r2, [r3, #198]	@ 0xc6
  SupervisorB1_DW.previousZC_n = 3U;
 800db9c:	4b09      	ldr	r3, [pc, #36]	@ (800dbc4 <SupervisorB1_initialize+0x4c>)
 800db9e:	2203      	movs	r2, #3
 800dba0:	f883 20c7 	strb.w	r2, [r3, #199]	@ 0xc7
  SupervisorB1_DW.previousZC_j = 3U;
 800dba4:	4b07      	ldr	r3, [pc, #28]	@ (800dbc4 <SupervisorB1_initialize+0x4c>)
 800dba6:	2203      	movs	r2, #3
 800dba8:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
  SupervisorB1_DW.previousZC_k = 3U;
 800dbac:	4b05      	ldr	r3, [pc, #20]	@ (800dbc4 <SupervisorB1_initialize+0x4c>)
 800dbae:	2203      	movs	r2, #3
 800dbb0:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9

  /* End of SystemInitialize for SubSystem: '<Root>/Actuation decisions and motion state' */
}
 800dbb4:	bf00      	nop
 800dbb6:	46bd      	mov	sp, r7
 800dbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbbc:	4770      	bx	lr
 800dbbe:	bf00      	nop
 800dbc0:	20004d50 	.word	0x20004d50
 800dbc4:	20004c78 	.word	0x20004c78

0800dbc8 <rtIsInfF>:
  return (boolean_T)isinf(value);
}

/* Test if single-precision value is infinite */
boolean_T rtIsInfF(real32_T value)
{
 800dbc8:	b480      	push	{r7}
 800dbca:	b083      	sub	sp, #12
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)isinf(value);
 800dbd2:	edd7 7a01 	vldr	s15, [r7, #4]
 800dbd6:	eef0 7ae7 	vabs.f32	s15, s15
 800dbda:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800dc08 <rtIsInfF+0x40>
 800dbde:	eef4 7a47 	vcmp.f32	s15, s14
 800dbe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbe6:	dc01      	bgt.n	800dbec <rtIsInfF+0x24>
 800dbe8:	2300      	movs	r3, #0
 800dbea:	e007      	b.n	800dbfc <rtIsInfF+0x34>
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d001      	beq.n	800dbfa <rtIsInfF+0x32>
 800dbf6:	23ff      	movs	r3, #255	@ 0xff
 800dbf8:	e000      	b.n	800dbfc <rtIsInfF+0x34>
 800dbfa:	2301      	movs	r3, #1
}
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	370c      	adds	r7, #12
 800dc00:	46bd      	mov	sp, r7
 800dc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc06:	4770      	bx	lr
 800dc08:	7f7fffff 	.word	0x7f7fffff

0800dc0c <rtIsNaNF>:
  return (boolean_T)(isnan(value) != 0);
}

/* Test if single-precision value is not a number */
boolean_T rtIsNaNF(real32_T value)
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	b083      	sub	sp, #12
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	ed87 0a01 	vstr	s0, [r7, #4]
  return (boolean_T)(isnan(value) != 0);
 800dc16:	ed97 7a01 	vldr	s14, [r7, #4]
 800dc1a:	edd7 7a01 	vldr	s15, [r7, #4]
 800dc1e:	eeb4 7a67 	vcmp.f32	s14, s15
 800dc22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dc26:	d701      	bvc.n	800dc2c <rtIsNaNF+0x20>
 800dc28:	2301      	movs	r3, #1
 800dc2a:	e000      	b.n	800dc2e <rtIsNaNF+0x22>
 800dc2c:	2300      	movs	r3, #0
}
 800dc2e:	4618      	mov	r0, r3
 800dc30:	370c      	adds	r7, #12
 800dc32:	46bd      	mov	sp, r7
 800dc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc38:	4770      	bx	lr
	...

0800dc3c <rt_ZCFcn>:
#include "rt_zcfcn.h"
#include "solver_zc.h"

/* Detect zero crossings events. */
ZCEventType rt_ZCFcn(ZCDirection zcDir, ZCSigState *prevZc, real_T currValue)
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b086      	sub	sp, #24
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	4603      	mov	r3, r0
 800dc44:	60b9      	str	r1, [r7, #8]
 800dc46:	ed87 0b00 	vstr	d0, [r7]
 800dc4a:	73fb      	strb	r3, [r7, #15]
  slZcEventType zcsDir;
  slZcEventType tempEv;
  ZCEventType zcEvent = NO_ZCEVENT;    /* assume */
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	75bb      	strb	r3, [r7, #22]

    { SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_NUL }/* UNK */
  };

  /* get prevZcEvent and prevZcSign from prevZc */
  const slZcEventType prevEv = (slZcEventType)(((uint8_T)(*prevZc)) >> 2);
 800dc50:	68bb      	ldr	r3, [r7, #8]
 800dc52:	781b      	ldrb	r3, [r3, #0]
 800dc54:	089b      	lsrs	r3, r3, #2
 800dc56:	753b      	strb	r3, [r7, #20]
  const slZcSignalSignType prevSign = (slZcSignalSignType)(((uint8_T)(*prevZc))
    & (uint8_T)0x03);
 800dc58:	68bb      	ldr	r3, [r7, #8]
 800dc5a:	781b      	ldrb	r3, [r3, #0]
  const slZcSignalSignType prevSign = (slZcSignalSignType)(((uint8_T)(*prevZc))
 800dc5c:	f003 0303 	and.w	r3, r3, #3
 800dc60:	74fb      	strb	r3, [r7, #19]

  /* get current zcSignal sign from current zcSignal value */
  const slZcSignalSignType currSign = (slZcSignalSignType)((currValue) > 0.0 ?
 800dc62:	f04f 0200 	mov.w	r2, #0
 800dc66:	f04f 0300 	mov.w	r3, #0
 800dc6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dc6e:	f7f2 ff7b 	bl	8000b68 <__aeabi_dcmpgt>
 800dc72:	4603      	mov	r3, r0
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d001      	beq.n	800dc7c <rt_ZCFcn+0x40>
 800dc78:	2301      	movs	r3, #1
 800dc7a:	e00d      	b.n	800dc98 <rt_ZCFcn+0x5c>
 800dc7c:	f04f 0200 	mov.w	r2, #0
 800dc80:	f04f 0300 	mov.w	r3, #0
 800dc84:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dc88:	f7f2 ff50 	bl	8000b2c <__aeabi_dcmplt>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d001      	beq.n	800dc96 <rt_ZCFcn+0x5a>
 800dc92:	2302      	movs	r3, #2
 800dc94:	e000      	b.n	800dc98 <rt_ZCFcn+0x5c>
 800dc96:	2300      	movs	r3, #0
 800dc98:	74bb      	strb	r3, [r7, #18]
    SL_ZCS_SIGN_POS :
    ((currValue) < 0.0 ? SL_ZCS_SIGN_NEG : SL_ZCS_SIGN_ZERO));

  /* get current zcEvent based on prev and current zcSignal value */
  slZcEventType currEv = eventMatrix[prevSign][currSign];
 800dc9a:	7cfa      	ldrb	r2, [r7, #19]
 800dc9c:	7cbb      	ldrb	r3, [r7, #18]
 800dc9e:	492f      	ldr	r1, [pc, #188]	@ (800dd5c <rt_ZCFcn+0x120>)
 800dca0:	0092      	lsls	r2, r2, #2
 800dca2:	440a      	add	r2, r1
 800dca4:	4413      	add	r3, r2
 800dca6:	781b      	ldrb	r3, [r3, #0]
 800dca8:	757b      	strb	r3, [r7, #21]

  /* get slZcEventType from ZCDirection */
  switch (zcDir) {
 800dcaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dcae:	2b01      	cmp	r3, #1
 800dcb0:	d00c      	beq.n	800dccc <rt_ZCFcn+0x90>
 800dcb2:	2b01      	cmp	r3, #1
 800dcb4:	dc0d      	bgt.n	800dcd2 <rt_ZCFcn+0x96>
 800dcb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcba:	d004      	beq.n	800dcc6 <rt_ZCFcn+0x8a>
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	d108      	bne.n	800dcd2 <rt_ZCFcn+0x96>
   case ANY_ZERO_CROSSING:
    zcsDir = SL_ZCS_EVENT_ALL;
 800dcc0:	233f      	movs	r3, #63	@ 0x3f
 800dcc2:	75fb      	strb	r3, [r7, #23]
    break;
 800dcc4:	e008      	b.n	800dcd8 <rt_ZCFcn+0x9c>

   case FALLING_ZERO_CROSSING:
    zcsDir = SL_ZCS_EVENT_ALL_DN;
 800dcc6:	2338      	movs	r3, #56	@ 0x38
 800dcc8:	75fb      	strb	r3, [r7, #23]
    break;
 800dcca:	e005      	b.n	800dcd8 <rt_ZCFcn+0x9c>

   case RISING_ZERO_CROSSING:
    zcsDir = SL_ZCS_EVENT_ALL_UP;
 800dccc:	2307      	movs	r3, #7
 800dcce:	75fb      	strb	r3, [r7, #23]
    break;
 800dcd0:	e002      	b.n	800dcd8 <rt_ZCFcn+0x9c>

   default:
    zcsDir = SL_ZCS_EVENT_NUL;
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	75fb      	strb	r3, [r7, #23]
    break;
 800dcd6:	bf00      	nop
  }

  /* had event, check if zc happened */
  if (slZcHadEvent(currEv, zcsDir)) {
 800dcd8:	7d7a      	ldrb	r2, [r7, #21]
 800dcda:	7dfb      	ldrb	r3, [r7, #23]
 800dcdc:	4013      	ands	r3, r2
 800dcde:	b2db      	uxtb	r3, r3
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d018      	beq.n	800dd16 <rt_ZCFcn+0xda>
    currEv = (slZcEventType)(slZcUnAliasEvents(prevEv, currEv));
 800dce4:	7d3b      	ldrb	r3, [r7, #20]
 800dce6:	f003 0302 	and.w	r3, r3, #2
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d004      	beq.n	800dcf8 <rt_ZCFcn+0xbc>
 800dcee:	7d7b      	ldrb	r3, [r7, #21]
 800dcf0:	f003 0304 	and.w	r3, r3, #4
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d10b      	bne.n	800dd10 <rt_ZCFcn+0xd4>
 800dcf8:	7d3b      	ldrb	r3, [r7, #20]
 800dcfa:	f003 0310 	and.w	r3, r3, #16
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d004      	beq.n	800dd0c <rt_ZCFcn+0xd0>
 800dd02:	7d7b      	ldrb	r3, [r7, #21]
 800dd04:	f003 0320 	and.w	r3, r3, #32
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d101      	bne.n	800dd10 <rt_ZCFcn+0xd4>
 800dd0c:	7d7b      	ldrb	r3, [r7, #21]
 800dd0e:	e000      	b.n	800dd12 <rt_ZCFcn+0xd6>
 800dd10:	2300      	movs	r3, #0
 800dd12:	757b      	strb	r3, [r7, #21]
 800dd14:	e001      	b.n	800dd1a <rt_ZCFcn+0xde>
  } else {
    currEv = SL_ZCS_EVENT_NUL;
 800dd16:	2300      	movs	r3, #0
 800dd18:	757b      	strb	r3, [r7, #21]
  }

  /* Update prevZc */
  tempEv = (slZcEventType)(currEv << 2);/* shift left by 2 bits */
 800dd1a:	7d7b      	ldrb	r3, [r7, #21]
 800dd1c:	009b      	lsls	r3, r3, #2
 800dd1e:	747b      	strb	r3, [r7, #17]
  *prevZc = (ZCSigState)((currSign) | (tempEv));
 800dd20:	7cba      	ldrb	r2, [r7, #18]
 800dd22:	7c7b      	ldrb	r3, [r7, #17]
 800dd24:	4313      	orrs	r3, r2
 800dd26:	b2da      	uxtb	r2, r3
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	701a      	strb	r2, [r3, #0]
  if ((currEv & SL_ZCS_EVENT_ALL_DN) != 0) {
 800dd2c:	7d7b      	ldrb	r3, [r7, #21]
 800dd2e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d002      	beq.n	800dd3c <rt_ZCFcn+0x100>
    zcEvent = FALLING_ZCEVENT;
 800dd36:	23ff      	movs	r3, #255	@ 0xff
 800dd38:	75bb      	strb	r3, [r7, #22]
 800dd3a:	e009      	b.n	800dd50 <rt_ZCFcn+0x114>
  } else if ((currEv & SL_ZCS_EVENT_ALL_UP) != 0) {
 800dd3c:	7d7b      	ldrb	r3, [r7, #21]
 800dd3e:	f003 0307 	and.w	r3, r3, #7
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d002      	beq.n	800dd4c <rt_ZCFcn+0x110>
    zcEvent = RISING_ZCEVENT;
 800dd46:	2301      	movs	r3, #1
 800dd48:	75bb      	strb	r3, [r7, #22]
 800dd4a:	e001      	b.n	800dd50 <rt_ZCFcn+0x114>
  } else {
    zcEvent = NO_ZCEVENT;
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	75bb      	strb	r3, [r7, #22]
  }

  return zcEvent;
 800dd50:	f997 3016 	ldrsb.w	r3, [r7, #22]
}                                      /* rt_ZCFcn */
 800dd54:	4618      	mov	r0, r3
 800dd56:	3718      	adds	r7, #24
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	bd80      	pop	{r7, pc}
 800dd5c:	08016864 	.word	0x08016864

0800dd60 <__NVIC_SetPriority>:
{
 800dd60:	b480      	push	{r7}
 800dd62:	b083      	sub	sp, #12
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	4603      	mov	r3, r0
 800dd68:	6039      	str	r1, [r7, #0]
 800dd6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800dd6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	db0a      	blt.n	800dd8a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dd74:	683b      	ldr	r3, [r7, #0]
 800dd76:	b2da      	uxtb	r2, r3
 800dd78:	490c      	ldr	r1, [pc, #48]	@ (800ddac <__NVIC_SetPriority+0x4c>)
 800dd7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd7e:	0112      	lsls	r2, r2, #4
 800dd80:	b2d2      	uxtb	r2, r2
 800dd82:	440b      	add	r3, r1
 800dd84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800dd88:	e00a      	b.n	800dda0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	b2da      	uxtb	r2, r3
 800dd8e:	4908      	ldr	r1, [pc, #32]	@ (800ddb0 <__NVIC_SetPriority+0x50>)
 800dd90:	79fb      	ldrb	r3, [r7, #7]
 800dd92:	f003 030f 	and.w	r3, r3, #15
 800dd96:	3b04      	subs	r3, #4
 800dd98:	0112      	lsls	r2, r2, #4
 800dd9a:	b2d2      	uxtb	r2, r2
 800dd9c:	440b      	add	r3, r1
 800dd9e:	761a      	strb	r2, [r3, #24]
}
 800dda0:	bf00      	nop
 800dda2:	370c      	adds	r7, #12
 800dda4:	46bd      	mov	sp, r7
 800dda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddaa:	4770      	bx	lr
 800ddac:	e000e100 	.word	0xe000e100
 800ddb0:	e000ed00 	.word	0xe000ed00

0800ddb4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ddb8:	4b05      	ldr	r3, [pc, #20]	@ (800ddd0 <SysTick_Handler+0x1c>)
 800ddba:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ddbc:	f002 f9b0 	bl	8010120 <xTaskGetSchedulerState>
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	2b01      	cmp	r3, #1
 800ddc4:	d001      	beq.n	800ddca <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ddc6:	f003 f987 	bl	80110d8 <xPortSysTickHandler>
  }
}
 800ddca:	bf00      	nop
 800ddcc:	bd80      	pop	{r7, pc}
 800ddce:	bf00      	nop
 800ddd0:	e000e010 	.word	0xe000e010

0800ddd4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ddd8:	2100      	movs	r1, #0
 800ddda:	f06f 0004 	mvn.w	r0, #4
 800ddde:	f7ff ffbf 	bl	800dd60 <__NVIC_SetPriority>
#endif
}
 800dde2:	bf00      	nop
 800dde4:	bd80      	pop	{r7, pc}
	...

0800dde8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800dde8:	b480      	push	{r7}
 800ddea:	b083      	sub	sp, #12
 800ddec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ddee:	f3ef 8305 	mrs	r3, IPSR
 800ddf2:	603b      	str	r3, [r7, #0]
  return(result);
 800ddf4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d003      	beq.n	800de02 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ddfa:	f06f 0305 	mvn.w	r3, #5
 800ddfe:	607b      	str	r3, [r7, #4]
 800de00:	e00c      	b.n	800de1c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800de02:	4b0a      	ldr	r3, [pc, #40]	@ (800de2c <osKernelInitialize+0x44>)
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d105      	bne.n	800de16 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800de0a:	4b08      	ldr	r3, [pc, #32]	@ (800de2c <osKernelInitialize+0x44>)
 800de0c:	2201      	movs	r2, #1
 800de0e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800de10:	2300      	movs	r3, #0
 800de12:	607b      	str	r3, [r7, #4]
 800de14:	e002      	b.n	800de1c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800de16:	f04f 33ff 	mov.w	r3, #4294967295
 800de1a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800de1c:	687b      	ldr	r3, [r7, #4]
}
 800de1e:	4618      	mov	r0, r3
 800de20:	370c      	adds	r7, #12
 800de22:	46bd      	mov	sp, r7
 800de24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de28:	4770      	bx	lr
 800de2a:	bf00      	nop
 800de2c:	20004dd8 	.word	0x20004dd8

0800de30 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800de30:	b580      	push	{r7, lr}
 800de32:	b082      	sub	sp, #8
 800de34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800de36:	f3ef 8305 	mrs	r3, IPSR
 800de3a:	603b      	str	r3, [r7, #0]
  return(result);
 800de3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d003      	beq.n	800de4a <osKernelStart+0x1a>
    stat = osErrorISR;
 800de42:	f06f 0305 	mvn.w	r3, #5
 800de46:	607b      	str	r3, [r7, #4]
 800de48:	e010      	b.n	800de6c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800de4a:	4b0b      	ldr	r3, [pc, #44]	@ (800de78 <osKernelStart+0x48>)
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	2b01      	cmp	r3, #1
 800de50:	d109      	bne.n	800de66 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800de52:	f7ff ffbf 	bl	800ddd4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800de56:	4b08      	ldr	r3, [pc, #32]	@ (800de78 <osKernelStart+0x48>)
 800de58:	2202      	movs	r2, #2
 800de5a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800de5c:	f001 fc7e 	bl	800f75c <vTaskStartScheduler>
      stat = osOK;
 800de60:	2300      	movs	r3, #0
 800de62:	607b      	str	r3, [r7, #4]
 800de64:	e002      	b.n	800de6c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800de66:	f04f 33ff 	mov.w	r3, #4294967295
 800de6a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800de6c:	687b      	ldr	r3, [r7, #4]
}
 800de6e:	4618      	mov	r0, r3
 800de70:	3708      	adds	r7, #8
 800de72:	46bd      	mov	sp, r7
 800de74:	bd80      	pop	{r7, pc}
 800de76:	bf00      	nop
 800de78:	20004dd8 	.word	0x20004dd8

0800de7c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800de7c:	b580      	push	{r7, lr}
 800de7e:	b082      	sub	sp, #8
 800de80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800de82:	f3ef 8305 	mrs	r3, IPSR
 800de86:	603b      	str	r3, [r7, #0]
  return(result);
 800de88:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d003      	beq.n	800de96 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800de8e:	f001 fd91 	bl	800f9b4 <xTaskGetTickCountFromISR>
 800de92:	6078      	str	r0, [r7, #4]
 800de94:	e002      	b.n	800de9c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800de96:	f001 fd7d 	bl	800f994 <xTaskGetTickCount>
 800de9a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800de9c:	687b      	ldr	r3, [r7, #4]
}
 800de9e:	4618      	mov	r0, r3
 800dea0:	3708      	adds	r7, #8
 800dea2:	46bd      	mov	sp, r7
 800dea4:	bd80      	pop	{r7, pc}

0800dea6 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800dea6:	b580      	push	{r7, lr}
 800dea8:	b08e      	sub	sp, #56	@ 0x38
 800deaa:	af04      	add	r7, sp, #16
 800deac:	60f8      	str	r0, [r7, #12]
 800deae:	60b9      	str	r1, [r7, #8]
 800deb0:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800deb2:	2300      	movs	r3, #0
 800deb4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800deb6:	f3ef 8305 	mrs	r3, IPSR
 800deba:	617b      	str	r3, [r7, #20]
  return(result);
 800debc:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d17e      	bne.n	800dfc0 <osThreadNew+0x11a>
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d07b      	beq.n	800dfc0 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800dec8:	2380      	movs	r3, #128	@ 0x80
 800deca:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800decc:	2318      	movs	r3, #24
 800dece:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ded0:	2300      	movs	r3, #0
 800ded2:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ded4:	f04f 33ff 	mov.w	r3, #4294967295
 800ded8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800deda:	687b      	ldr	r3, [r7, #4]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d045      	beq.n	800df6c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d002      	beq.n	800deee <osThreadNew+0x48>
        name = attr->name;
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	699b      	ldr	r3, [r3, #24]
 800def2:	2b00      	cmp	r3, #0
 800def4:	d002      	beq.n	800defc <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	699b      	ldr	r3, [r3, #24]
 800defa:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800defc:	69fb      	ldr	r3, [r7, #28]
 800defe:	2b00      	cmp	r3, #0
 800df00:	d008      	beq.n	800df14 <osThreadNew+0x6e>
 800df02:	69fb      	ldr	r3, [r7, #28]
 800df04:	2b38      	cmp	r3, #56	@ 0x38
 800df06:	d805      	bhi.n	800df14 <osThreadNew+0x6e>
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	685b      	ldr	r3, [r3, #4]
 800df0c:	f003 0301 	and.w	r3, r3, #1
 800df10:	2b00      	cmp	r3, #0
 800df12:	d001      	beq.n	800df18 <osThreadNew+0x72>
        return (NULL);
 800df14:	2300      	movs	r3, #0
 800df16:	e054      	b.n	800dfc2 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	695b      	ldr	r3, [r3, #20]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d003      	beq.n	800df28 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	695b      	ldr	r3, [r3, #20]
 800df24:	089b      	lsrs	r3, r3, #2
 800df26:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	689b      	ldr	r3, [r3, #8]
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d00e      	beq.n	800df4e <osThreadNew+0xa8>
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	68db      	ldr	r3, [r3, #12]
 800df34:	2ba7      	cmp	r3, #167	@ 0xa7
 800df36:	d90a      	bls.n	800df4e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d006      	beq.n	800df4e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	695b      	ldr	r3, [r3, #20]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d002      	beq.n	800df4e <osThreadNew+0xa8>
        mem = 1;
 800df48:	2301      	movs	r3, #1
 800df4a:	61bb      	str	r3, [r7, #24]
 800df4c:	e010      	b.n	800df70 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	689b      	ldr	r3, [r3, #8]
 800df52:	2b00      	cmp	r3, #0
 800df54:	d10c      	bne.n	800df70 <osThreadNew+0xca>
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	68db      	ldr	r3, [r3, #12]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d108      	bne.n	800df70 <osThreadNew+0xca>
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	691b      	ldr	r3, [r3, #16]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d104      	bne.n	800df70 <osThreadNew+0xca>
          mem = 0;
 800df66:	2300      	movs	r3, #0
 800df68:	61bb      	str	r3, [r7, #24]
 800df6a:	e001      	b.n	800df70 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800df6c:	2300      	movs	r3, #0
 800df6e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800df70:	69bb      	ldr	r3, [r7, #24]
 800df72:	2b01      	cmp	r3, #1
 800df74:	d110      	bne.n	800df98 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800df7a:	687a      	ldr	r2, [r7, #4]
 800df7c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800df7e:	9202      	str	r2, [sp, #8]
 800df80:	9301      	str	r3, [sp, #4]
 800df82:	69fb      	ldr	r3, [r7, #28]
 800df84:	9300      	str	r3, [sp, #0]
 800df86:	68bb      	ldr	r3, [r7, #8]
 800df88:	6a3a      	ldr	r2, [r7, #32]
 800df8a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800df8c:	68f8      	ldr	r0, [r7, #12]
 800df8e:	f001 f971 	bl	800f274 <xTaskCreateStatic>
 800df92:	4603      	mov	r3, r0
 800df94:	613b      	str	r3, [r7, #16]
 800df96:	e013      	b.n	800dfc0 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800df98:	69bb      	ldr	r3, [r7, #24]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d110      	bne.n	800dfc0 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800df9e:	6a3b      	ldr	r3, [r7, #32]
 800dfa0:	b29a      	uxth	r2, r3
 800dfa2:	f107 0310 	add.w	r3, r7, #16
 800dfa6:	9301      	str	r3, [sp, #4]
 800dfa8:	69fb      	ldr	r3, [r7, #28]
 800dfaa:	9300      	str	r3, [sp, #0]
 800dfac:	68bb      	ldr	r3, [r7, #8]
 800dfae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dfb0:	68f8      	ldr	r0, [r7, #12]
 800dfb2:	f001 f9bf 	bl	800f334 <xTaskCreate>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	2b01      	cmp	r3, #1
 800dfba:	d001      	beq.n	800dfc0 <osThreadNew+0x11a>
            hTask = NULL;
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800dfc0:	693b      	ldr	r3, [r7, #16]
}
 800dfc2:	4618      	mov	r0, r3
 800dfc4:	3728      	adds	r7, #40	@ 0x28
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	bd80      	pop	{r7, pc}

0800dfca <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800dfca:	b580      	push	{r7, lr}
 800dfcc:	b084      	sub	sp, #16
 800dfce:	af00      	add	r7, sp, #0
 800dfd0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dfd2:	f3ef 8305 	mrs	r3, IPSR
 800dfd6:	60bb      	str	r3, [r7, #8]
  return(result);
 800dfd8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d003      	beq.n	800dfe6 <osDelay+0x1c>
    stat = osErrorISR;
 800dfde:	f06f 0305 	mvn.w	r3, #5
 800dfe2:	60fb      	str	r3, [r7, #12]
 800dfe4:	e007      	b.n	800dff6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800dfe6:	2300      	movs	r3, #0
 800dfe8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d002      	beq.n	800dff6 <osDelay+0x2c>
      vTaskDelay(ticks);
 800dff0:	6878      	ldr	r0, [r7, #4]
 800dff2:	f001 fb7d 	bl	800f6f0 <vTaskDelay>
    }
  }

  return (stat);
 800dff6:	68fb      	ldr	r3, [r7, #12]
}
 800dff8:	4618      	mov	r0, r3
 800dffa:	3710      	adds	r7, #16
 800dffc:	46bd      	mov	sp, r7
 800dffe:	bd80      	pop	{r7, pc}

0800e000 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800e000:	b580      	push	{r7, lr}
 800e002:	b086      	sub	sp, #24
 800e004:	af00      	add	r7, sp, #0
 800e006:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e008:	f3ef 8305 	mrs	r3, IPSR
 800e00c:	60fb      	str	r3, [r7, #12]
  return(result);
 800e00e:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800e010:	2b00      	cmp	r3, #0
 800e012:	d003      	beq.n	800e01c <osDelayUntil+0x1c>
    stat = osErrorISR;
 800e014:	f06f 0305 	mvn.w	r3, #5
 800e018:	617b      	str	r3, [r7, #20]
 800e01a:	e019      	b.n	800e050 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800e01c:	2300      	movs	r3, #0
 800e01e:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800e020:	f001 fcb8 	bl	800f994 <xTaskGetTickCount>
 800e024:	4603      	mov	r3, r0
 800e026:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800e028:	68bb      	ldr	r3, [r7, #8]
 800e02a:	687a      	ldr	r2, [r7, #4]
 800e02c:	1ad3      	subs	r3, r2, r3
 800e02e:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800e030:	693b      	ldr	r3, [r7, #16]
 800e032:	2b00      	cmp	r3, #0
 800e034:	d009      	beq.n	800e04a <osDelayUntil+0x4a>
 800e036:	693b      	ldr	r3, [r7, #16]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	db06      	blt.n	800e04a <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800e03c:	f107 0308 	add.w	r3, r7, #8
 800e040:	6939      	ldr	r1, [r7, #16]
 800e042:	4618      	mov	r0, r3
 800e044:	f001 fad4 	bl	800f5f0 <vTaskDelayUntil>
 800e048:	e002      	b.n	800e050 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800e04a:	f06f 0303 	mvn.w	r3, #3
 800e04e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800e050:	697b      	ldr	r3, [r7, #20]
}
 800e052:	4618      	mov	r0, r3
 800e054:	3718      	adds	r7, #24
 800e056:	46bd      	mov	sp, r7
 800e058:	bd80      	pop	{r7, pc}

0800e05a <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800e05a:	b580      	push	{r7, lr}
 800e05c:	b088      	sub	sp, #32
 800e05e:	af00      	add	r7, sp, #0
 800e060:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800e062:	2300      	movs	r3, #0
 800e064:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e066:	f3ef 8305 	mrs	r3, IPSR
 800e06a:	60bb      	str	r3, [r7, #8]
  return(result);
 800e06c:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d174      	bne.n	800e15c <osMutexNew+0x102>
    if (attr != NULL) {
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d003      	beq.n	800e080 <osMutexNew+0x26>
      type = attr->attr_bits;
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	685b      	ldr	r3, [r3, #4]
 800e07c:	61bb      	str	r3, [r7, #24]
 800e07e:	e001      	b.n	800e084 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800e080:	2300      	movs	r3, #0
 800e082:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800e084:	69bb      	ldr	r3, [r7, #24]
 800e086:	f003 0301 	and.w	r3, r3, #1
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d002      	beq.n	800e094 <osMutexNew+0x3a>
      rmtx = 1U;
 800e08e:	2301      	movs	r3, #1
 800e090:	617b      	str	r3, [r7, #20]
 800e092:	e001      	b.n	800e098 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800e094:	2300      	movs	r3, #0
 800e096:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800e098:	69bb      	ldr	r3, [r7, #24]
 800e09a:	f003 0308 	and.w	r3, r3, #8
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d15c      	bne.n	800e15c <osMutexNew+0x102>
      mem = -1;
 800e0a2:	f04f 33ff 	mov.w	r3, #4294967295
 800e0a6:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d015      	beq.n	800e0da <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	689b      	ldr	r3, [r3, #8]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d006      	beq.n	800e0c4 <osMutexNew+0x6a>
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	68db      	ldr	r3, [r3, #12]
 800e0ba:	2b4f      	cmp	r3, #79	@ 0x4f
 800e0bc:	d902      	bls.n	800e0c4 <osMutexNew+0x6a>
          mem = 1;
 800e0be:	2301      	movs	r3, #1
 800e0c0:	613b      	str	r3, [r7, #16]
 800e0c2:	e00c      	b.n	800e0de <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	689b      	ldr	r3, [r3, #8]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d108      	bne.n	800e0de <osMutexNew+0x84>
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	68db      	ldr	r3, [r3, #12]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d104      	bne.n	800e0de <osMutexNew+0x84>
            mem = 0;
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	613b      	str	r3, [r7, #16]
 800e0d8:	e001      	b.n	800e0de <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800e0da:	2300      	movs	r3, #0
 800e0dc:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800e0de:	693b      	ldr	r3, [r7, #16]
 800e0e0:	2b01      	cmp	r3, #1
 800e0e2:	d112      	bne.n	800e10a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800e0e4:	697b      	ldr	r3, [r7, #20]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d007      	beq.n	800e0fa <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	689b      	ldr	r3, [r3, #8]
 800e0ee:	4619      	mov	r1, r3
 800e0f0:	2004      	movs	r0, #4
 800e0f2:	f000 fb20 	bl	800e736 <xQueueCreateMutexStatic>
 800e0f6:	61f8      	str	r0, [r7, #28]
 800e0f8:	e016      	b.n	800e128 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	689b      	ldr	r3, [r3, #8]
 800e0fe:	4619      	mov	r1, r3
 800e100:	2001      	movs	r0, #1
 800e102:	f000 fb18 	bl	800e736 <xQueueCreateMutexStatic>
 800e106:	61f8      	str	r0, [r7, #28]
 800e108:	e00e      	b.n	800e128 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800e10a:	693b      	ldr	r3, [r7, #16]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d10b      	bne.n	800e128 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800e110:	697b      	ldr	r3, [r7, #20]
 800e112:	2b00      	cmp	r3, #0
 800e114:	d004      	beq.n	800e120 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800e116:	2004      	movs	r0, #4
 800e118:	f000 faf5 	bl	800e706 <xQueueCreateMutex>
 800e11c:	61f8      	str	r0, [r7, #28]
 800e11e:	e003      	b.n	800e128 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800e120:	2001      	movs	r0, #1
 800e122:	f000 faf0 	bl	800e706 <xQueueCreateMutex>
 800e126:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800e128:	69fb      	ldr	r3, [r7, #28]
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d00c      	beq.n	800e148 <osMutexNew+0xee>
        if (attr != NULL) {
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d003      	beq.n	800e13c <osMutexNew+0xe2>
          name = attr->name;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	60fb      	str	r3, [r7, #12]
 800e13a:	e001      	b.n	800e140 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800e13c:	2300      	movs	r3, #0
 800e13e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800e140:	68f9      	ldr	r1, [r7, #12]
 800e142:	69f8      	ldr	r0, [r7, #28]
 800e144:	f001 f838 	bl	800f1b8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800e148:	69fb      	ldr	r3, [r7, #28]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d006      	beq.n	800e15c <osMutexNew+0x102>
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d003      	beq.n	800e15c <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800e154:	69fb      	ldr	r3, [r7, #28]
 800e156:	f043 0301 	orr.w	r3, r3, #1
 800e15a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800e15c:	69fb      	ldr	r3, [r7, #28]
}
 800e15e:	4618      	mov	r0, r3
 800e160:	3720      	adds	r7, #32
 800e162:	46bd      	mov	sp, r7
 800e164:	bd80      	pop	{r7, pc}

0800e166 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800e166:	b580      	push	{r7, lr}
 800e168:	b086      	sub	sp, #24
 800e16a:	af00      	add	r7, sp, #0
 800e16c:	6078      	str	r0, [r7, #4]
 800e16e:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f023 0301 	bic.w	r3, r3, #1
 800e176:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	f003 0301 	and.w	r3, r3, #1
 800e17e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800e180:	2300      	movs	r3, #0
 800e182:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e184:	f3ef 8305 	mrs	r3, IPSR
 800e188:	60bb      	str	r3, [r7, #8]
  return(result);
 800e18a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d003      	beq.n	800e198 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800e190:	f06f 0305 	mvn.w	r3, #5
 800e194:	617b      	str	r3, [r7, #20]
 800e196:	e02c      	b.n	800e1f2 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800e198:	693b      	ldr	r3, [r7, #16]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d103      	bne.n	800e1a6 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800e19e:	f06f 0303 	mvn.w	r3, #3
 800e1a2:	617b      	str	r3, [r7, #20]
 800e1a4:	e025      	b.n	800e1f2 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	2b00      	cmp	r3, #0
 800e1aa:	d011      	beq.n	800e1d0 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800e1ac:	6839      	ldr	r1, [r7, #0]
 800e1ae:	6938      	ldr	r0, [r7, #16]
 800e1b0:	f000 fb11 	bl	800e7d6 <xQueueTakeMutexRecursive>
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	2b01      	cmp	r3, #1
 800e1b8:	d01b      	beq.n	800e1f2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d003      	beq.n	800e1c8 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800e1c0:	f06f 0301 	mvn.w	r3, #1
 800e1c4:	617b      	str	r3, [r7, #20]
 800e1c6:	e014      	b.n	800e1f2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800e1c8:	f06f 0302 	mvn.w	r3, #2
 800e1cc:	617b      	str	r3, [r7, #20]
 800e1ce:	e010      	b.n	800e1f2 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800e1d0:	6839      	ldr	r1, [r7, #0]
 800e1d2:	6938      	ldr	r0, [r7, #16]
 800e1d4:	f000 fdb8 	bl	800ed48 <xQueueSemaphoreTake>
 800e1d8:	4603      	mov	r3, r0
 800e1da:	2b01      	cmp	r3, #1
 800e1dc:	d009      	beq.n	800e1f2 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800e1de:	683b      	ldr	r3, [r7, #0]
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d003      	beq.n	800e1ec <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800e1e4:	f06f 0301 	mvn.w	r3, #1
 800e1e8:	617b      	str	r3, [r7, #20]
 800e1ea:	e002      	b.n	800e1f2 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800e1ec:	f06f 0302 	mvn.w	r3, #2
 800e1f0:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800e1f2:	697b      	ldr	r3, [r7, #20]
}
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	3718      	adds	r7, #24
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	bd80      	pop	{r7, pc}

0800e1fc <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b086      	sub	sp, #24
 800e200:	af00      	add	r7, sp, #0
 800e202:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f023 0301 	bic.w	r3, r3, #1
 800e20a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	f003 0301 	and.w	r3, r3, #1
 800e212:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800e214:	2300      	movs	r3, #0
 800e216:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e218:	f3ef 8305 	mrs	r3, IPSR
 800e21c:	60bb      	str	r3, [r7, #8]
  return(result);
 800e21e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800e220:	2b00      	cmp	r3, #0
 800e222:	d003      	beq.n	800e22c <osMutexRelease+0x30>
    stat = osErrorISR;
 800e224:	f06f 0305 	mvn.w	r3, #5
 800e228:	617b      	str	r3, [r7, #20]
 800e22a:	e01f      	b.n	800e26c <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800e22c:	693b      	ldr	r3, [r7, #16]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d103      	bne.n	800e23a <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800e232:	f06f 0303 	mvn.w	r3, #3
 800e236:	617b      	str	r3, [r7, #20]
 800e238:	e018      	b.n	800e26c <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d009      	beq.n	800e254 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800e240:	6938      	ldr	r0, [r7, #16]
 800e242:	f000 fa93 	bl	800e76c <xQueueGiveMutexRecursive>
 800e246:	4603      	mov	r3, r0
 800e248:	2b01      	cmp	r3, #1
 800e24a:	d00f      	beq.n	800e26c <osMutexRelease+0x70>
        stat = osErrorResource;
 800e24c:	f06f 0302 	mvn.w	r3, #2
 800e250:	617b      	str	r3, [r7, #20]
 800e252:	e00b      	b.n	800e26c <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800e254:	2300      	movs	r3, #0
 800e256:	2200      	movs	r2, #0
 800e258:	2100      	movs	r1, #0
 800e25a:	6938      	ldr	r0, [r7, #16]
 800e25c:	f000 faf2 	bl	800e844 <xQueueGenericSend>
 800e260:	4603      	mov	r3, r0
 800e262:	2b01      	cmp	r3, #1
 800e264:	d002      	beq.n	800e26c <osMutexRelease+0x70>
        stat = osErrorResource;
 800e266:	f06f 0302 	mvn.w	r3, #2
 800e26a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800e26c:	697b      	ldr	r3, [r7, #20]
}
 800e26e:	4618      	mov	r0, r3
 800e270:	3718      	adds	r7, #24
 800e272:	46bd      	mov	sp, r7
 800e274:	bd80      	pop	{r7, pc}
	...

0800e278 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800e278:	b480      	push	{r7}
 800e27a:	b085      	sub	sp, #20
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	60f8      	str	r0, [r7, #12]
 800e280:	60b9      	str	r1, [r7, #8]
 800e282:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	4a07      	ldr	r2, [pc, #28]	@ (800e2a4 <vApplicationGetIdleTaskMemory+0x2c>)
 800e288:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800e28a:	68bb      	ldr	r3, [r7, #8]
 800e28c:	4a06      	ldr	r2, [pc, #24]	@ (800e2a8 <vApplicationGetIdleTaskMemory+0x30>)
 800e28e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	2280      	movs	r2, #128	@ 0x80
 800e294:	601a      	str	r2, [r3, #0]
}
 800e296:	bf00      	nop
 800e298:	3714      	adds	r7, #20
 800e29a:	46bd      	mov	sp, r7
 800e29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a0:	4770      	bx	lr
 800e2a2:	bf00      	nop
 800e2a4:	20004ddc 	.word	0x20004ddc
 800e2a8:	20004e84 	.word	0x20004e84

0800e2ac <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800e2ac:	b480      	push	{r7}
 800e2ae:	b085      	sub	sp, #20
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	60f8      	str	r0, [r7, #12]
 800e2b4:	60b9      	str	r1, [r7, #8]
 800e2b6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	4a07      	ldr	r2, [pc, #28]	@ (800e2d8 <vApplicationGetTimerTaskMemory+0x2c>)
 800e2bc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800e2be:	68bb      	ldr	r3, [r7, #8]
 800e2c0:	4a06      	ldr	r2, [pc, #24]	@ (800e2dc <vApplicationGetTimerTaskMemory+0x30>)
 800e2c2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e2ca:	601a      	str	r2, [r3, #0]
}
 800e2cc:	bf00      	nop
 800e2ce:	3714      	adds	r7, #20
 800e2d0:	46bd      	mov	sp, r7
 800e2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d6:	4770      	bx	lr
 800e2d8:	20005084 	.word	0x20005084
 800e2dc:	2000512c 	.word	0x2000512c

0800e2e0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e2e0:	b480      	push	{r7}
 800e2e2:	b083      	sub	sp, #12
 800e2e4:	af00      	add	r7, sp, #0
 800e2e6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	f103 0208 	add.w	r2, r3, #8
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	f04f 32ff 	mov.w	r2, #4294967295
 800e2f8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	f103 0208 	add.w	r2, r3, #8
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e304:	687b      	ldr	r3, [r7, #4]
 800e306:	f103 0208 	add.w	r2, r3, #8
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	2200      	movs	r2, #0
 800e312:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e314:	bf00      	nop
 800e316:	370c      	adds	r7, #12
 800e318:	46bd      	mov	sp, r7
 800e31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e31e:	4770      	bx	lr

0800e320 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e320:	b480      	push	{r7}
 800e322:	b083      	sub	sp, #12
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	2200      	movs	r2, #0
 800e32c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e32e:	bf00      	nop
 800e330:	370c      	adds	r7, #12
 800e332:	46bd      	mov	sp, r7
 800e334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e338:	4770      	bx	lr

0800e33a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e33a:	b480      	push	{r7}
 800e33c:	b085      	sub	sp, #20
 800e33e:	af00      	add	r7, sp, #0
 800e340:	6078      	str	r0, [r7, #4]
 800e342:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	685b      	ldr	r3, [r3, #4]
 800e348:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e34a:	683b      	ldr	r3, [r7, #0]
 800e34c:	68fa      	ldr	r2, [r7, #12]
 800e34e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	689a      	ldr	r2, [r3, #8]
 800e354:	683b      	ldr	r3, [r7, #0]
 800e356:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	689b      	ldr	r3, [r3, #8]
 800e35c:	683a      	ldr	r2, [r7, #0]
 800e35e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	683a      	ldr	r2, [r7, #0]
 800e364:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e366:	683b      	ldr	r3, [r7, #0]
 800e368:	687a      	ldr	r2, [r7, #4]
 800e36a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	1c5a      	adds	r2, r3, #1
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	601a      	str	r2, [r3, #0]
}
 800e376:	bf00      	nop
 800e378:	3714      	adds	r7, #20
 800e37a:	46bd      	mov	sp, r7
 800e37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e380:	4770      	bx	lr

0800e382 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e382:	b480      	push	{r7}
 800e384:	b085      	sub	sp, #20
 800e386:	af00      	add	r7, sp, #0
 800e388:	6078      	str	r0, [r7, #4]
 800e38a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e392:	68bb      	ldr	r3, [r7, #8]
 800e394:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e398:	d103      	bne.n	800e3a2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	691b      	ldr	r3, [r3, #16]
 800e39e:	60fb      	str	r3, [r7, #12]
 800e3a0:	e00c      	b.n	800e3bc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	3308      	adds	r3, #8
 800e3a6:	60fb      	str	r3, [r7, #12]
 800e3a8:	e002      	b.n	800e3b0 <vListInsert+0x2e>
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	685b      	ldr	r3, [r3, #4]
 800e3ae:	60fb      	str	r3, [r7, #12]
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	685b      	ldr	r3, [r3, #4]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	68ba      	ldr	r2, [r7, #8]
 800e3b8:	429a      	cmp	r2, r3
 800e3ba:	d2f6      	bcs.n	800e3aa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	685a      	ldr	r2, [r3, #4]
 800e3c0:	683b      	ldr	r3, [r7, #0]
 800e3c2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	685b      	ldr	r3, [r3, #4]
 800e3c8:	683a      	ldr	r2, [r7, #0]
 800e3ca:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	68fa      	ldr	r2, [r7, #12]
 800e3d0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	683a      	ldr	r2, [r7, #0]
 800e3d6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e3d8:	683b      	ldr	r3, [r7, #0]
 800e3da:	687a      	ldr	r2, [r7, #4]
 800e3dc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	1c5a      	adds	r2, r3, #1
 800e3e4:	687b      	ldr	r3, [r7, #4]
 800e3e6:	601a      	str	r2, [r3, #0]
}
 800e3e8:	bf00      	nop
 800e3ea:	3714      	adds	r7, #20
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3f2:	4770      	bx	lr

0800e3f4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e3f4:	b480      	push	{r7}
 800e3f6:	b085      	sub	sp, #20
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	691b      	ldr	r3, [r3, #16]
 800e400:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	685b      	ldr	r3, [r3, #4]
 800e406:	687a      	ldr	r2, [r7, #4]
 800e408:	6892      	ldr	r2, [r2, #8]
 800e40a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	689b      	ldr	r3, [r3, #8]
 800e410:	687a      	ldr	r2, [r7, #4]
 800e412:	6852      	ldr	r2, [r2, #4]
 800e414:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	685b      	ldr	r3, [r3, #4]
 800e41a:	687a      	ldr	r2, [r7, #4]
 800e41c:	429a      	cmp	r2, r3
 800e41e:	d103      	bne.n	800e428 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	689a      	ldr	r2, [r3, #8]
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	2200      	movs	r2, #0
 800e42c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	1e5a      	subs	r2, r3, #1
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	681b      	ldr	r3, [r3, #0]
}
 800e43c:	4618      	mov	r0, r3
 800e43e:	3714      	adds	r7, #20
 800e440:	46bd      	mov	sp, r7
 800e442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e446:	4770      	bx	lr

0800e448 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b084      	sub	sp, #16
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
 800e450:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d10b      	bne.n	800e474 <xQueueGenericReset+0x2c>
	__asm volatile
 800e45c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e460:	f383 8811 	msr	BASEPRI, r3
 800e464:	f3bf 8f6f 	isb	sy
 800e468:	f3bf 8f4f 	dsb	sy
 800e46c:	60bb      	str	r3, [r7, #8]
}
 800e46e:	bf00      	nop
 800e470:	bf00      	nop
 800e472:	e7fd      	b.n	800e470 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e474:	f002 fda0 	bl	8010fb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	681a      	ldr	r2, [r3, #0]
 800e47c:	68fb      	ldr	r3, [r7, #12]
 800e47e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e480:	68f9      	ldr	r1, [r7, #12]
 800e482:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e484:	fb01 f303 	mul.w	r3, r1, r3
 800e488:	441a      	add	r2, r3
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2200      	movs	r2, #0
 800e492:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e494:	68fb      	ldr	r3, [r7, #12]
 800e496:	681a      	ldr	r2, [r3, #0]
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	681a      	ldr	r2, [r3, #0]
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4a4:	3b01      	subs	r3, #1
 800e4a6:	68f9      	ldr	r1, [r7, #12]
 800e4a8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800e4aa:	fb01 f303 	mul.w	r3, r1, r3
 800e4ae:	441a      	add	r2, r3
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	22ff      	movs	r2, #255	@ 0xff
 800e4b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	22ff      	movs	r2, #255	@ 0xff
 800e4c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d114      	bne.n	800e4f4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	691b      	ldr	r3, [r3, #16]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d01a      	beq.n	800e508 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	3310      	adds	r3, #16
 800e4d6:	4618      	mov	r0, r3
 800e4d8:	f001 fc14 	bl	800fd04 <xTaskRemoveFromEventList>
 800e4dc:	4603      	mov	r3, r0
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d012      	beq.n	800e508 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e4e2:	4b0d      	ldr	r3, [pc, #52]	@ (800e518 <xQueueGenericReset+0xd0>)
 800e4e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e4e8:	601a      	str	r2, [r3, #0]
 800e4ea:	f3bf 8f4f 	dsb	sy
 800e4ee:	f3bf 8f6f 	isb	sy
 800e4f2:	e009      	b.n	800e508 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	3310      	adds	r3, #16
 800e4f8:	4618      	mov	r0, r3
 800e4fa:	f7ff fef1 	bl	800e2e0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	3324      	adds	r3, #36	@ 0x24
 800e502:	4618      	mov	r0, r3
 800e504:	f7ff feec 	bl	800e2e0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e508:	f002 fd88 	bl	801101c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e50c:	2301      	movs	r3, #1
}
 800e50e:	4618      	mov	r0, r3
 800e510:	3710      	adds	r7, #16
 800e512:	46bd      	mov	sp, r7
 800e514:	bd80      	pop	{r7, pc}
 800e516:	bf00      	nop
 800e518:	e000ed04 	.word	0xe000ed04

0800e51c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b08e      	sub	sp, #56	@ 0x38
 800e520:	af02      	add	r7, sp, #8
 800e522:	60f8      	str	r0, [r7, #12]
 800e524:	60b9      	str	r1, [r7, #8]
 800e526:	607a      	str	r2, [r7, #4]
 800e528:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d10b      	bne.n	800e548 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800e530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e534:	f383 8811 	msr	BASEPRI, r3
 800e538:	f3bf 8f6f 	isb	sy
 800e53c:	f3bf 8f4f 	dsb	sy
 800e540:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e542:	bf00      	nop
 800e544:	bf00      	nop
 800e546:	e7fd      	b.n	800e544 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800e548:	683b      	ldr	r3, [r7, #0]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d10b      	bne.n	800e566 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800e54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e552:	f383 8811 	msr	BASEPRI, r3
 800e556:	f3bf 8f6f 	isb	sy
 800e55a:	f3bf 8f4f 	dsb	sy
 800e55e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e560:	bf00      	nop
 800e562:	bf00      	nop
 800e564:	e7fd      	b.n	800e562 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d002      	beq.n	800e572 <xQueueGenericCreateStatic+0x56>
 800e56c:	68bb      	ldr	r3, [r7, #8]
 800e56e:	2b00      	cmp	r3, #0
 800e570:	d001      	beq.n	800e576 <xQueueGenericCreateStatic+0x5a>
 800e572:	2301      	movs	r3, #1
 800e574:	e000      	b.n	800e578 <xQueueGenericCreateStatic+0x5c>
 800e576:	2300      	movs	r3, #0
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d10b      	bne.n	800e594 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800e57c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e580:	f383 8811 	msr	BASEPRI, r3
 800e584:	f3bf 8f6f 	isb	sy
 800e588:	f3bf 8f4f 	dsb	sy
 800e58c:	623b      	str	r3, [r7, #32]
}
 800e58e:	bf00      	nop
 800e590:	bf00      	nop
 800e592:	e7fd      	b.n	800e590 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	2b00      	cmp	r3, #0
 800e598:	d102      	bne.n	800e5a0 <xQueueGenericCreateStatic+0x84>
 800e59a:	68bb      	ldr	r3, [r7, #8]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d101      	bne.n	800e5a4 <xQueueGenericCreateStatic+0x88>
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	e000      	b.n	800e5a6 <xQueueGenericCreateStatic+0x8a>
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	2b00      	cmp	r3, #0
 800e5a8:	d10b      	bne.n	800e5c2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800e5aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5ae:	f383 8811 	msr	BASEPRI, r3
 800e5b2:	f3bf 8f6f 	isb	sy
 800e5b6:	f3bf 8f4f 	dsb	sy
 800e5ba:	61fb      	str	r3, [r7, #28]
}
 800e5bc:	bf00      	nop
 800e5be:	bf00      	nop
 800e5c0:	e7fd      	b.n	800e5be <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e5c2:	2350      	movs	r3, #80	@ 0x50
 800e5c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	2b50      	cmp	r3, #80	@ 0x50
 800e5ca:	d00b      	beq.n	800e5e4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800e5cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5d0:	f383 8811 	msr	BASEPRI, r3
 800e5d4:	f3bf 8f6f 	isb	sy
 800e5d8:	f3bf 8f4f 	dsb	sy
 800e5dc:	61bb      	str	r3, [r7, #24]
}
 800e5de:	bf00      	nop
 800e5e0:	bf00      	nop
 800e5e2:	e7fd      	b.n	800e5e0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e5e4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e5e6:	683b      	ldr	r3, [r7, #0]
 800e5e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800e5ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d00d      	beq.n	800e60c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5f2:	2201      	movs	r2, #1
 800e5f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e5f8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800e5fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5fe:	9300      	str	r3, [sp, #0]
 800e600:	4613      	mov	r3, r2
 800e602:	687a      	ldr	r2, [r7, #4]
 800e604:	68b9      	ldr	r1, [r7, #8]
 800e606:	68f8      	ldr	r0, [r7, #12]
 800e608:	f000 f840 	bl	800e68c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e60c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800e60e:	4618      	mov	r0, r3
 800e610:	3730      	adds	r7, #48	@ 0x30
 800e612:	46bd      	mov	sp, r7
 800e614:	bd80      	pop	{r7, pc}

0800e616 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e616:	b580      	push	{r7, lr}
 800e618:	b08a      	sub	sp, #40	@ 0x28
 800e61a:	af02      	add	r7, sp, #8
 800e61c:	60f8      	str	r0, [r7, #12]
 800e61e:	60b9      	str	r1, [r7, #8]
 800e620:	4613      	mov	r3, r2
 800e622:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d10b      	bne.n	800e642 <xQueueGenericCreate+0x2c>
	__asm volatile
 800e62a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e62e:	f383 8811 	msr	BASEPRI, r3
 800e632:	f3bf 8f6f 	isb	sy
 800e636:	f3bf 8f4f 	dsb	sy
 800e63a:	613b      	str	r3, [r7, #16]
}
 800e63c:	bf00      	nop
 800e63e:	bf00      	nop
 800e640:	e7fd      	b.n	800e63e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	68ba      	ldr	r2, [r7, #8]
 800e646:	fb02 f303 	mul.w	r3, r2, r3
 800e64a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e64c:	69fb      	ldr	r3, [r7, #28]
 800e64e:	3350      	adds	r3, #80	@ 0x50
 800e650:	4618      	mov	r0, r3
 800e652:	f002 fdd3 	bl	80111fc <pvPortMalloc>
 800e656:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e658:	69bb      	ldr	r3, [r7, #24]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d011      	beq.n	800e682 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e65e:	69bb      	ldr	r3, [r7, #24]
 800e660:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e662:	697b      	ldr	r3, [r7, #20]
 800e664:	3350      	adds	r3, #80	@ 0x50
 800e666:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e668:	69bb      	ldr	r3, [r7, #24]
 800e66a:	2200      	movs	r2, #0
 800e66c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e670:	79fa      	ldrb	r2, [r7, #7]
 800e672:	69bb      	ldr	r3, [r7, #24]
 800e674:	9300      	str	r3, [sp, #0]
 800e676:	4613      	mov	r3, r2
 800e678:	697a      	ldr	r2, [r7, #20]
 800e67a:	68b9      	ldr	r1, [r7, #8]
 800e67c:	68f8      	ldr	r0, [r7, #12]
 800e67e:	f000 f805 	bl	800e68c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e682:	69bb      	ldr	r3, [r7, #24]
	}
 800e684:	4618      	mov	r0, r3
 800e686:	3720      	adds	r7, #32
 800e688:	46bd      	mov	sp, r7
 800e68a:	bd80      	pop	{r7, pc}

0800e68c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b084      	sub	sp, #16
 800e690:	af00      	add	r7, sp, #0
 800e692:	60f8      	str	r0, [r7, #12]
 800e694:	60b9      	str	r1, [r7, #8]
 800e696:	607a      	str	r2, [r7, #4]
 800e698:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e69a:	68bb      	ldr	r3, [r7, #8]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d103      	bne.n	800e6a8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e6a0:	69bb      	ldr	r3, [r7, #24]
 800e6a2:	69ba      	ldr	r2, [r7, #24]
 800e6a4:	601a      	str	r2, [r3, #0]
 800e6a6:	e002      	b.n	800e6ae <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e6a8:	69bb      	ldr	r3, [r7, #24]
 800e6aa:	687a      	ldr	r2, [r7, #4]
 800e6ac:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e6ae:	69bb      	ldr	r3, [r7, #24]
 800e6b0:	68fa      	ldr	r2, [r7, #12]
 800e6b2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e6b4:	69bb      	ldr	r3, [r7, #24]
 800e6b6:	68ba      	ldr	r2, [r7, #8]
 800e6b8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e6ba:	2101      	movs	r1, #1
 800e6bc:	69b8      	ldr	r0, [r7, #24]
 800e6be:	f7ff fec3 	bl	800e448 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e6c2:	69bb      	ldr	r3, [r7, #24]
 800e6c4:	78fa      	ldrb	r2, [r7, #3]
 800e6c6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e6ca:	bf00      	nop
 800e6cc:	3710      	adds	r7, #16
 800e6ce:	46bd      	mov	sp, r7
 800e6d0:	bd80      	pop	{r7, pc}

0800e6d2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800e6d2:	b580      	push	{r7, lr}
 800e6d4:	b082      	sub	sp, #8
 800e6d6:	af00      	add	r7, sp, #0
 800e6d8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d00e      	beq.n	800e6fe <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800e6e0:	687b      	ldr	r3, [r7, #4]
 800e6e2:	2200      	movs	r2, #0
 800e6e4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	2200      	movs	r2, #0
 800e6f0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800e6f2:	2300      	movs	r3, #0
 800e6f4:	2200      	movs	r2, #0
 800e6f6:	2100      	movs	r1, #0
 800e6f8:	6878      	ldr	r0, [r7, #4]
 800e6fa:	f000 f8a3 	bl	800e844 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800e6fe:	bf00      	nop
 800e700:	3708      	adds	r7, #8
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}

0800e706 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800e706:	b580      	push	{r7, lr}
 800e708:	b086      	sub	sp, #24
 800e70a:	af00      	add	r7, sp, #0
 800e70c:	4603      	mov	r3, r0
 800e70e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e710:	2301      	movs	r3, #1
 800e712:	617b      	str	r3, [r7, #20]
 800e714:	2300      	movs	r3, #0
 800e716:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800e718:	79fb      	ldrb	r3, [r7, #7]
 800e71a:	461a      	mov	r2, r3
 800e71c:	6939      	ldr	r1, [r7, #16]
 800e71e:	6978      	ldr	r0, [r7, #20]
 800e720:	f7ff ff79 	bl	800e616 <xQueueGenericCreate>
 800e724:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e726:	68f8      	ldr	r0, [r7, #12]
 800e728:	f7ff ffd3 	bl	800e6d2 <prvInitialiseMutex>

		return xNewQueue;
 800e72c:	68fb      	ldr	r3, [r7, #12]
	}
 800e72e:	4618      	mov	r0, r3
 800e730:	3718      	adds	r7, #24
 800e732:	46bd      	mov	sp, r7
 800e734:	bd80      	pop	{r7, pc}

0800e736 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800e736:	b580      	push	{r7, lr}
 800e738:	b088      	sub	sp, #32
 800e73a:	af02      	add	r7, sp, #8
 800e73c:	4603      	mov	r3, r0
 800e73e:	6039      	str	r1, [r7, #0]
 800e740:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800e742:	2301      	movs	r3, #1
 800e744:	617b      	str	r3, [r7, #20]
 800e746:	2300      	movs	r3, #0
 800e748:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800e74a:	79fb      	ldrb	r3, [r7, #7]
 800e74c:	9300      	str	r3, [sp, #0]
 800e74e:	683b      	ldr	r3, [r7, #0]
 800e750:	2200      	movs	r2, #0
 800e752:	6939      	ldr	r1, [r7, #16]
 800e754:	6978      	ldr	r0, [r7, #20]
 800e756:	f7ff fee1 	bl	800e51c <xQueueGenericCreateStatic>
 800e75a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800e75c:	68f8      	ldr	r0, [r7, #12]
 800e75e:	f7ff ffb8 	bl	800e6d2 <prvInitialiseMutex>

		return xNewQueue;
 800e762:	68fb      	ldr	r3, [r7, #12]
	}
 800e764:	4618      	mov	r0, r3
 800e766:	3718      	adds	r7, #24
 800e768:	46bd      	mov	sp, r7
 800e76a:	bd80      	pop	{r7, pc}

0800e76c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800e76c:	b590      	push	{r4, r7, lr}
 800e76e:	b087      	sub	sp, #28
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e778:	693b      	ldr	r3, [r7, #16]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	d10b      	bne.n	800e796 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800e77e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e782:	f383 8811 	msr	BASEPRI, r3
 800e786:	f3bf 8f6f 	isb	sy
 800e78a:	f3bf 8f4f 	dsb	sy
 800e78e:	60fb      	str	r3, [r7, #12]
}
 800e790:	bf00      	nop
 800e792:	bf00      	nop
 800e794:	e7fd      	b.n	800e792 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800e796:	693b      	ldr	r3, [r7, #16]
 800e798:	689c      	ldr	r4, [r3, #8]
 800e79a:	f001 fcb1 	bl	8010100 <xTaskGetCurrentTaskHandle>
 800e79e:	4603      	mov	r3, r0
 800e7a0:	429c      	cmp	r4, r3
 800e7a2:	d111      	bne.n	800e7c8 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800e7a4:	693b      	ldr	r3, [r7, #16]
 800e7a6:	68db      	ldr	r3, [r3, #12]
 800e7a8:	1e5a      	subs	r2, r3, #1
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800e7ae:	693b      	ldr	r3, [r7, #16]
 800e7b0:	68db      	ldr	r3, [r3, #12]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d105      	bne.n	800e7c2 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	2100      	movs	r1, #0
 800e7bc:	6938      	ldr	r0, [r7, #16]
 800e7be:	f000 f841 	bl	800e844 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800e7c2:	2301      	movs	r3, #1
 800e7c4:	617b      	str	r3, [r7, #20]
 800e7c6:	e001      	b.n	800e7cc <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800e7c8:	2300      	movs	r3, #0
 800e7ca:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800e7cc:	697b      	ldr	r3, [r7, #20]
	}
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	371c      	adds	r7, #28
 800e7d2:	46bd      	mov	sp, r7
 800e7d4:	bd90      	pop	{r4, r7, pc}

0800e7d6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800e7d6:	b590      	push	{r4, r7, lr}
 800e7d8:	b087      	sub	sp, #28
 800e7da:	af00      	add	r7, sp, #0
 800e7dc:	6078      	str	r0, [r7, #4]
 800e7de:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800e7e4:	693b      	ldr	r3, [r7, #16]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d10b      	bne.n	800e802 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800e7ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e7ee:	f383 8811 	msr	BASEPRI, r3
 800e7f2:	f3bf 8f6f 	isb	sy
 800e7f6:	f3bf 8f4f 	dsb	sy
 800e7fa:	60fb      	str	r3, [r7, #12]
}
 800e7fc:	bf00      	nop
 800e7fe:	bf00      	nop
 800e800:	e7fd      	b.n	800e7fe <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800e802:	693b      	ldr	r3, [r7, #16]
 800e804:	689c      	ldr	r4, [r3, #8]
 800e806:	f001 fc7b 	bl	8010100 <xTaskGetCurrentTaskHandle>
 800e80a:	4603      	mov	r3, r0
 800e80c:	429c      	cmp	r4, r3
 800e80e:	d107      	bne.n	800e820 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800e810:	693b      	ldr	r3, [r7, #16]
 800e812:	68db      	ldr	r3, [r3, #12]
 800e814:	1c5a      	adds	r2, r3, #1
 800e816:	693b      	ldr	r3, [r7, #16]
 800e818:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800e81a:	2301      	movs	r3, #1
 800e81c:	617b      	str	r3, [r7, #20]
 800e81e:	e00c      	b.n	800e83a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800e820:	6839      	ldr	r1, [r7, #0]
 800e822:	6938      	ldr	r0, [r7, #16]
 800e824:	f000 fa90 	bl	800ed48 <xQueueSemaphoreTake>
 800e828:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800e82a:	697b      	ldr	r3, [r7, #20]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d004      	beq.n	800e83a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800e830:	693b      	ldr	r3, [r7, #16]
 800e832:	68db      	ldr	r3, [r3, #12]
 800e834:	1c5a      	adds	r2, r3, #1
 800e836:	693b      	ldr	r3, [r7, #16]
 800e838:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800e83a:	697b      	ldr	r3, [r7, #20]
	}
 800e83c:	4618      	mov	r0, r3
 800e83e:	371c      	adds	r7, #28
 800e840:	46bd      	mov	sp, r7
 800e842:	bd90      	pop	{r4, r7, pc}

0800e844 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e844:	b580      	push	{r7, lr}
 800e846:	b08e      	sub	sp, #56	@ 0x38
 800e848:	af00      	add	r7, sp, #0
 800e84a:	60f8      	str	r0, [r7, #12]
 800e84c:	60b9      	str	r1, [r7, #8]
 800e84e:	607a      	str	r2, [r7, #4]
 800e850:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e852:	2300      	movs	r3, #0
 800e854:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800e85a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d10b      	bne.n	800e878 <xQueueGenericSend+0x34>
	__asm volatile
 800e860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e864:	f383 8811 	msr	BASEPRI, r3
 800e868:	f3bf 8f6f 	isb	sy
 800e86c:	f3bf 8f4f 	dsb	sy
 800e870:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e872:	bf00      	nop
 800e874:	bf00      	nop
 800e876:	e7fd      	b.n	800e874 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d103      	bne.n	800e886 <xQueueGenericSend+0x42>
 800e87e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e882:	2b00      	cmp	r3, #0
 800e884:	d101      	bne.n	800e88a <xQueueGenericSend+0x46>
 800e886:	2301      	movs	r3, #1
 800e888:	e000      	b.n	800e88c <xQueueGenericSend+0x48>
 800e88a:	2300      	movs	r3, #0
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d10b      	bne.n	800e8a8 <xQueueGenericSend+0x64>
	__asm volatile
 800e890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e894:	f383 8811 	msr	BASEPRI, r3
 800e898:	f3bf 8f6f 	isb	sy
 800e89c:	f3bf 8f4f 	dsb	sy
 800e8a0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e8a2:	bf00      	nop
 800e8a4:	bf00      	nop
 800e8a6:	e7fd      	b.n	800e8a4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e8a8:	683b      	ldr	r3, [r7, #0]
 800e8aa:	2b02      	cmp	r3, #2
 800e8ac:	d103      	bne.n	800e8b6 <xQueueGenericSend+0x72>
 800e8ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e8b2:	2b01      	cmp	r3, #1
 800e8b4:	d101      	bne.n	800e8ba <xQueueGenericSend+0x76>
 800e8b6:	2301      	movs	r3, #1
 800e8b8:	e000      	b.n	800e8bc <xQueueGenericSend+0x78>
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	d10b      	bne.n	800e8d8 <xQueueGenericSend+0x94>
	__asm volatile
 800e8c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8c4:	f383 8811 	msr	BASEPRI, r3
 800e8c8:	f3bf 8f6f 	isb	sy
 800e8cc:	f3bf 8f4f 	dsb	sy
 800e8d0:	623b      	str	r3, [r7, #32]
}
 800e8d2:	bf00      	nop
 800e8d4:	bf00      	nop
 800e8d6:	e7fd      	b.n	800e8d4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e8d8:	f001 fc22 	bl	8010120 <xTaskGetSchedulerState>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d102      	bne.n	800e8e8 <xQueueGenericSend+0xa4>
 800e8e2:	687b      	ldr	r3, [r7, #4]
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d101      	bne.n	800e8ec <xQueueGenericSend+0xa8>
 800e8e8:	2301      	movs	r3, #1
 800e8ea:	e000      	b.n	800e8ee <xQueueGenericSend+0xaa>
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d10b      	bne.n	800e90a <xQueueGenericSend+0xc6>
	__asm volatile
 800e8f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8f6:	f383 8811 	msr	BASEPRI, r3
 800e8fa:	f3bf 8f6f 	isb	sy
 800e8fe:	f3bf 8f4f 	dsb	sy
 800e902:	61fb      	str	r3, [r7, #28]
}
 800e904:	bf00      	nop
 800e906:	bf00      	nop
 800e908:	e7fd      	b.n	800e906 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e90a:	f002 fb55 	bl	8010fb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e90e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e910:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e916:	429a      	cmp	r2, r3
 800e918:	d302      	bcc.n	800e920 <xQueueGenericSend+0xdc>
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	2b02      	cmp	r3, #2
 800e91e:	d129      	bne.n	800e974 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e920:	683a      	ldr	r2, [r7, #0]
 800e922:	68b9      	ldr	r1, [r7, #8]
 800e924:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e926:	f000 fb37 	bl	800ef98 <prvCopyDataToQueue>
 800e92a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e92c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e92e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e930:	2b00      	cmp	r3, #0
 800e932:	d010      	beq.n	800e956 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e934:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e936:	3324      	adds	r3, #36	@ 0x24
 800e938:	4618      	mov	r0, r3
 800e93a:	f001 f9e3 	bl	800fd04 <xTaskRemoveFromEventList>
 800e93e:	4603      	mov	r3, r0
 800e940:	2b00      	cmp	r3, #0
 800e942:	d013      	beq.n	800e96c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e944:	4b3f      	ldr	r3, [pc, #252]	@ (800ea44 <xQueueGenericSend+0x200>)
 800e946:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e94a:	601a      	str	r2, [r3, #0]
 800e94c:	f3bf 8f4f 	dsb	sy
 800e950:	f3bf 8f6f 	isb	sy
 800e954:	e00a      	b.n	800e96c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d007      	beq.n	800e96c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e95c:	4b39      	ldr	r3, [pc, #228]	@ (800ea44 <xQueueGenericSend+0x200>)
 800e95e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e962:	601a      	str	r2, [r3, #0]
 800e964:	f3bf 8f4f 	dsb	sy
 800e968:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e96c:	f002 fb56 	bl	801101c <vPortExitCritical>
				return pdPASS;
 800e970:	2301      	movs	r3, #1
 800e972:	e063      	b.n	800ea3c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d103      	bne.n	800e982 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e97a:	f002 fb4f 	bl	801101c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e97e:	2300      	movs	r3, #0
 800e980:	e05c      	b.n	800ea3c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e984:	2b00      	cmp	r3, #0
 800e986:	d106      	bne.n	800e996 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e988:	f107 0314 	add.w	r3, r7, #20
 800e98c:	4618      	mov	r0, r3
 800e98e:	f001 fa1d 	bl	800fdcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e992:	2301      	movs	r3, #1
 800e994:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e996:	f002 fb41 	bl	801101c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e99a:	f000 ff4f 	bl	800f83c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e99e:	f002 fb0b 	bl	8010fb8 <vPortEnterCritical>
 800e9a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e9a8:	b25b      	sxtb	r3, r3
 800e9aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9ae:	d103      	bne.n	800e9b8 <xQueueGenericSend+0x174>
 800e9b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9b2:	2200      	movs	r2, #0
 800e9b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e9b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800e9be:	b25b      	sxtb	r3, r3
 800e9c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9c4:	d103      	bne.n	800e9ce <xQueueGenericSend+0x18a>
 800e9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800e9ce:	f002 fb25 	bl	801101c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e9d2:	1d3a      	adds	r2, r7, #4
 800e9d4:	f107 0314 	add.w	r3, r7, #20
 800e9d8:	4611      	mov	r1, r2
 800e9da:	4618      	mov	r0, r3
 800e9dc:	f001 fa0c 	bl	800fdf8 <xTaskCheckForTimeOut>
 800e9e0:	4603      	mov	r3, r0
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d124      	bne.n	800ea30 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e9e6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800e9e8:	f000 fbce 	bl	800f188 <prvIsQueueFull>
 800e9ec:	4603      	mov	r3, r0
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d018      	beq.n	800ea24 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e9f4:	3310      	adds	r3, #16
 800e9f6:	687a      	ldr	r2, [r7, #4]
 800e9f8:	4611      	mov	r1, r2
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	f001 f930 	bl	800fc60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ea00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ea02:	f000 fb59 	bl	800f0b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ea06:	f000 ff27 	bl	800f858 <xTaskResumeAll>
 800ea0a:	4603      	mov	r3, r0
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	f47f af7c 	bne.w	800e90a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800ea12:	4b0c      	ldr	r3, [pc, #48]	@ (800ea44 <xQueueGenericSend+0x200>)
 800ea14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ea18:	601a      	str	r2, [r3, #0]
 800ea1a:	f3bf 8f4f 	dsb	sy
 800ea1e:	f3bf 8f6f 	isb	sy
 800ea22:	e772      	b.n	800e90a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ea24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ea26:	f000 fb47 	bl	800f0b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ea2a:	f000 ff15 	bl	800f858 <xTaskResumeAll>
 800ea2e:	e76c      	b.n	800e90a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ea30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ea32:	f000 fb41 	bl	800f0b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ea36:	f000 ff0f 	bl	800f858 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ea3a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	3738      	adds	r7, #56	@ 0x38
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bd80      	pop	{r7, pc}
 800ea44:	e000ed04 	.word	0xe000ed04

0800ea48 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b090      	sub	sp, #64	@ 0x40
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	60f8      	str	r0, [r7, #12]
 800ea50:	60b9      	str	r1, [r7, #8]
 800ea52:	607a      	str	r2, [r7, #4]
 800ea54:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800ea5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d10b      	bne.n	800ea78 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800ea60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea64:	f383 8811 	msr	BASEPRI, r3
 800ea68:	f3bf 8f6f 	isb	sy
 800ea6c:	f3bf 8f4f 	dsb	sy
 800ea70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ea72:	bf00      	nop
 800ea74:	bf00      	nop
 800ea76:	e7fd      	b.n	800ea74 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ea78:	68bb      	ldr	r3, [r7, #8]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d103      	bne.n	800ea86 <xQueueGenericSendFromISR+0x3e>
 800ea7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d101      	bne.n	800ea8a <xQueueGenericSendFromISR+0x42>
 800ea86:	2301      	movs	r3, #1
 800ea88:	e000      	b.n	800ea8c <xQueueGenericSendFromISR+0x44>
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d10b      	bne.n	800eaa8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800ea90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea94:	f383 8811 	msr	BASEPRI, r3
 800ea98:	f3bf 8f6f 	isb	sy
 800ea9c:	f3bf 8f4f 	dsb	sy
 800eaa0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800eaa2:	bf00      	nop
 800eaa4:	bf00      	nop
 800eaa6:	e7fd      	b.n	800eaa4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800eaa8:	683b      	ldr	r3, [r7, #0]
 800eaaa:	2b02      	cmp	r3, #2
 800eaac:	d103      	bne.n	800eab6 <xQueueGenericSendFromISR+0x6e>
 800eaae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eab0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eab2:	2b01      	cmp	r3, #1
 800eab4:	d101      	bne.n	800eaba <xQueueGenericSendFromISR+0x72>
 800eab6:	2301      	movs	r3, #1
 800eab8:	e000      	b.n	800eabc <xQueueGenericSendFromISR+0x74>
 800eaba:	2300      	movs	r3, #0
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d10b      	bne.n	800ead8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800eac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eac4:	f383 8811 	msr	BASEPRI, r3
 800eac8:	f3bf 8f6f 	isb	sy
 800eacc:	f3bf 8f4f 	dsb	sy
 800ead0:	623b      	str	r3, [r7, #32]
}
 800ead2:	bf00      	nop
 800ead4:	bf00      	nop
 800ead6:	e7fd      	b.n	800ead4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ead8:	f002 fb4e 	bl	8011178 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800eadc:	f3ef 8211 	mrs	r2, BASEPRI
 800eae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eae4:	f383 8811 	msr	BASEPRI, r3
 800eae8:	f3bf 8f6f 	isb	sy
 800eaec:	f3bf 8f4f 	dsb	sy
 800eaf0:	61fa      	str	r2, [r7, #28]
 800eaf2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800eaf4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800eaf6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800eaf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eafa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eafc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eafe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800eb00:	429a      	cmp	r2, r3
 800eb02:	d302      	bcc.n	800eb0a <xQueueGenericSendFromISR+0xc2>
 800eb04:	683b      	ldr	r3, [r7, #0]
 800eb06:	2b02      	cmp	r3, #2
 800eb08:	d12f      	bne.n	800eb6a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800eb0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800eb10:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800eb14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb18:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800eb1a:	683a      	ldr	r2, [r7, #0]
 800eb1c:	68b9      	ldr	r1, [r7, #8]
 800eb1e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800eb20:	f000 fa3a 	bl	800ef98 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800eb24:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800eb28:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb2c:	d112      	bne.n	800eb54 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800eb2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d016      	beq.n	800eb64 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800eb36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb38:	3324      	adds	r3, #36	@ 0x24
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	f001 f8e2 	bl	800fd04 <xTaskRemoveFromEventList>
 800eb40:	4603      	mov	r3, r0
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d00e      	beq.n	800eb64 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d00b      	beq.n	800eb64 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	2201      	movs	r2, #1
 800eb50:	601a      	str	r2, [r3, #0]
 800eb52:	e007      	b.n	800eb64 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800eb54:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800eb58:	3301      	adds	r3, #1
 800eb5a:	b2db      	uxtb	r3, r3
 800eb5c:	b25a      	sxtb	r2, r3
 800eb5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800eb64:	2301      	movs	r3, #1
 800eb66:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800eb68:	e001      	b.n	800eb6e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eb6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb70:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800eb72:	697b      	ldr	r3, [r7, #20]
 800eb74:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800eb78:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800eb7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800eb7c:	4618      	mov	r0, r3
 800eb7e:	3740      	adds	r7, #64	@ 0x40
 800eb80:	46bd      	mov	sp, r7
 800eb82:	bd80      	pop	{r7, pc}

0800eb84 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800eb84:	b580      	push	{r7, lr}
 800eb86:	b08c      	sub	sp, #48	@ 0x30
 800eb88:	af00      	add	r7, sp, #0
 800eb8a:	60f8      	str	r0, [r7, #12]
 800eb8c:	60b9      	str	r1, [r7, #8]
 800eb8e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800eb90:	2300      	movs	r3, #0
 800eb92:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800eb98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d10b      	bne.n	800ebb6 <xQueueReceive+0x32>
	__asm volatile
 800eb9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eba2:	f383 8811 	msr	BASEPRI, r3
 800eba6:	f3bf 8f6f 	isb	sy
 800ebaa:	f3bf 8f4f 	dsb	sy
 800ebae:	623b      	str	r3, [r7, #32]
}
 800ebb0:	bf00      	nop
 800ebb2:	bf00      	nop
 800ebb4:	e7fd      	b.n	800ebb2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ebb6:	68bb      	ldr	r3, [r7, #8]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d103      	bne.n	800ebc4 <xQueueReceive+0x40>
 800ebbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d101      	bne.n	800ebc8 <xQueueReceive+0x44>
 800ebc4:	2301      	movs	r3, #1
 800ebc6:	e000      	b.n	800ebca <xQueueReceive+0x46>
 800ebc8:	2300      	movs	r3, #0
 800ebca:	2b00      	cmp	r3, #0
 800ebcc:	d10b      	bne.n	800ebe6 <xQueueReceive+0x62>
	__asm volatile
 800ebce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ebd2:	f383 8811 	msr	BASEPRI, r3
 800ebd6:	f3bf 8f6f 	isb	sy
 800ebda:	f3bf 8f4f 	dsb	sy
 800ebde:	61fb      	str	r3, [r7, #28]
}
 800ebe0:	bf00      	nop
 800ebe2:	bf00      	nop
 800ebe4:	e7fd      	b.n	800ebe2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ebe6:	f001 fa9b 	bl	8010120 <xTaskGetSchedulerState>
 800ebea:	4603      	mov	r3, r0
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d102      	bne.n	800ebf6 <xQueueReceive+0x72>
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d101      	bne.n	800ebfa <xQueueReceive+0x76>
 800ebf6:	2301      	movs	r3, #1
 800ebf8:	e000      	b.n	800ebfc <xQueueReceive+0x78>
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d10b      	bne.n	800ec18 <xQueueReceive+0x94>
	__asm volatile
 800ec00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec04:	f383 8811 	msr	BASEPRI, r3
 800ec08:	f3bf 8f6f 	isb	sy
 800ec0c:	f3bf 8f4f 	dsb	sy
 800ec10:	61bb      	str	r3, [r7, #24]
}
 800ec12:	bf00      	nop
 800ec14:	bf00      	nop
 800ec16:	e7fd      	b.n	800ec14 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ec18:	f002 f9ce 	bl	8010fb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ec1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec20:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ec22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d01f      	beq.n	800ec68 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ec28:	68b9      	ldr	r1, [r7, #8]
 800ec2a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ec2c:	f000 fa1e 	bl	800f06c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ec30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec32:	1e5a      	subs	r2, r3, #1
 800ec34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec36:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ec38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec3a:	691b      	ldr	r3, [r3, #16]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d00f      	beq.n	800ec60 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ec40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec42:	3310      	adds	r3, #16
 800ec44:	4618      	mov	r0, r3
 800ec46:	f001 f85d 	bl	800fd04 <xTaskRemoveFromEventList>
 800ec4a:	4603      	mov	r3, r0
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d007      	beq.n	800ec60 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ec50:	4b3c      	ldr	r3, [pc, #240]	@ (800ed44 <xQueueReceive+0x1c0>)
 800ec52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ec56:	601a      	str	r2, [r3, #0]
 800ec58:	f3bf 8f4f 	dsb	sy
 800ec5c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ec60:	f002 f9dc 	bl	801101c <vPortExitCritical>
				return pdPASS;
 800ec64:	2301      	movs	r3, #1
 800ec66:	e069      	b.n	800ed3c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d103      	bne.n	800ec76 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ec6e:	f002 f9d5 	bl	801101c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ec72:	2300      	movs	r3, #0
 800ec74:	e062      	b.n	800ed3c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ec76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec78:	2b00      	cmp	r3, #0
 800ec7a:	d106      	bne.n	800ec8a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ec7c:	f107 0310 	add.w	r3, r7, #16
 800ec80:	4618      	mov	r0, r3
 800ec82:	f001 f8a3 	bl	800fdcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ec86:	2301      	movs	r3, #1
 800ec88:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ec8a:	f002 f9c7 	bl	801101c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ec8e:	f000 fdd5 	bl	800f83c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ec92:	f002 f991 	bl	8010fb8 <vPortEnterCritical>
 800ec96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ec9c:	b25b      	sxtb	r3, r3
 800ec9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eca2:	d103      	bne.n	800ecac <xQueueReceive+0x128>
 800eca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eca6:	2200      	movs	r2, #0
 800eca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ecac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ecb2:	b25b      	sxtb	r3, r3
 800ecb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecb8:	d103      	bne.n	800ecc2 <xQueueReceive+0x13e>
 800ecba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ecbc:	2200      	movs	r2, #0
 800ecbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ecc2:	f002 f9ab 	bl	801101c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ecc6:	1d3a      	adds	r2, r7, #4
 800ecc8:	f107 0310 	add.w	r3, r7, #16
 800eccc:	4611      	mov	r1, r2
 800ecce:	4618      	mov	r0, r3
 800ecd0:	f001 f892 	bl	800fdf8 <xTaskCheckForTimeOut>
 800ecd4:	4603      	mov	r3, r0
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d123      	bne.n	800ed22 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ecda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ecdc:	f000 fa3e 	bl	800f15c <prvIsQueueEmpty>
 800ece0:	4603      	mov	r3, r0
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d017      	beq.n	800ed16 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ece6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ece8:	3324      	adds	r3, #36	@ 0x24
 800ecea:	687a      	ldr	r2, [r7, #4]
 800ecec:	4611      	mov	r1, r2
 800ecee:	4618      	mov	r0, r3
 800ecf0:	f000 ffb6 	bl	800fc60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ecf4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ecf6:	f000 f9df 	bl	800f0b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ecfa:	f000 fdad 	bl	800f858 <xTaskResumeAll>
 800ecfe:	4603      	mov	r3, r0
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d189      	bne.n	800ec18 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800ed04:	4b0f      	ldr	r3, [pc, #60]	@ (800ed44 <xQueueReceive+0x1c0>)
 800ed06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ed0a:	601a      	str	r2, [r3, #0]
 800ed0c:	f3bf 8f4f 	dsb	sy
 800ed10:	f3bf 8f6f 	isb	sy
 800ed14:	e780      	b.n	800ec18 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ed16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed18:	f000 f9ce 	bl	800f0b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ed1c:	f000 fd9c 	bl	800f858 <xTaskResumeAll>
 800ed20:	e77a      	b.n	800ec18 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ed22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed24:	f000 f9c8 	bl	800f0b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ed28:	f000 fd96 	bl	800f858 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ed2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ed2e:	f000 fa15 	bl	800f15c <prvIsQueueEmpty>
 800ed32:	4603      	mov	r3, r0
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	f43f af6f 	beq.w	800ec18 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ed3a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ed3c:	4618      	mov	r0, r3
 800ed3e:	3730      	adds	r7, #48	@ 0x30
 800ed40:	46bd      	mov	sp, r7
 800ed42:	bd80      	pop	{r7, pc}
 800ed44:	e000ed04 	.word	0xe000ed04

0800ed48 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ed48:	b580      	push	{r7, lr}
 800ed4a:	b08e      	sub	sp, #56	@ 0x38
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	6078      	str	r0, [r7, #4]
 800ed50:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ed52:	2300      	movs	r3, #0
 800ed54:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ed5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d10b      	bne.n	800ed7c <xQueueSemaphoreTake+0x34>
	__asm volatile
 800ed64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed68:	f383 8811 	msr	BASEPRI, r3
 800ed6c:	f3bf 8f6f 	isb	sy
 800ed70:	f3bf 8f4f 	dsb	sy
 800ed74:	623b      	str	r3, [r7, #32]
}
 800ed76:	bf00      	nop
 800ed78:	bf00      	nop
 800ed7a:	e7fd      	b.n	800ed78 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ed7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed80:	2b00      	cmp	r3, #0
 800ed82:	d00b      	beq.n	800ed9c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800ed84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed88:	f383 8811 	msr	BASEPRI, r3
 800ed8c:	f3bf 8f6f 	isb	sy
 800ed90:	f3bf 8f4f 	dsb	sy
 800ed94:	61fb      	str	r3, [r7, #28]
}
 800ed96:	bf00      	nop
 800ed98:	bf00      	nop
 800ed9a:	e7fd      	b.n	800ed98 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ed9c:	f001 f9c0 	bl	8010120 <xTaskGetSchedulerState>
 800eda0:	4603      	mov	r3, r0
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d102      	bne.n	800edac <xQueueSemaphoreTake+0x64>
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d101      	bne.n	800edb0 <xQueueSemaphoreTake+0x68>
 800edac:	2301      	movs	r3, #1
 800edae:	e000      	b.n	800edb2 <xQueueSemaphoreTake+0x6a>
 800edb0:	2300      	movs	r3, #0
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d10b      	bne.n	800edce <xQueueSemaphoreTake+0x86>
	__asm volatile
 800edb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800edba:	f383 8811 	msr	BASEPRI, r3
 800edbe:	f3bf 8f6f 	isb	sy
 800edc2:	f3bf 8f4f 	dsb	sy
 800edc6:	61bb      	str	r3, [r7, #24]
}
 800edc8:	bf00      	nop
 800edca:	bf00      	nop
 800edcc:	e7fd      	b.n	800edca <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800edce:	f002 f8f3 	bl	8010fb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800edd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800edd6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800edd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d024      	beq.n	800ee28 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800edde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ede0:	1e5a      	subs	r2, r3, #1
 800ede2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ede4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ede6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	2b00      	cmp	r3, #0
 800edec:	d104      	bne.n	800edf8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800edee:	f001 fb11 	bl	8010414 <pvTaskIncrementMutexHeldCount>
 800edf2:	4602      	mov	r2, r0
 800edf4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edf6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800edf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800edfa:	691b      	ldr	r3, [r3, #16]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d00f      	beq.n	800ee20 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ee00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee02:	3310      	adds	r3, #16
 800ee04:	4618      	mov	r0, r3
 800ee06:	f000 ff7d 	bl	800fd04 <xTaskRemoveFromEventList>
 800ee0a:	4603      	mov	r3, r0
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d007      	beq.n	800ee20 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ee10:	4b54      	ldr	r3, [pc, #336]	@ (800ef64 <xQueueSemaphoreTake+0x21c>)
 800ee12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee16:	601a      	str	r2, [r3, #0]
 800ee18:	f3bf 8f4f 	dsb	sy
 800ee1c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ee20:	f002 f8fc 	bl	801101c <vPortExitCritical>
				return pdPASS;
 800ee24:	2301      	movs	r3, #1
 800ee26:	e098      	b.n	800ef5a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ee28:	683b      	ldr	r3, [r7, #0]
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d112      	bne.n	800ee54 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ee2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d00b      	beq.n	800ee4c <xQueueSemaphoreTake+0x104>
	__asm volatile
 800ee34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee38:	f383 8811 	msr	BASEPRI, r3
 800ee3c:	f3bf 8f6f 	isb	sy
 800ee40:	f3bf 8f4f 	dsb	sy
 800ee44:	617b      	str	r3, [r7, #20]
}
 800ee46:	bf00      	nop
 800ee48:	bf00      	nop
 800ee4a:	e7fd      	b.n	800ee48 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ee4c:	f002 f8e6 	bl	801101c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ee50:	2300      	movs	r3, #0
 800ee52:	e082      	b.n	800ef5a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ee54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d106      	bne.n	800ee68 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ee5a:	f107 030c 	add.w	r3, r7, #12
 800ee5e:	4618      	mov	r0, r3
 800ee60:	f000 ffb4 	bl	800fdcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ee64:	2301      	movs	r3, #1
 800ee66:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ee68:	f002 f8d8 	bl	801101c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ee6c:	f000 fce6 	bl	800f83c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ee70:	f002 f8a2 	bl	8010fb8 <vPortEnterCritical>
 800ee74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee76:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ee7a:	b25b      	sxtb	r3, r3
 800ee7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee80:	d103      	bne.n	800ee8a <xQueueSemaphoreTake+0x142>
 800ee82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee84:	2200      	movs	r2, #0
 800ee86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ee8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee8c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ee90:	b25b      	sxtb	r3, r3
 800ee92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee96:	d103      	bne.n	800eea0 <xQueueSemaphoreTake+0x158>
 800ee98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee9a:	2200      	movs	r2, #0
 800ee9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eea0:	f002 f8bc 	bl	801101c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800eea4:	463a      	mov	r2, r7
 800eea6:	f107 030c 	add.w	r3, r7, #12
 800eeaa:	4611      	mov	r1, r2
 800eeac:	4618      	mov	r0, r3
 800eeae:	f000 ffa3 	bl	800fdf8 <xTaskCheckForTimeOut>
 800eeb2:	4603      	mov	r3, r0
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d132      	bne.n	800ef1e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800eeb8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eeba:	f000 f94f 	bl	800f15c <prvIsQueueEmpty>
 800eebe:	4603      	mov	r3, r0
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d026      	beq.n	800ef12 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800eec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d109      	bne.n	800eee0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800eecc:	f002 f874 	bl	8010fb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800eed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eed2:	689b      	ldr	r3, [r3, #8]
 800eed4:	4618      	mov	r0, r3
 800eed6:	f001 f941 	bl	801015c <xTaskPriorityInherit>
 800eeda:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800eedc:	f002 f89e 	bl	801101c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800eee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eee2:	3324      	adds	r3, #36	@ 0x24
 800eee4:	683a      	ldr	r2, [r7, #0]
 800eee6:	4611      	mov	r1, r2
 800eee8:	4618      	mov	r0, r3
 800eeea:	f000 feb9 	bl	800fc60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800eeee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800eef0:	f000 f8e2 	bl	800f0b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800eef4:	f000 fcb0 	bl	800f858 <xTaskResumeAll>
 800eef8:	4603      	mov	r3, r0
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	f47f af67 	bne.w	800edce <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800ef00:	4b18      	ldr	r3, [pc, #96]	@ (800ef64 <xQueueSemaphoreTake+0x21c>)
 800ef02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ef06:	601a      	str	r2, [r3, #0]
 800ef08:	f3bf 8f4f 	dsb	sy
 800ef0c:	f3bf 8f6f 	isb	sy
 800ef10:	e75d      	b.n	800edce <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ef12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ef14:	f000 f8d0 	bl	800f0b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ef18:	f000 fc9e 	bl	800f858 <xTaskResumeAll>
 800ef1c:	e757      	b.n	800edce <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ef1e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ef20:	f000 f8ca 	bl	800f0b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ef24:	f000 fc98 	bl	800f858 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ef28:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ef2a:	f000 f917 	bl	800f15c <prvIsQueueEmpty>
 800ef2e:	4603      	mov	r3, r0
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	f43f af4c 	beq.w	800edce <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ef36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d00d      	beq.n	800ef58 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800ef3c:	f002 f83c 	bl	8010fb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ef40:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ef42:	f000 f811 	bl	800ef68 <prvGetDisinheritPriorityAfterTimeout>
 800ef46:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ef48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef4a:	689b      	ldr	r3, [r3, #8]
 800ef4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ef4e:	4618      	mov	r0, r3
 800ef50:	f001 f9dc 	bl	801030c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ef54:	f002 f862 	bl	801101c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ef58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ef5a:	4618      	mov	r0, r3
 800ef5c:	3738      	adds	r7, #56	@ 0x38
 800ef5e:	46bd      	mov	sp, r7
 800ef60:	bd80      	pop	{r7, pc}
 800ef62:	bf00      	nop
 800ef64:	e000ed04 	.word	0xe000ed04

0800ef68 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ef68:	b480      	push	{r7}
 800ef6a:	b085      	sub	sp, #20
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d006      	beq.n	800ef86 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800ef82:	60fb      	str	r3, [r7, #12]
 800ef84:	e001      	b.n	800ef8a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800ef86:	2300      	movs	r3, #0
 800ef88:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800ef8a:	68fb      	ldr	r3, [r7, #12]
	}
 800ef8c:	4618      	mov	r0, r3
 800ef8e:	3714      	adds	r7, #20
 800ef90:	46bd      	mov	sp, r7
 800ef92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef96:	4770      	bx	lr

0800ef98 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b086      	sub	sp, #24
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	60f8      	str	r0, [r7, #12]
 800efa0:	60b9      	str	r1, [r7, #8]
 800efa2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800efa4:	2300      	movs	r3, #0
 800efa6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800efac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d10d      	bne.n	800efd2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	2b00      	cmp	r3, #0
 800efbc:	d14d      	bne.n	800f05a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	689b      	ldr	r3, [r3, #8]
 800efc2:	4618      	mov	r0, r3
 800efc4:	f001 f932 	bl	801022c <xTaskPriorityDisinherit>
 800efc8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	2200      	movs	r2, #0
 800efce:	609a      	str	r2, [r3, #8]
 800efd0:	e043      	b.n	800f05a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d119      	bne.n	800f00c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	6858      	ldr	r0, [r3, #4]
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800efe0:	461a      	mov	r2, r3
 800efe2:	68b9      	ldr	r1, [r7, #8]
 800efe4:	f003 fc63 	bl	80128ae <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	685a      	ldr	r2, [r3, #4]
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eff0:	441a      	add	r2, r3
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	685a      	ldr	r2, [r3, #4]
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	689b      	ldr	r3, [r3, #8]
 800effe:	429a      	cmp	r2, r3
 800f000:	d32b      	bcc.n	800f05a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	681a      	ldr	r2, [r3, #0]
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	605a      	str	r2, [r3, #4]
 800f00a:	e026      	b.n	800f05a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	68d8      	ldr	r0, [r3, #12]
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f014:	461a      	mov	r2, r3
 800f016:	68b9      	ldr	r1, [r7, #8]
 800f018:	f003 fc49 	bl	80128ae <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	68da      	ldr	r2, [r3, #12]
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f024:	425b      	negs	r3, r3
 800f026:	441a      	add	r2, r3
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	68da      	ldr	r2, [r3, #12]
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	429a      	cmp	r2, r3
 800f036:	d207      	bcs.n	800f048 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f038:	68fb      	ldr	r3, [r7, #12]
 800f03a:	689a      	ldr	r2, [r3, #8]
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f040:	425b      	negs	r3, r3
 800f042:	441a      	add	r2, r3
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	2b02      	cmp	r3, #2
 800f04c:	d105      	bne.n	800f05a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f04e:	693b      	ldr	r3, [r7, #16]
 800f050:	2b00      	cmp	r3, #0
 800f052:	d002      	beq.n	800f05a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f054:	693b      	ldr	r3, [r7, #16]
 800f056:	3b01      	subs	r3, #1
 800f058:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f05a:	693b      	ldr	r3, [r7, #16]
 800f05c:	1c5a      	adds	r2, r3, #1
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f062:	697b      	ldr	r3, [r7, #20]
}
 800f064:	4618      	mov	r0, r3
 800f066:	3718      	adds	r7, #24
 800f068:	46bd      	mov	sp, r7
 800f06a:	bd80      	pop	{r7, pc}

0800f06c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f06c:	b580      	push	{r7, lr}
 800f06e:	b082      	sub	sp, #8
 800f070:	af00      	add	r7, sp, #0
 800f072:	6078      	str	r0, [r7, #4]
 800f074:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d018      	beq.n	800f0b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	68da      	ldr	r2, [r3, #12]
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f086:	441a      	add	r2, r3
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	68da      	ldr	r2, [r3, #12]
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	689b      	ldr	r3, [r3, #8]
 800f094:	429a      	cmp	r2, r3
 800f096:	d303      	bcc.n	800f0a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	681a      	ldr	r2, [r3, #0]
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	68d9      	ldr	r1, [r3, #12]
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f0a8:	461a      	mov	r2, r3
 800f0aa:	6838      	ldr	r0, [r7, #0]
 800f0ac:	f003 fbff 	bl	80128ae <memcpy>
	}
}
 800f0b0:	bf00      	nop
 800f0b2:	3708      	adds	r7, #8
 800f0b4:	46bd      	mov	sp, r7
 800f0b6:	bd80      	pop	{r7, pc}

0800f0b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f0b8:	b580      	push	{r7, lr}
 800f0ba:	b084      	sub	sp, #16
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f0c0:	f001 ff7a 	bl	8010fb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f0ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f0cc:	e011      	b.n	800f0f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0d2:	2b00      	cmp	r3, #0
 800f0d4:	d012      	beq.n	800f0fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	3324      	adds	r3, #36	@ 0x24
 800f0da:	4618      	mov	r0, r3
 800f0dc:	f000 fe12 	bl	800fd04 <xTaskRemoveFromEventList>
 800f0e0:	4603      	mov	r3, r0
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d001      	beq.n	800f0ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f0e6:	f000 feeb 	bl	800fec0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f0ea:	7bfb      	ldrb	r3, [r7, #15]
 800f0ec:	3b01      	subs	r3, #1
 800f0ee:	b2db      	uxtb	r3, r3
 800f0f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f0f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	dce9      	bgt.n	800f0ce <prvUnlockQueue+0x16>
 800f0fa:	e000      	b.n	800f0fe <prvUnlockQueue+0x46>
					break;
 800f0fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	22ff      	movs	r2, #255	@ 0xff
 800f102:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f106:	f001 ff89 	bl	801101c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f10a:	f001 ff55 	bl	8010fb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f114:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f116:	e011      	b.n	800f13c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	691b      	ldr	r3, [r3, #16]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d012      	beq.n	800f146 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	3310      	adds	r3, #16
 800f124:	4618      	mov	r0, r3
 800f126:	f000 fded 	bl	800fd04 <xTaskRemoveFromEventList>
 800f12a:	4603      	mov	r3, r0
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d001      	beq.n	800f134 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f130:	f000 fec6 	bl	800fec0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f134:	7bbb      	ldrb	r3, [r7, #14]
 800f136:	3b01      	subs	r3, #1
 800f138:	b2db      	uxtb	r3, r3
 800f13a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f13c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f140:	2b00      	cmp	r3, #0
 800f142:	dce9      	bgt.n	800f118 <prvUnlockQueue+0x60>
 800f144:	e000      	b.n	800f148 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f146:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	22ff      	movs	r2, #255	@ 0xff
 800f14c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f150:	f001 ff64 	bl	801101c <vPortExitCritical>
}
 800f154:	bf00      	nop
 800f156:	3710      	adds	r7, #16
 800f158:	46bd      	mov	sp, r7
 800f15a:	bd80      	pop	{r7, pc}

0800f15c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f15c:	b580      	push	{r7, lr}
 800f15e:	b084      	sub	sp, #16
 800f160:	af00      	add	r7, sp, #0
 800f162:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f164:	f001 ff28 	bl	8010fb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d102      	bne.n	800f176 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f170:	2301      	movs	r3, #1
 800f172:	60fb      	str	r3, [r7, #12]
 800f174:	e001      	b.n	800f17a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f176:	2300      	movs	r3, #0
 800f178:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f17a:	f001 ff4f 	bl	801101c <vPortExitCritical>

	return xReturn;
 800f17e:	68fb      	ldr	r3, [r7, #12]
}
 800f180:	4618      	mov	r0, r3
 800f182:	3710      	adds	r7, #16
 800f184:	46bd      	mov	sp, r7
 800f186:	bd80      	pop	{r7, pc}

0800f188 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f188:	b580      	push	{r7, lr}
 800f18a:	b084      	sub	sp, #16
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f190:	f001 ff12 	bl	8010fb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f19c:	429a      	cmp	r2, r3
 800f19e:	d102      	bne.n	800f1a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	60fb      	str	r3, [r7, #12]
 800f1a4:	e001      	b.n	800f1aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f1aa:	f001 ff37 	bl	801101c <vPortExitCritical>

	return xReturn;
 800f1ae:	68fb      	ldr	r3, [r7, #12]
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	3710      	adds	r7, #16
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	bd80      	pop	{r7, pc}

0800f1b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800f1b8:	b480      	push	{r7}
 800f1ba:	b085      	sub	sp, #20
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	6078      	str	r0, [r7, #4]
 800f1c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f1c2:	2300      	movs	r3, #0
 800f1c4:	60fb      	str	r3, [r7, #12]
 800f1c6:	e014      	b.n	800f1f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800f1c8:	4a0f      	ldr	r2, [pc, #60]	@ (800f208 <vQueueAddToRegistry+0x50>)
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d10b      	bne.n	800f1ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800f1d4:	490c      	ldr	r1, [pc, #48]	@ (800f208 <vQueueAddToRegistry+0x50>)
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	683a      	ldr	r2, [r7, #0]
 800f1da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800f1de:	4a0a      	ldr	r2, [pc, #40]	@ (800f208 <vQueueAddToRegistry+0x50>)
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	00db      	lsls	r3, r3, #3
 800f1e4:	4413      	add	r3, r2
 800f1e6:	687a      	ldr	r2, [r7, #4]
 800f1e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800f1ea:	e006      	b.n	800f1fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	3301      	adds	r3, #1
 800f1f0:	60fb      	str	r3, [r7, #12]
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	2b07      	cmp	r3, #7
 800f1f6:	d9e7      	bls.n	800f1c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800f1f8:	bf00      	nop
 800f1fa:	bf00      	nop
 800f1fc:	3714      	adds	r7, #20
 800f1fe:	46bd      	mov	sp, r7
 800f200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f204:	4770      	bx	lr
 800f206:	bf00      	nop
 800f208:	2000552c 	.word	0x2000552c

0800f20c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b086      	sub	sp, #24
 800f210:	af00      	add	r7, sp, #0
 800f212:	60f8      	str	r0, [r7, #12]
 800f214:	60b9      	str	r1, [r7, #8]
 800f216:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800f21c:	f001 fecc 	bl	8010fb8 <vPortEnterCritical>
 800f220:	697b      	ldr	r3, [r7, #20]
 800f222:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f226:	b25b      	sxtb	r3, r3
 800f228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f22c:	d103      	bne.n	800f236 <vQueueWaitForMessageRestricted+0x2a>
 800f22e:	697b      	ldr	r3, [r7, #20]
 800f230:	2200      	movs	r2, #0
 800f232:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f236:	697b      	ldr	r3, [r7, #20]
 800f238:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f23c:	b25b      	sxtb	r3, r3
 800f23e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f242:	d103      	bne.n	800f24c <vQueueWaitForMessageRestricted+0x40>
 800f244:	697b      	ldr	r3, [r7, #20]
 800f246:	2200      	movs	r2, #0
 800f248:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f24c:	f001 fee6 	bl	801101c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800f250:	697b      	ldr	r3, [r7, #20]
 800f252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f254:	2b00      	cmp	r3, #0
 800f256:	d106      	bne.n	800f266 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800f258:	697b      	ldr	r3, [r7, #20]
 800f25a:	3324      	adds	r3, #36	@ 0x24
 800f25c:	687a      	ldr	r2, [r7, #4]
 800f25e:	68b9      	ldr	r1, [r7, #8]
 800f260:	4618      	mov	r0, r3
 800f262:	f000 fd23 	bl	800fcac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800f266:	6978      	ldr	r0, [r7, #20]
 800f268:	f7ff ff26 	bl	800f0b8 <prvUnlockQueue>
	}
 800f26c:	bf00      	nop
 800f26e:	3718      	adds	r7, #24
 800f270:	46bd      	mov	sp, r7
 800f272:	bd80      	pop	{r7, pc}

0800f274 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f274:	b580      	push	{r7, lr}
 800f276:	b08e      	sub	sp, #56	@ 0x38
 800f278:	af04      	add	r7, sp, #16
 800f27a:	60f8      	str	r0, [r7, #12]
 800f27c:	60b9      	str	r1, [r7, #8]
 800f27e:	607a      	str	r2, [r7, #4]
 800f280:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f284:	2b00      	cmp	r3, #0
 800f286:	d10b      	bne.n	800f2a0 <xTaskCreateStatic+0x2c>
	__asm volatile
 800f288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f28c:	f383 8811 	msr	BASEPRI, r3
 800f290:	f3bf 8f6f 	isb	sy
 800f294:	f3bf 8f4f 	dsb	sy
 800f298:	623b      	str	r3, [r7, #32]
}
 800f29a:	bf00      	nop
 800f29c:	bf00      	nop
 800f29e:	e7fd      	b.n	800f29c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f2a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d10b      	bne.n	800f2be <xTaskCreateStatic+0x4a>
	__asm volatile
 800f2a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2aa:	f383 8811 	msr	BASEPRI, r3
 800f2ae:	f3bf 8f6f 	isb	sy
 800f2b2:	f3bf 8f4f 	dsb	sy
 800f2b6:	61fb      	str	r3, [r7, #28]
}
 800f2b8:	bf00      	nop
 800f2ba:	bf00      	nop
 800f2bc:	e7fd      	b.n	800f2ba <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f2be:	23a8      	movs	r3, #168	@ 0xa8
 800f2c0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f2c2:	693b      	ldr	r3, [r7, #16]
 800f2c4:	2ba8      	cmp	r3, #168	@ 0xa8
 800f2c6:	d00b      	beq.n	800f2e0 <xTaskCreateStatic+0x6c>
	__asm volatile
 800f2c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2cc:	f383 8811 	msr	BASEPRI, r3
 800f2d0:	f3bf 8f6f 	isb	sy
 800f2d4:	f3bf 8f4f 	dsb	sy
 800f2d8:	61bb      	str	r3, [r7, #24]
}
 800f2da:	bf00      	nop
 800f2dc:	bf00      	nop
 800f2de:	e7fd      	b.n	800f2dc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f2e0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f2e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d01e      	beq.n	800f326 <xTaskCreateStatic+0xb2>
 800f2e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d01b      	beq.n	800f326 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f2ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2f0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f2f6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f2f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f2fa:	2202      	movs	r2, #2
 800f2fc:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f300:	2300      	movs	r3, #0
 800f302:	9303      	str	r3, [sp, #12]
 800f304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f306:	9302      	str	r3, [sp, #8]
 800f308:	f107 0314 	add.w	r3, r7, #20
 800f30c:	9301      	str	r3, [sp, #4]
 800f30e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f310:	9300      	str	r3, [sp, #0]
 800f312:	683b      	ldr	r3, [r7, #0]
 800f314:	687a      	ldr	r2, [r7, #4]
 800f316:	68b9      	ldr	r1, [r7, #8]
 800f318:	68f8      	ldr	r0, [r7, #12]
 800f31a:	f000 f851 	bl	800f3c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f31e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f320:	f000 f8f6 	bl	800f510 <prvAddNewTaskToReadyList>
 800f324:	e001      	b.n	800f32a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800f326:	2300      	movs	r3, #0
 800f328:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f32a:	697b      	ldr	r3, [r7, #20]
	}
 800f32c:	4618      	mov	r0, r3
 800f32e:	3728      	adds	r7, #40	@ 0x28
 800f330:	46bd      	mov	sp, r7
 800f332:	bd80      	pop	{r7, pc}

0800f334 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f334:	b580      	push	{r7, lr}
 800f336:	b08c      	sub	sp, #48	@ 0x30
 800f338:	af04      	add	r7, sp, #16
 800f33a:	60f8      	str	r0, [r7, #12]
 800f33c:	60b9      	str	r1, [r7, #8]
 800f33e:	603b      	str	r3, [r7, #0]
 800f340:	4613      	mov	r3, r2
 800f342:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f344:	88fb      	ldrh	r3, [r7, #6]
 800f346:	009b      	lsls	r3, r3, #2
 800f348:	4618      	mov	r0, r3
 800f34a:	f001 ff57 	bl	80111fc <pvPortMalloc>
 800f34e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800f350:	697b      	ldr	r3, [r7, #20]
 800f352:	2b00      	cmp	r3, #0
 800f354:	d00e      	beq.n	800f374 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800f356:	20a8      	movs	r0, #168	@ 0xa8
 800f358:	f001 ff50 	bl	80111fc <pvPortMalloc>
 800f35c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800f35e:	69fb      	ldr	r3, [r7, #28]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d003      	beq.n	800f36c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800f364:	69fb      	ldr	r3, [r7, #28]
 800f366:	697a      	ldr	r2, [r7, #20]
 800f368:	631a      	str	r2, [r3, #48]	@ 0x30
 800f36a:	e005      	b.n	800f378 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800f36c:	6978      	ldr	r0, [r7, #20]
 800f36e:	f002 f813 	bl	8011398 <vPortFree>
 800f372:	e001      	b.n	800f378 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800f374:	2300      	movs	r3, #0
 800f376:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800f378:	69fb      	ldr	r3, [r7, #28]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d017      	beq.n	800f3ae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800f37e:	69fb      	ldr	r3, [r7, #28]
 800f380:	2200      	movs	r2, #0
 800f382:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800f386:	88fa      	ldrh	r2, [r7, #6]
 800f388:	2300      	movs	r3, #0
 800f38a:	9303      	str	r3, [sp, #12]
 800f38c:	69fb      	ldr	r3, [r7, #28]
 800f38e:	9302      	str	r3, [sp, #8]
 800f390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f392:	9301      	str	r3, [sp, #4]
 800f394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f396:	9300      	str	r3, [sp, #0]
 800f398:	683b      	ldr	r3, [r7, #0]
 800f39a:	68b9      	ldr	r1, [r7, #8]
 800f39c:	68f8      	ldr	r0, [r7, #12]
 800f39e:	f000 f80f 	bl	800f3c0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f3a2:	69f8      	ldr	r0, [r7, #28]
 800f3a4:	f000 f8b4 	bl	800f510 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800f3a8:	2301      	movs	r3, #1
 800f3aa:	61bb      	str	r3, [r7, #24]
 800f3ac:	e002      	b.n	800f3b4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800f3ae:	f04f 33ff 	mov.w	r3, #4294967295
 800f3b2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800f3b4:	69bb      	ldr	r3, [r7, #24]
	}
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	3720      	adds	r7, #32
 800f3ba:	46bd      	mov	sp, r7
 800f3bc:	bd80      	pop	{r7, pc}
	...

0800f3c0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800f3c0:	b580      	push	{r7, lr}
 800f3c2:	b088      	sub	sp, #32
 800f3c4:	af00      	add	r7, sp, #0
 800f3c6:	60f8      	str	r0, [r7, #12]
 800f3c8:	60b9      	str	r1, [r7, #8]
 800f3ca:	607a      	str	r2, [r7, #4]
 800f3cc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800f3ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3d0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	009b      	lsls	r3, r3, #2
 800f3d6:	461a      	mov	r2, r3
 800f3d8:	21a5      	movs	r1, #165	@ 0xa5
 800f3da:	f003 f965 	bl	80126a8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800f3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800f3e8:	3b01      	subs	r3, #1
 800f3ea:	009b      	lsls	r3, r3, #2
 800f3ec:	4413      	add	r3, r2
 800f3ee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800f3f0:	69bb      	ldr	r3, [r7, #24]
 800f3f2:	f023 0307 	bic.w	r3, r3, #7
 800f3f6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800f3f8:	69bb      	ldr	r3, [r7, #24]
 800f3fa:	f003 0307 	and.w	r3, r3, #7
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d00b      	beq.n	800f41a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800f402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f406:	f383 8811 	msr	BASEPRI, r3
 800f40a:	f3bf 8f6f 	isb	sy
 800f40e:	f3bf 8f4f 	dsb	sy
 800f412:	617b      	str	r3, [r7, #20]
}
 800f414:	bf00      	nop
 800f416:	bf00      	nop
 800f418:	e7fd      	b.n	800f416 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800f41a:	68bb      	ldr	r3, [r7, #8]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d01f      	beq.n	800f460 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f420:	2300      	movs	r3, #0
 800f422:	61fb      	str	r3, [r7, #28]
 800f424:	e012      	b.n	800f44c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800f426:	68ba      	ldr	r2, [r7, #8]
 800f428:	69fb      	ldr	r3, [r7, #28]
 800f42a:	4413      	add	r3, r2
 800f42c:	7819      	ldrb	r1, [r3, #0]
 800f42e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f430:	69fb      	ldr	r3, [r7, #28]
 800f432:	4413      	add	r3, r2
 800f434:	3334      	adds	r3, #52	@ 0x34
 800f436:	460a      	mov	r2, r1
 800f438:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800f43a:	68ba      	ldr	r2, [r7, #8]
 800f43c:	69fb      	ldr	r3, [r7, #28]
 800f43e:	4413      	add	r3, r2
 800f440:	781b      	ldrb	r3, [r3, #0]
 800f442:	2b00      	cmp	r3, #0
 800f444:	d006      	beq.n	800f454 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800f446:	69fb      	ldr	r3, [r7, #28]
 800f448:	3301      	adds	r3, #1
 800f44a:	61fb      	str	r3, [r7, #28]
 800f44c:	69fb      	ldr	r3, [r7, #28]
 800f44e:	2b0f      	cmp	r3, #15
 800f450:	d9e9      	bls.n	800f426 <prvInitialiseNewTask+0x66>
 800f452:	e000      	b.n	800f456 <prvInitialiseNewTask+0x96>
			{
				break;
 800f454:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800f456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f458:	2200      	movs	r2, #0
 800f45a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f45e:	e003      	b.n	800f468 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800f460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f462:	2200      	movs	r2, #0
 800f464:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800f468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f46a:	2b37      	cmp	r3, #55	@ 0x37
 800f46c:	d901      	bls.n	800f472 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800f46e:	2337      	movs	r3, #55	@ 0x37
 800f470:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800f472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f474:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f476:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800f478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f47a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f47c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800f47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f480:	2200      	movs	r2, #0
 800f482:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800f484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f486:	3304      	adds	r3, #4
 800f488:	4618      	mov	r0, r3
 800f48a:	f7fe ff49 	bl	800e320 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800f48e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f490:	3318      	adds	r3, #24
 800f492:	4618      	mov	r0, r3
 800f494:	f7fe ff44 	bl	800e320 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800f498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f49a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f49c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f49e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4a0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800f4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4a6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800f4a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4ac:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800f4ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4b0:	2200      	movs	r2, #0
 800f4b2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800f4b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4b8:	2200      	movs	r2, #0
 800f4ba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800f4be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4c0:	3354      	adds	r3, #84	@ 0x54
 800f4c2:	224c      	movs	r2, #76	@ 0x4c
 800f4c4:	2100      	movs	r1, #0
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	f003 f8ee 	bl	80126a8 <memset>
 800f4cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4ce:	4a0d      	ldr	r2, [pc, #52]	@ (800f504 <prvInitialiseNewTask+0x144>)
 800f4d0:	659a      	str	r2, [r3, #88]	@ 0x58
 800f4d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4d4:	4a0c      	ldr	r2, [pc, #48]	@ (800f508 <prvInitialiseNewTask+0x148>)
 800f4d6:	65da      	str	r2, [r3, #92]	@ 0x5c
 800f4d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4da:	4a0c      	ldr	r2, [pc, #48]	@ (800f50c <prvInitialiseNewTask+0x14c>)
 800f4dc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800f4de:	683a      	ldr	r2, [r7, #0]
 800f4e0:	68f9      	ldr	r1, [r7, #12]
 800f4e2:	69b8      	ldr	r0, [r7, #24]
 800f4e4:	f001 fc3a 	bl	8010d5c <pxPortInitialiseStack>
 800f4e8:	4602      	mov	r2, r0
 800f4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800f4ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d002      	beq.n	800f4fa <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800f4f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f4fa:	bf00      	nop
 800f4fc:	3720      	adds	r7, #32
 800f4fe:	46bd      	mov	sp, r7
 800f500:	bd80      	pop	{r7, pc}
 800f502:	bf00      	nop
 800f504:	20005dc0 	.word	0x20005dc0
 800f508:	20005e28 	.word	0x20005e28
 800f50c:	20005e90 	.word	0x20005e90

0800f510 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800f510:	b580      	push	{r7, lr}
 800f512:	b082      	sub	sp, #8
 800f514:	af00      	add	r7, sp, #0
 800f516:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800f518:	f001 fd4e 	bl	8010fb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800f51c:	4b2d      	ldr	r3, [pc, #180]	@ (800f5d4 <prvAddNewTaskToReadyList+0xc4>)
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	3301      	adds	r3, #1
 800f522:	4a2c      	ldr	r2, [pc, #176]	@ (800f5d4 <prvAddNewTaskToReadyList+0xc4>)
 800f524:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800f526:	4b2c      	ldr	r3, [pc, #176]	@ (800f5d8 <prvAddNewTaskToReadyList+0xc8>)
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d109      	bne.n	800f542 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800f52e:	4a2a      	ldr	r2, [pc, #168]	@ (800f5d8 <prvAddNewTaskToReadyList+0xc8>)
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800f534:	4b27      	ldr	r3, [pc, #156]	@ (800f5d4 <prvAddNewTaskToReadyList+0xc4>)
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	2b01      	cmp	r3, #1
 800f53a:	d110      	bne.n	800f55e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800f53c:	f000 fce4 	bl	800ff08 <prvInitialiseTaskLists>
 800f540:	e00d      	b.n	800f55e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800f542:	4b26      	ldr	r3, [pc, #152]	@ (800f5dc <prvAddNewTaskToReadyList+0xcc>)
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d109      	bne.n	800f55e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800f54a:	4b23      	ldr	r3, [pc, #140]	@ (800f5d8 <prvAddNewTaskToReadyList+0xc8>)
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f554:	429a      	cmp	r2, r3
 800f556:	d802      	bhi.n	800f55e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800f558:	4a1f      	ldr	r2, [pc, #124]	@ (800f5d8 <prvAddNewTaskToReadyList+0xc8>)
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800f55e:	4b20      	ldr	r3, [pc, #128]	@ (800f5e0 <prvAddNewTaskToReadyList+0xd0>)
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	3301      	adds	r3, #1
 800f564:	4a1e      	ldr	r2, [pc, #120]	@ (800f5e0 <prvAddNewTaskToReadyList+0xd0>)
 800f566:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800f568:	4b1d      	ldr	r3, [pc, #116]	@ (800f5e0 <prvAddNewTaskToReadyList+0xd0>)
 800f56a:	681a      	ldr	r2, [r3, #0]
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f574:	4b1b      	ldr	r3, [pc, #108]	@ (800f5e4 <prvAddNewTaskToReadyList+0xd4>)
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	429a      	cmp	r2, r3
 800f57a:	d903      	bls.n	800f584 <prvAddNewTaskToReadyList+0x74>
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f580:	4a18      	ldr	r2, [pc, #96]	@ (800f5e4 <prvAddNewTaskToReadyList+0xd4>)
 800f582:	6013      	str	r3, [r2, #0]
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f588:	4613      	mov	r3, r2
 800f58a:	009b      	lsls	r3, r3, #2
 800f58c:	4413      	add	r3, r2
 800f58e:	009b      	lsls	r3, r3, #2
 800f590:	4a15      	ldr	r2, [pc, #84]	@ (800f5e8 <prvAddNewTaskToReadyList+0xd8>)
 800f592:	441a      	add	r2, r3
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	3304      	adds	r3, #4
 800f598:	4619      	mov	r1, r3
 800f59a:	4610      	mov	r0, r2
 800f59c:	f7fe fecd 	bl	800e33a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800f5a0:	f001 fd3c 	bl	801101c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800f5a4:	4b0d      	ldr	r3, [pc, #52]	@ (800f5dc <prvAddNewTaskToReadyList+0xcc>)
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d00e      	beq.n	800f5ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800f5ac:	4b0a      	ldr	r3, [pc, #40]	@ (800f5d8 <prvAddNewTaskToReadyList+0xc8>)
 800f5ae:	681b      	ldr	r3, [r3, #0]
 800f5b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f5b6:	429a      	cmp	r2, r3
 800f5b8:	d207      	bcs.n	800f5ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800f5ba:	4b0c      	ldr	r3, [pc, #48]	@ (800f5ec <prvAddNewTaskToReadyList+0xdc>)
 800f5bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f5c0:	601a      	str	r2, [r3, #0]
 800f5c2:	f3bf 8f4f 	dsb	sy
 800f5c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f5ca:	bf00      	nop
 800f5cc:	3708      	adds	r7, #8
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}
 800f5d2:	bf00      	nop
 800f5d4:	20005a40 	.word	0x20005a40
 800f5d8:	2000556c 	.word	0x2000556c
 800f5dc:	20005a4c 	.word	0x20005a4c
 800f5e0:	20005a5c 	.word	0x20005a5c
 800f5e4:	20005a48 	.word	0x20005a48
 800f5e8:	20005570 	.word	0x20005570
 800f5ec:	e000ed04 	.word	0xe000ed04

0800f5f0 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800f5f0:	b580      	push	{r7, lr}
 800f5f2:	b08a      	sub	sp, #40	@ 0x28
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	6078      	str	r0, [r7, #4]
 800f5f8:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800f5fa:	2300      	movs	r3, #0
 800f5fc:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	2b00      	cmp	r3, #0
 800f602:	d10b      	bne.n	800f61c <vTaskDelayUntil+0x2c>
	__asm volatile
 800f604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f608:	f383 8811 	msr	BASEPRI, r3
 800f60c:	f3bf 8f6f 	isb	sy
 800f610:	f3bf 8f4f 	dsb	sy
 800f614:	617b      	str	r3, [r7, #20]
}
 800f616:	bf00      	nop
 800f618:	bf00      	nop
 800f61a:	e7fd      	b.n	800f618 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800f61c:	683b      	ldr	r3, [r7, #0]
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d10b      	bne.n	800f63a <vTaskDelayUntil+0x4a>
	__asm volatile
 800f622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f626:	f383 8811 	msr	BASEPRI, r3
 800f62a:	f3bf 8f6f 	isb	sy
 800f62e:	f3bf 8f4f 	dsb	sy
 800f632:	613b      	str	r3, [r7, #16]
}
 800f634:	bf00      	nop
 800f636:	bf00      	nop
 800f638:	e7fd      	b.n	800f636 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800f63a:	4b2a      	ldr	r3, [pc, #168]	@ (800f6e4 <vTaskDelayUntil+0xf4>)
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d00b      	beq.n	800f65a <vTaskDelayUntil+0x6a>
	__asm volatile
 800f642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f646:	f383 8811 	msr	BASEPRI, r3
 800f64a:	f3bf 8f6f 	isb	sy
 800f64e:	f3bf 8f4f 	dsb	sy
 800f652:	60fb      	str	r3, [r7, #12]
}
 800f654:	bf00      	nop
 800f656:	bf00      	nop
 800f658:	e7fd      	b.n	800f656 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800f65a:	f000 f8ef 	bl	800f83c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800f65e:	4b22      	ldr	r3, [pc, #136]	@ (800f6e8 <vTaskDelayUntil+0xf8>)
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	683a      	ldr	r2, [r7, #0]
 800f66a:	4413      	add	r3, r2
 800f66c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	6a3a      	ldr	r2, [r7, #32]
 800f674:	429a      	cmp	r2, r3
 800f676:	d20b      	bcs.n	800f690 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	69fa      	ldr	r2, [r7, #28]
 800f67e:	429a      	cmp	r2, r3
 800f680:	d211      	bcs.n	800f6a6 <vTaskDelayUntil+0xb6>
 800f682:	69fa      	ldr	r2, [r7, #28]
 800f684:	6a3b      	ldr	r3, [r7, #32]
 800f686:	429a      	cmp	r2, r3
 800f688:	d90d      	bls.n	800f6a6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800f68a:	2301      	movs	r3, #1
 800f68c:	627b      	str	r3, [r7, #36]	@ 0x24
 800f68e:	e00a      	b.n	800f6a6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	681b      	ldr	r3, [r3, #0]
 800f694:	69fa      	ldr	r2, [r7, #28]
 800f696:	429a      	cmp	r2, r3
 800f698:	d303      	bcc.n	800f6a2 <vTaskDelayUntil+0xb2>
 800f69a:	69fa      	ldr	r2, [r7, #28]
 800f69c:	6a3b      	ldr	r3, [r7, #32]
 800f69e:	429a      	cmp	r2, r3
 800f6a0:	d901      	bls.n	800f6a6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800f6a2:	2301      	movs	r3, #1
 800f6a4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	69fa      	ldr	r2, [r7, #28]
 800f6aa:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800f6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d006      	beq.n	800f6c0 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800f6b2:	69fa      	ldr	r2, [r7, #28]
 800f6b4:	6a3b      	ldr	r3, [r7, #32]
 800f6b6:	1ad3      	subs	r3, r2, r3
 800f6b8:	2100      	movs	r1, #0
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	f000 ffa0 	bl	8010600 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800f6c0:	f000 f8ca 	bl	800f858 <xTaskResumeAll>
 800f6c4:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f6c6:	69bb      	ldr	r3, [r7, #24]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d107      	bne.n	800f6dc <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800f6cc:	4b07      	ldr	r3, [pc, #28]	@ (800f6ec <vTaskDelayUntil+0xfc>)
 800f6ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6d2:	601a      	str	r2, [r3, #0]
 800f6d4:	f3bf 8f4f 	dsb	sy
 800f6d8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f6dc:	bf00      	nop
 800f6de:	3728      	adds	r7, #40	@ 0x28
 800f6e0:	46bd      	mov	sp, r7
 800f6e2:	bd80      	pop	{r7, pc}
 800f6e4:	20005a68 	.word	0x20005a68
 800f6e8:	20005a44 	.word	0x20005a44
 800f6ec:	e000ed04 	.word	0xe000ed04

0800f6f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800f6f0:	b580      	push	{r7, lr}
 800f6f2:	b084      	sub	sp, #16
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d018      	beq.n	800f734 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800f702:	4b14      	ldr	r3, [pc, #80]	@ (800f754 <vTaskDelay+0x64>)
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	2b00      	cmp	r3, #0
 800f708:	d00b      	beq.n	800f722 <vTaskDelay+0x32>
	__asm volatile
 800f70a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f70e:	f383 8811 	msr	BASEPRI, r3
 800f712:	f3bf 8f6f 	isb	sy
 800f716:	f3bf 8f4f 	dsb	sy
 800f71a:	60bb      	str	r3, [r7, #8]
}
 800f71c:	bf00      	nop
 800f71e:	bf00      	nop
 800f720:	e7fd      	b.n	800f71e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800f722:	f000 f88b 	bl	800f83c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800f726:	2100      	movs	r1, #0
 800f728:	6878      	ldr	r0, [r7, #4]
 800f72a:	f000 ff69 	bl	8010600 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800f72e:	f000 f893 	bl	800f858 <xTaskResumeAll>
 800f732:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	2b00      	cmp	r3, #0
 800f738:	d107      	bne.n	800f74a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800f73a:	4b07      	ldr	r3, [pc, #28]	@ (800f758 <vTaskDelay+0x68>)
 800f73c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f740:	601a      	str	r2, [r3, #0]
 800f742:	f3bf 8f4f 	dsb	sy
 800f746:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f74a:	bf00      	nop
 800f74c:	3710      	adds	r7, #16
 800f74e:	46bd      	mov	sp, r7
 800f750:	bd80      	pop	{r7, pc}
 800f752:	bf00      	nop
 800f754:	20005a68 	.word	0x20005a68
 800f758:	e000ed04 	.word	0xe000ed04

0800f75c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800f75c:	b580      	push	{r7, lr}
 800f75e:	b08a      	sub	sp, #40	@ 0x28
 800f760:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800f762:	2300      	movs	r3, #0
 800f764:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800f766:	2300      	movs	r3, #0
 800f768:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800f76a:	463a      	mov	r2, r7
 800f76c:	1d39      	adds	r1, r7, #4
 800f76e:	f107 0308 	add.w	r3, r7, #8
 800f772:	4618      	mov	r0, r3
 800f774:	f7fe fd80 	bl	800e278 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800f778:	6839      	ldr	r1, [r7, #0]
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	68ba      	ldr	r2, [r7, #8]
 800f77e:	9202      	str	r2, [sp, #8]
 800f780:	9301      	str	r3, [sp, #4]
 800f782:	2300      	movs	r3, #0
 800f784:	9300      	str	r3, [sp, #0]
 800f786:	2300      	movs	r3, #0
 800f788:	460a      	mov	r2, r1
 800f78a:	4924      	ldr	r1, [pc, #144]	@ (800f81c <vTaskStartScheduler+0xc0>)
 800f78c:	4824      	ldr	r0, [pc, #144]	@ (800f820 <vTaskStartScheduler+0xc4>)
 800f78e:	f7ff fd71 	bl	800f274 <xTaskCreateStatic>
 800f792:	4603      	mov	r3, r0
 800f794:	4a23      	ldr	r2, [pc, #140]	@ (800f824 <vTaskStartScheduler+0xc8>)
 800f796:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800f798:	4b22      	ldr	r3, [pc, #136]	@ (800f824 <vTaskStartScheduler+0xc8>)
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d002      	beq.n	800f7a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800f7a0:	2301      	movs	r3, #1
 800f7a2:	617b      	str	r3, [r7, #20]
 800f7a4:	e001      	b.n	800f7aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800f7aa:	697b      	ldr	r3, [r7, #20]
 800f7ac:	2b01      	cmp	r3, #1
 800f7ae:	d102      	bne.n	800f7b6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800f7b0:	f000 ff7a 	bl	80106a8 <xTimerCreateTimerTask>
 800f7b4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800f7b6:	697b      	ldr	r3, [r7, #20]
 800f7b8:	2b01      	cmp	r3, #1
 800f7ba:	d11b      	bne.n	800f7f4 <vTaskStartScheduler+0x98>
	__asm volatile
 800f7bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7c0:	f383 8811 	msr	BASEPRI, r3
 800f7c4:	f3bf 8f6f 	isb	sy
 800f7c8:	f3bf 8f4f 	dsb	sy
 800f7cc:	613b      	str	r3, [r7, #16]
}
 800f7ce:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800f7d0:	4b15      	ldr	r3, [pc, #84]	@ (800f828 <vTaskStartScheduler+0xcc>)
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	3354      	adds	r3, #84	@ 0x54
 800f7d6:	4a15      	ldr	r2, [pc, #84]	@ (800f82c <vTaskStartScheduler+0xd0>)
 800f7d8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800f7da:	4b15      	ldr	r3, [pc, #84]	@ (800f830 <vTaskStartScheduler+0xd4>)
 800f7dc:	f04f 32ff 	mov.w	r2, #4294967295
 800f7e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800f7e2:	4b14      	ldr	r3, [pc, #80]	@ (800f834 <vTaskStartScheduler+0xd8>)
 800f7e4:	2201      	movs	r2, #1
 800f7e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800f7e8:	4b13      	ldr	r3, [pc, #76]	@ (800f838 <vTaskStartScheduler+0xdc>)
 800f7ea:	2200      	movs	r2, #0
 800f7ec:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800f7ee:	f001 fb3f 	bl	8010e70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800f7f2:	e00f      	b.n	800f814 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800f7f4:	697b      	ldr	r3, [r7, #20]
 800f7f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7fa:	d10b      	bne.n	800f814 <vTaskStartScheduler+0xb8>
	__asm volatile
 800f7fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f800:	f383 8811 	msr	BASEPRI, r3
 800f804:	f3bf 8f6f 	isb	sy
 800f808:	f3bf 8f4f 	dsb	sy
 800f80c:	60fb      	str	r3, [r7, #12]
}
 800f80e:	bf00      	nop
 800f810:	bf00      	nop
 800f812:	e7fd      	b.n	800f810 <vTaskStartScheduler+0xb4>
}
 800f814:	bf00      	nop
 800f816:	3718      	adds	r7, #24
 800f818:	46bd      	mov	sp, r7
 800f81a:	bd80      	pop	{r7, pc}
 800f81c:	08016664 	.word	0x08016664
 800f820:	0800fed9 	.word	0x0800fed9
 800f824:	20005a64 	.word	0x20005a64
 800f828:	2000556c 	.word	0x2000556c
 800f82c:	20000080 	.word	0x20000080
 800f830:	20005a60 	.word	0x20005a60
 800f834:	20005a4c 	.word	0x20005a4c
 800f838:	20005a44 	.word	0x20005a44

0800f83c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800f83c:	b480      	push	{r7}
 800f83e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800f840:	4b04      	ldr	r3, [pc, #16]	@ (800f854 <vTaskSuspendAll+0x18>)
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	3301      	adds	r3, #1
 800f846:	4a03      	ldr	r2, [pc, #12]	@ (800f854 <vTaskSuspendAll+0x18>)
 800f848:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800f84a:	bf00      	nop
 800f84c:	46bd      	mov	sp, r7
 800f84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f852:	4770      	bx	lr
 800f854:	20005a68 	.word	0x20005a68

0800f858 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b084      	sub	sp, #16
 800f85c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800f85e:	2300      	movs	r3, #0
 800f860:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800f862:	2300      	movs	r3, #0
 800f864:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800f866:	4b42      	ldr	r3, [pc, #264]	@ (800f970 <xTaskResumeAll+0x118>)
 800f868:	681b      	ldr	r3, [r3, #0]
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d10b      	bne.n	800f886 <xTaskResumeAll+0x2e>
	__asm volatile
 800f86e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f872:	f383 8811 	msr	BASEPRI, r3
 800f876:	f3bf 8f6f 	isb	sy
 800f87a:	f3bf 8f4f 	dsb	sy
 800f87e:	603b      	str	r3, [r7, #0]
}
 800f880:	bf00      	nop
 800f882:	bf00      	nop
 800f884:	e7fd      	b.n	800f882 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f886:	f001 fb97 	bl	8010fb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f88a:	4b39      	ldr	r3, [pc, #228]	@ (800f970 <xTaskResumeAll+0x118>)
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	3b01      	subs	r3, #1
 800f890:	4a37      	ldr	r2, [pc, #220]	@ (800f970 <xTaskResumeAll+0x118>)
 800f892:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f894:	4b36      	ldr	r3, [pc, #216]	@ (800f970 <xTaskResumeAll+0x118>)
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d162      	bne.n	800f962 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f89c:	4b35      	ldr	r3, [pc, #212]	@ (800f974 <xTaskResumeAll+0x11c>)
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d05e      	beq.n	800f962 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f8a4:	e02f      	b.n	800f906 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f8a6:	4b34      	ldr	r3, [pc, #208]	@ (800f978 <xTaskResumeAll+0x120>)
 800f8a8:	68db      	ldr	r3, [r3, #12]
 800f8aa:	68db      	ldr	r3, [r3, #12]
 800f8ac:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	3318      	adds	r3, #24
 800f8b2:	4618      	mov	r0, r3
 800f8b4:	f7fe fd9e 	bl	800e3f4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	3304      	adds	r3, #4
 800f8bc:	4618      	mov	r0, r3
 800f8be:	f7fe fd99 	bl	800e3f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f8c2:	68fb      	ldr	r3, [r7, #12]
 800f8c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f8c6:	4b2d      	ldr	r3, [pc, #180]	@ (800f97c <xTaskResumeAll+0x124>)
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	429a      	cmp	r2, r3
 800f8cc:	d903      	bls.n	800f8d6 <xTaskResumeAll+0x7e>
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8d2:	4a2a      	ldr	r2, [pc, #168]	@ (800f97c <xTaskResumeAll+0x124>)
 800f8d4:	6013      	str	r3, [r2, #0]
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f8da:	4613      	mov	r3, r2
 800f8dc:	009b      	lsls	r3, r3, #2
 800f8de:	4413      	add	r3, r2
 800f8e0:	009b      	lsls	r3, r3, #2
 800f8e2:	4a27      	ldr	r2, [pc, #156]	@ (800f980 <xTaskResumeAll+0x128>)
 800f8e4:	441a      	add	r2, r3
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	3304      	adds	r3, #4
 800f8ea:	4619      	mov	r1, r3
 800f8ec:	4610      	mov	r0, r2
 800f8ee:	f7fe fd24 	bl	800e33a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f8f6:	4b23      	ldr	r3, [pc, #140]	@ (800f984 <xTaskResumeAll+0x12c>)
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f8fc:	429a      	cmp	r2, r3
 800f8fe:	d302      	bcc.n	800f906 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800f900:	4b21      	ldr	r3, [pc, #132]	@ (800f988 <xTaskResumeAll+0x130>)
 800f902:	2201      	movs	r2, #1
 800f904:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f906:	4b1c      	ldr	r3, [pc, #112]	@ (800f978 <xTaskResumeAll+0x120>)
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d1cb      	bne.n	800f8a6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	2b00      	cmp	r3, #0
 800f912:	d001      	beq.n	800f918 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f914:	f000 fbd4 	bl	80100c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f918:	4b1c      	ldr	r3, [pc, #112]	@ (800f98c <xTaskResumeAll+0x134>)
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	2b00      	cmp	r3, #0
 800f922:	d010      	beq.n	800f946 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f924:	f000 f858 	bl	800f9d8 <xTaskIncrementTick>
 800f928:	4603      	mov	r3, r0
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d002      	beq.n	800f934 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800f92e:	4b16      	ldr	r3, [pc, #88]	@ (800f988 <xTaskResumeAll+0x130>)
 800f930:	2201      	movs	r2, #1
 800f932:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	3b01      	subs	r3, #1
 800f938:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d1f1      	bne.n	800f924 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800f940:	4b12      	ldr	r3, [pc, #72]	@ (800f98c <xTaskResumeAll+0x134>)
 800f942:	2200      	movs	r2, #0
 800f944:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f946:	4b10      	ldr	r3, [pc, #64]	@ (800f988 <xTaskResumeAll+0x130>)
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d009      	beq.n	800f962 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f94e:	2301      	movs	r3, #1
 800f950:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f952:	4b0f      	ldr	r3, [pc, #60]	@ (800f990 <xTaskResumeAll+0x138>)
 800f954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f958:	601a      	str	r2, [r3, #0]
 800f95a:	f3bf 8f4f 	dsb	sy
 800f95e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f962:	f001 fb5b 	bl	801101c <vPortExitCritical>

	return xAlreadyYielded;
 800f966:	68bb      	ldr	r3, [r7, #8]
}
 800f968:	4618      	mov	r0, r3
 800f96a:	3710      	adds	r7, #16
 800f96c:	46bd      	mov	sp, r7
 800f96e:	bd80      	pop	{r7, pc}
 800f970:	20005a68 	.word	0x20005a68
 800f974:	20005a40 	.word	0x20005a40
 800f978:	20005a00 	.word	0x20005a00
 800f97c:	20005a48 	.word	0x20005a48
 800f980:	20005570 	.word	0x20005570
 800f984:	2000556c 	.word	0x2000556c
 800f988:	20005a54 	.word	0x20005a54
 800f98c:	20005a50 	.word	0x20005a50
 800f990:	e000ed04 	.word	0xe000ed04

0800f994 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800f994:	b480      	push	{r7}
 800f996:	b083      	sub	sp, #12
 800f998:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800f99a:	4b05      	ldr	r3, [pc, #20]	@ (800f9b0 <xTaskGetTickCount+0x1c>)
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800f9a0:	687b      	ldr	r3, [r7, #4]
}
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	370c      	adds	r7, #12
 800f9a6:	46bd      	mov	sp, r7
 800f9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ac:	4770      	bx	lr
 800f9ae:	bf00      	nop
 800f9b0:	20005a44 	.word	0x20005a44

0800f9b4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800f9b4:	b580      	push	{r7, lr}
 800f9b6:	b082      	sub	sp, #8
 800f9b8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f9ba:	f001 fbdd 	bl	8011178 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800f9be:	2300      	movs	r3, #0
 800f9c0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800f9c2:	4b04      	ldr	r3, [pc, #16]	@ (800f9d4 <xTaskGetTickCountFromISR+0x20>)
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f9c8:	683b      	ldr	r3, [r7, #0]
}
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	3708      	adds	r7, #8
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	bd80      	pop	{r7, pc}
 800f9d2:	bf00      	nop
 800f9d4:	20005a44 	.word	0x20005a44

0800f9d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f9d8:	b580      	push	{r7, lr}
 800f9da:	b086      	sub	sp, #24
 800f9dc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f9de:	2300      	movs	r3, #0
 800f9e0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f9e2:	4b4f      	ldr	r3, [pc, #316]	@ (800fb20 <xTaskIncrementTick+0x148>)
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	f040 8090 	bne.w	800fb0c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f9ec:	4b4d      	ldr	r3, [pc, #308]	@ (800fb24 <xTaskIncrementTick+0x14c>)
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	3301      	adds	r3, #1
 800f9f2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f9f4:	4a4b      	ldr	r2, [pc, #300]	@ (800fb24 <xTaskIncrementTick+0x14c>)
 800f9f6:	693b      	ldr	r3, [r7, #16]
 800f9f8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f9fa:	693b      	ldr	r3, [r7, #16]
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d121      	bne.n	800fa44 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800fa00:	4b49      	ldr	r3, [pc, #292]	@ (800fb28 <xTaskIncrementTick+0x150>)
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d00b      	beq.n	800fa22 <xTaskIncrementTick+0x4a>
	__asm volatile
 800fa0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa0e:	f383 8811 	msr	BASEPRI, r3
 800fa12:	f3bf 8f6f 	isb	sy
 800fa16:	f3bf 8f4f 	dsb	sy
 800fa1a:	603b      	str	r3, [r7, #0]
}
 800fa1c:	bf00      	nop
 800fa1e:	bf00      	nop
 800fa20:	e7fd      	b.n	800fa1e <xTaskIncrementTick+0x46>
 800fa22:	4b41      	ldr	r3, [pc, #260]	@ (800fb28 <xTaskIncrementTick+0x150>)
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	60fb      	str	r3, [r7, #12]
 800fa28:	4b40      	ldr	r3, [pc, #256]	@ (800fb2c <xTaskIncrementTick+0x154>)
 800fa2a:	681b      	ldr	r3, [r3, #0]
 800fa2c:	4a3e      	ldr	r2, [pc, #248]	@ (800fb28 <xTaskIncrementTick+0x150>)
 800fa2e:	6013      	str	r3, [r2, #0]
 800fa30:	4a3e      	ldr	r2, [pc, #248]	@ (800fb2c <xTaskIncrementTick+0x154>)
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	6013      	str	r3, [r2, #0]
 800fa36:	4b3e      	ldr	r3, [pc, #248]	@ (800fb30 <xTaskIncrementTick+0x158>)
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	3301      	adds	r3, #1
 800fa3c:	4a3c      	ldr	r2, [pc, #240]	@ (800fb30 <xTaskIncrementTick+0x158>)
 800fa3e:	6013      	str	r3, [r2, #0]
 800fa40:	f000 fb3e 	bl	80100c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800fa44:	4b3b      	ldr	r3, [pc, #236]	@ (800fb34 <xTaskIncrementTick+0x15c>)
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	693a      	ldr	r2, [r7, #16]
 800fa4a:	429a      	cmp	r2, r3
 800fa4c:	d349      	bcc.n	800fae2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fa4e:	4b36      	ldr	r3, [pc, #216]	@ (800fb28 <xTaskIncrementTick+0x150>)
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d104      	bne.n	800fa62 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fa58:	4b36      	ldr	r3, [pc, #216]	@ (800fb34 <xTaskIncrementTick+0x15c>)
 800fa5a:	f04f 32ff 	mov.w	r2, #4294967295
 800fa5e:	601a      	str	r2, [r3, #0]
					break;
 800fa60:	e03f      	b.n	800fae2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fa62:	4b31      	ldr	r3, [pc, #196]	@ (800fb28 <xTaskIncrementTick+0x150>)
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	68db      	ldr	r3, [r3, #12]
 800fa68:	68db      	ldr	r3, [r3, #12]
 800fa6a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800fa6c:	68bb      	ldr	r3, [r7, #8]
 800fa6e:	685b      	ldr	r3, [r3, #4]
 800fa70:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800fa72:	693a      	ldr	r2, [r7, #16]
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	429a      	cmp	r2, r3
 800fa78:	d203      	bcs.n	800fa82 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800fa7a:	4a2e      	ldr	r2, [pc, #184]	@ (800fb34 <xTaskIncrementTick+0x15c>)
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800fa80:	e02f      	b.n	800fae2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800fa82:	68bb      	ldr	r3, [r7, #8]
 800fa84:	3304      	adds	r3, #4
 800fa86:	4618      	mov	r0, r3
 800fa88:	f7fe fcb4 	bl	800e3f4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fa8c:	68bb      	ldr	r3, [r7, #8]
 800fa8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d004      	beq.n	800fa9e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	3318      	adds	r3, #24
 800fa98:	4618      	mov	r0, r3
 800fa9a:	f7fe fcab 	bl	800e3f4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800fa9e:	68bb      	ldr	r3, [r7, #8]
 800faa0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800faa2:	4b25      	ldr	r3, [pc, #148]	@ (800fb38 <xTaskIncrementTick+0x160>)
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	429a      	cmp	r2, r3
 800faa8:	d903      	bls.n	800fab2 <xTaskIncrementTick+0xda>
 800faaa:	68bb      	ldr	r3, [r7, #8]
 800faac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faae:	4a22      	ldr	r2, [pc, #136]	@ (800fb38 <xTaskIncrementTick+0x160>)
 800fab0:	6013      	str	r3, [r2, #0]
 800fab2:	68bb      	ldr	r3, [r7, #8]
 800fab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fab6:	4613      	mov	r3, r2
 800fab8:	009b      	lsls	r3, r3, #2
 800faba:	4413      	add	r3, r2
 800fabc:	009b      	lsls	r3, r3, #2
 800fabe:	4a1f      	ldr	r2, [pc, #124]	@ (800fb3c <xTaskIncrementTick+0x164>)
 800fac0:	441a      	add	r2, r3
 800fac2:	68bb      	ldr	r3, [r7, #8]
 800fac4:	3304      	adds	r3, #4
 800fac6:	4619      	mov	r1, r3
 800fac8:	4610      	mov	r0, r2
 800faca:	f7fe fc36 	bl	800e33a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800face:	68bb      	ldr	r3, [r7, #8]
 800fad0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fad2:	4b1b      	ldr	r3, [pc, #108]	@ (800fb40 <xTaskIncrementTick+0x168>)
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fad8:	429a      	cmp	r2, r3
 800fada:	d3b8      	bcc.n	800fa4e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800fadc:	2301      	movs	r3, #1
 800fade:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800fae0:	e7b5      	b.n	800fa4e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800fae2:	4b17      	ldr	r3, [pc, #92]	@ (800fb40 <xTaskIncrementTick+0x168>)
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fae8:	4914      	ldr	r1, [pc, #80]	@ (800fb3c <xTaskIncrementTick+0x164>)
 800faea:	4613      	mov	r3, r2
 800faec:	009b      	lsls	r3, r3, #2
 800faee:	4413      	add	r3, r2
 800faf0:	009b      	lsls	r3, r3, #2
 800faf2:	440b      	add	r3, r1
 800faf4:	681b      	ldr	r3, [r3, #0]
 800faf6:	2b01      	cmp	r3, #1
 800faf8:	d901      	bls.n	800fafe <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800fafa:	2301      	movs	r3, #1
 800fafc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800fafe:	4b11      	ldr	r3, [pc, #68]	@ (800fb44 <xTaskIncrementTick+0x16c>)
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d007      	beq.n	800fb16 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800fb06:	2301      	movs	r3, #1
 800fb08:	617b      	str	r3, [r7, #20]
 800fb0a:	e004      	b.n	800fb16 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800fb0c:	4b0e      	ldr	r3, [pc, #56]	@ (800fb48 <xTaskIncrementTick+0x170>)
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	3301      	adds	r3, #1
 800fb12:	4a0d      	ldr	r2, [pc, #52]	@ (800fb48 <xTaskIncrementTick+0x170>)
 800fb14:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800fb16:	697b      	ldr	r3, [r7, #20]
}
 800fb18:	4618      	mov	r0, r3
 800fb1a:	3718      	adds	r7, #24
 800fb1c:	46bd      	mov	sp, r7
 800fb1e:	bd80      	pop	{r7, pc}
 800fb20:	20005a68 	.word	0x20005a68
 800fb24:	20005a44 	.word	0x20005a44
 800fb28:	200059f8 	.word	0x200059f8
 800fb2c:	200059fc 	.word	0x200059fc
 800fb30:	20005a58 	.word	0x20005a58
 800fb34:	20005a60 	.word	0x20005a60
 800fb38:	20005a48 	.word	0x20005a48
 800fb3c:	20005570 	.word	0x20005570
 800fb40:	2000556c 	.word	0x2000556c
 800fb44:	20005a54 	.word	0x20005a54
 800fb48:	20005a50 	.word	0x20005a50

0800fb4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800fb4c:	b580      	push	{r7, lr}
 800fb4e:	b086      	sub	sp, #24
 800fb50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800fb52:	4b3d      	ldr	r3, [pc, #244]	@ (800fc48 <vTaskSwitchContext+0xfc>)
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d003      	beq.n	800fb62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800fb5a:	4b3c      	ldr	r3, [pc, #240]	@ (800fc4c <vTaskSwitchContext+0x100>)
 800fb5c:	2201      	movs	r2, #1
 800fb5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800fb60:	e06e      	b.n	800fc40 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 800fb62:	4b3a      	ldr	r3, [pc, #232]	@ (800fc4c <vTaskSwitchContext+0x100>)
 800fb64:	2200      	movs	r2, #0
 800fb66:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800fb68:	4b39      	ldr	r3, [pc, #228]	@ (800fc50 <vTaskSwitchContext+0x104>)
 800fb6a:	681b      	ldr	r3, [r3, #0]
 800fb6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb6e:	613b      	str	r3, [r7, #16]
 800fb70:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800fb74:	60fb      	str	r3, [r7, #12]
 800fb76:	693b      	ldr	r3, [r7, #16]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	68fa      	ldr	r2, [r7, #12]
 800fb7c:	429a      	cmp	r2, r3
 800fb7e:	d111      	bne.n	800fba4 <vTaskSwitchContext+0x58>
 800fb80:	693b      	ldr	r3, [r7, #16]
 800fb82:	3304      	adds	r3, #4
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	68fa      	ldr	r2, [r7, #12]
 800fb88:	429a      	cmp	r2, r3
 800fb8a:	d10b      	bne.n	800fba4 <vTaskSwitchContext+0x58>
 800fb8c:	693b      	ldr	r3, [r7, #16]
 800fb8e:	3308      	adds	r3, #8
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	68fa      	ldr	r2, [r7, #12]
 800fb94:	429a      	cmp	r2, r3
 800fb96:	d105      	bne.n	800fba4 <vTaskSwitchContext+0x58>
 800fb98:	693b      	ldr	r3, [r7, #16]
 800fb9a:	330c      	adds	r3, #12
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	68fa      	ldr	r2, [r7, #12]
 800fba0:	429a      	cmp	r2, r3
 800fba2:	d008      	beq.n	800fbb6 <vTaskSwitchContext+0x6a>
 800fba4:	4b2a      	ldr	r3, [pc, #168]	@ (800fc50 <vTaskSwitchContext+0x104>)
 800fba6:	681a      	ldr	r2, [r3, #0]
 800fba8:	4b29      	ldr	r3, [pc, #164]	@ (800fc50 <vTaskSwitchContext+0x104>)
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	3334      	adds	r3, #52	@ 0x34
 800fbae:	4619      	mov	r1, r3
 800fbb0:	4610      	mov	r0, r2
 800fbb2:	f7f2 f891 	bl	8001cd8 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fbb6:	4b27      	ldr	r3, [pc, #156]	@ (800fc54 <vTaskSwitchContext+0x108>)
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	617b      	str	r3, [r7, #20]
 800fbbc:	e011      	b.n	800fbe2 <vTaskSwitchContext+0x96>
 800fbbe:	697b      	ldr	r3, [r7, #20]
 800fbc0:	2b00      	cmp	r3, #0
 800fbc2:	d10b      	bne.n	800fbdc <vTaskSwitchContext+0x90>
	__asm volatile
 800fbc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbc8:	f383 8811 	msr	BASEPRI, r3
 800fbcc:	f3bf 8f6f 	isb	sy
 800fbd0:	f3bf 8f4f 	dsb	sy
 800fbd4:	607b      	str	r3, [r7, #4]
}
 800fbd6:	bf00      	nop
 800fbd8:	bf00      	nop
 800fbda:	e7fd      	b.n	800fbd8 <vTaskSwitchContext+0x8c>
 800fbdc:	697b      	ldr	r3, [r7, #20]
 800fbde:	3b01      	subs	r3, #1
 800fbe0:	617b      	str	r3, [r7, #20]
 800fbe2:	491d      	ldr	r1, [pc, #116]	@ (800fc58 <vTaskSwitchContext+0x10c>)
 800fbe4:	697a      	ldr	r2, [r7, #20]
 800fbe6:	4613      	mov	r3, r2
 800fbe8:	009b      	lsls	r3, r3, #2
 800fbea:	4413      	add	r3, r2
 800fbec:	009b      	lsls	r3, r3, #2
 800fbee:	440b      	add	r3, r1
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	d0e3      	beq.n	800fbbe <vTaskSwitchContext+0x72>
 800fbf6:	697a      	ldr	r2, [r7, #20]
 800fbf8:	4613      	mov	r3, r2
 800fbfa:	009b      	lsls	r3, r3, #2
 800fbfc:	4413      	add	r3, r2
 800fbfe:	009b      	lsls	r3, r3, #2
 800fc00:	4a15      	ldr	r2, [pc, #84]	@ (800fc58 <vTaskSwitchContext+0x10c>)
 800fc02:	4413      	add	r3, r2
 800fc04:	60bb      	str	r3, [r7, #8]
 800fc06:	68bb      	ldr	r3, [r7, #8]
 800fc08:	685b      	ldr	r3, [r3, #4]
 800fc0a:	685a      	ldr	r2, [r3, #4]
 800fc0c:	68bb      	ldr	r3, [r7, #8]
 800fc0e:	605a      	str	r2, [r3, #4]
 800fc10:	68bb      	ldr	r3, [r7, #8]
 800fc12:	685a      	ldr	r2, [r3, #4]
 800fc14:	68bb      	ldr	r3, [r7, #8]
 800fc16:	3308      	adds	r3, #8
 800fc18:	429a      	cmp	r2, r3
 800fc1a:	d104      	bne.n	800fc26 <vTaskSwitchContext+0xda>
 800fc1c:	68bb      	ldr	r3, [r7, #8]
 800fc1e:	685b      	ldr	r3, [r3, #4]
 800fc20:	685a      	ldr	r2, [r3, #4]
 800fc22:	68bb      	ldr	r3, [r7, #8]
 800fc24:	605a      	str	r2, [r3, #4]
 800fc26:	68bb      	ldr	r3, [r7, #8]
 800fc28:	685b      	ldr	r3, [r3, #4]
 800fc2a:	68db      	ldr	r3, [r3, #12]
 800fc2c:	4a08      	ldr	r2, [pc, #32]	@ (800fc50 <vTaskSwitchContext+0x104>)
 800fc2e:	6013      	str	r3, [r2, #0]
 800fc30:	4a08      	ldr	r2, [pc, #32]	@ (800fc54 <vTaskSwitchContext+0x108>)
 800fc32:	697b      	ldr	r3, [r7, #20]
 800fc34:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800fc36:	4b06      	ldr	r3, [pc, #24]	@ (800fc50 <vTaskSwitchContext+0x104>)
 800fc38:	681b      	ldr	r3, [r3, #0]
 800fc3a:	3354      	adds	r3, #84	@ 0x54
 800fc3c:	4a07      	ldr	r2, [pc, #28]	@ (800fc5c <vTaskSwitchContext+0x110>)
 800fc3e:	6013      	str	r3, [r2, #0]
}
 800fc40:	bf00      	nop
 800fc42:	3718      	adds	r7, #24
 800fc44:	46bd      	mov	sp, r7
 800fc46:	bd80      	pop	{r7, pc}
 800fc48:	20005a68 	.word	0x20005a68
 800fc4c:	20005a54 	.word	0x20005a54
 800fc50:	2000556c 	.word	0x2000556c
 800fc54:	20005a48 	.word	0x20005a48
 800fc58:	20005570 	.word	0x20005570
 800fc5c:	20000080 	.word	0x20000080

0800fc60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800fc60:	b580      	push	{r7, lr}
 800fc62:	b084      	sub	sp, #16
 800fc64:	af00      	add	r7, sp, #0
 800fc66:	6078      	str	r0, [r7, #4]
 800fc68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d10b      	bne.n	800fc88 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800fc70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc74:	f383 8811 	msr	BASEPRI, r3
 800fc78:	f3bf 8f6f 	isb	sy
 800fc7c:	f3bf 8f4f 	dsb	sy
 800fc80:	60fb      	str	r3, [r7, #12]
}
 800fc82:	bf00      	nop
 800fc84:	bf00      	nop
 800fc86:	e7fd      	b.n	800fc84 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fc88:	4b07      	ldr	r3, [pc, #28]	@ (800fca8 <vTaskPlaceOnEventList+0x48>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	3318      	adds	r3, #24
 800fc8e:	4619      	mov	r1, r3
 800fc90:	6878      	ldr	r0, [r7, #4]
 800fc92:	f7fe fb76 	bl	800e382 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800fc96:	2101      	movs	r1, #1
 800fc98:	6838      	ldr	r0, [r7, #0]
 800fc9a:	f000 fcb1 	bl	8010600 <prvAddCurrentTaskToDelayedList>
}
 800fc9e:	bf00      	nop
 800fca0:	3710      	adds	r7, #16
 800fca2:	46bd      	mov	sp, r7
 800fca4:	bd80      	pop	{r7, pc}
 800fca6:	bf00      	nop
 800fca8:	2000556c 	.word	0x2000556c

0800fcac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fcac:	b580      	push	{r7, lr}
 800fcae:	b086      	sub	sp, #24
 800fcb0:	af00      	add	r7, sp, #0
 800fcb2:	60f8      	str	r0, [r7, #12]
 800fcb4:	60b9      	str	r1, [r7, #8]
 800fcb6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800fcb8:	68fb      	ldr	r3, [r7, #12]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d10b      	bne.n	800fcd6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800fcbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcc2:	f383 8811 	msr	BASEPRI, r3
 800fcc6:	f3bf 8f6f 	isb	sy
 800fcca:	f3bf 8f4f 	dsb	sy
 800fcce:	617b      	str	r3, [r7, #20]
}
 800fcd0:	bf00      	nop
 800fcd2:	bf00      	nop
 800fcd4:	e7fd      	b.n	800fcd2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800fcd6:	4b0a      	ldr	r3, [pc, #40]	@ (800fd00 <vTaskPlaceOnEventListRestricted+0x54>)
 800fcd8:	681b      	ldr	r3, [r3, #0]
 800fcda:	3318      	adds	r3, #24
 800fcdc:	4619      	mov	r1, r3
 800fcde:	68f8      	ldr	r0, [r7, #12]
 800fce0:	f7fe fb2b 	bl	800e33a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d002      	beq.n	800fcf0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800fcea:	f04f 33ff 	mov.w	r3, #4294967295
 800fcee:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800fcf0:	6879      	ldr	r1, [r7, #4]
 800fcf2:	68b8      	ldr	r0, [r7, #8]
 800fcf4:	f000 fc84 	bl	8010600 <prvAddCurrentTaskToDelayedList>
	}
 800fcf8:	bf00      	nop
 800fcfa:	3718      	adds	r7, #24
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	bd80      	pop	{r7, pc}
 800fd00:	2000556c 	.word	0x2000556c

0800fd04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800fd04:	b580      	push	{r7, lr}
 800fd06:	b086      	sub	sp, #24
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	68db      	ldr	r3, [r3, #12]
 800fd10:	68db      	ldr	r3, [r3, #12]
 800fd12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800fd14:	693b      	ldr	r3, [r7, #16]
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d10b      	bne.n	800fd32 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800fd1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd1e:	f383 8811 	msr	BASEPRI, r3
 800fd22:	f3bf 8f6f 	isb	sy
 800fd26:	f3bf 8f4f 	dsb	sy
 800fd2a:	60fb      	str	r3, [r7, #12]
}
 800fd2c:	bf00      	nop
 800fd2e:	bf00      	nop
 800fd30:	e7fd      	b.n	800fd2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800fd32:	693b      	ldr	r3, [r7, #16]
 800fd34:	3318      	adds	r3, #24
 800fd36:	4618      	mov	r0, r3
 800fd38:	f7fe fb5c 	bl	800e3f4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800fd3c:	4b1d      	ldr	r3, [pc, #116]	@ (800fdb4 <xTaskRemoveFromEventList+0xb0>)
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d11d      	bne.n	800fd80 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800fd44:	693b      	ldr	r3, [r7, #16]
 800fd46:	3304      	adds	r3, #4
 800fd48:	4618      	mov	r0, r3
 800fd4a:	f7fe fb53 	bl	800e3f4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800fd4e:	693b      	ldr	r3, [r7, #16]
 800fd50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd52:	4b19      	ldr	r3, [pc, #100]	@ (800fdb8 <xTaskRemoveFromEventList+0xb4>)
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	429a      	cmp	r2, r3
 800fd58:	d903      	bls.n	800fd62 <xTaskRemoveFromEventList+0x5e>
 800fd5a:	693b      	ldr	r3, [r7, #16]
 800fd5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd5e:	4a16      	ldr	r2, [pc, #88]	@ (800fdb8 <xTaskRemoveFromEventList+0xb4>)
 800fd60:	6013      	str	r3, [r2, #0]
 800fd62:	693b      	ldr	r3, [r7, #16]
 800fd64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd66:	4613      	mov	r3, r2
 800fd68:	009b      	lsls	r3, r3, #2
 800fd6a:	4413      	add	r3, r2
 800fd6c:	009b      	lsls	r3, r3, #2
 800fd6e:	4a13      	ldr	r2, [pc, #76]	@ (800fdbc <xTaskRemoveFromEventList+0xb8>)
 800fd70:	441a      	add	r2, r3
 800fd72:	693b      	ldr	r3, [r7, #16]
 800fd74:	3304      	adds	r3, #4
 800fd76:	4619      	mov	r1, r3
 800fd78:	4610      	mov	r0, r2
 800fd7a:	f7fe fade 	bl	800e33a <vListInsertEnd>
 800fd7e:	e005      	b.n	800fd8c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800fd80:	693b      	ldr	r3, [r7, #16]
 800fd82:	3318      	adds	r3, #24
 800fd84:	4619      	mov	r1, r3
 800fd86:	480e      	ldr	r0, [pc, #56]	@ (800fdc0 <xTaskRemoveFromEventList+0xbc>)
 800fd88:	f7fe fad7 	bl	800e33a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800fd8c:	693b      	ldr	r3, [r7, #16]
 800fd8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd90:	4b0c      	ldr	r3, [pc, #48]	@ (800fdc4 <xTaskRemoveFromEventList+0xc0>)
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fd96:	429a      	cmp	r2, r3
 800fd98:	d905      	bls.n	800fda6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800fd9a:	2301      	movs	r3, #1
 800fd9c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800fd9e:	4b0a      	ldr	r3, [pc, #40]	@ (800fdc8 <xTaskRemoveFromEventList+0xc4>)
 800fda0:	2201      	movs	r2, #1
 800fda2:	601a      	str	r2, [r3, #0]
 800fda4:	e001      	b.n	800fdaa <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800fda6:	2300      	movs	r3, #0
 800fda8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800fdaa:	697b      	ldr	r3, [r7, #20]
}
 800fdac:	4618      	mov	r0, r3
 800fdae:	3718      	adds	r7, #24
 800fdb0:	46bd      	mov	sp, r7
 800fdb2:	bd80      	pop	{r7, pc}
 800fdb4:	20005a68 	.word	0x20005a68
 800fdb8:	20005a48 	.word	0x20005a48
 800fdbc:	20005570 	.word	0x20005570
 800fdc0:	20005a00 	.word	0x20005a00
 800fdc4:	2000556c 	.word	0x2000556c
 800fdc8:	20005a54 	.word	0x20005a54

0800fdcc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800fdcc:	b480      	push	{r7}
 800fdce:	b083      	sub	sp, #12
 800fdd0:	af00      	add	r7, sp, #0
 800fdd2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800fdd4:	4b06      	ldr	r3, [pc, #24]	@ (800fdf0 <vTaskInternalSetTimeOutState+0x24>)
 800fdd6:	681a      	ldr	r2, [r3, #0]
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800fddc:	4b05      	ldr	r3, [pc, #20]	@ (800fdf4 <vTaskInternalSetTimeOutState+0x28>)
 800fdde:	681a      	ldr	r2, [r3, #0]
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	605a      	str	r2, [r3, #4]
}
 800fde4:	bf00      	nop
 800fde6:	370c      	adds	r7, #12
 800fde8:	46bd      	mov	sp, r7
 800fdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdee:	4770      	bx	lr
 800fdf0:	20005a58 	.word	0x20005a58
 800fdf4:	20005a44 	.word	0x20005a44

0800fdf8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b088      	sub	sp, #32
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
 800fe00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d10b      	bne.n	800fe20 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800fe08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe0c:	f383 8811 	msr	BASEPRI, r3
 800fe10:	f3bf 8f6f 	isb	sy
 800fe14:	f3bf 8f4f 	dsb	sy
 800fe18:	613b      	str	r3, [r7, #16]
}
 800fe1a:	bf00      	nop
 800fe1c:	bf00      	nop
 800fe1e:	e7fd      	b.n	800fe1c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800fe20:	683b      	ldr	r3, [r7, #0]
 800fe22:	2b00      	cmp	r3, #0
 800fe24:	d10b      	bne.n	800fe3e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800fe26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe2a:	f383 8811 	msr	BASEPRI, r3
 800fe2e:	f3bf 8f6f 	isb	sy
 800fe32:	f3bf 8f4f 	dsb	sy
 800fe36:	60fb      	str	r3, [r7, #12]
}
 800fe38:	bf00      	nop
 800fe3a:	bf00      	nop
 800fe3c:	e7fd      	b.n	800fe3a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800fe3e:	f001 f8bb 	bl	8010fb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800fe42:	4b1d      	ldr	r3, [pc, #116]	@ (800feb8 <xTaskCheckForTimeOut+0xc0>)
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	685b      	ldr	r3, [r3, #4]
 800fe4c:	69ba      	ldr	r2, [r7, #24]
 800fe4e:	1ad3      	subs	r3, r2, r3
 800fe50:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800fe52:	683b      	ldr	r3, [r7, #0]
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe5a:	d102      	bne.n	800fe62 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800fe5c:	2300      	movs	r3, #0
 800fe5e:	61fb      	str	r3, [r7, #28]
 800fe60:	e023      	b.n	800feaa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	681a      	ldr	r2, [r3, #0]
 800fe66:	4b15      	ldr	r3, [pc, #84]	@ (800febc <xTaskCheckForTimeOut+0xc4>)
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	429a      	cmp	r2, r3
 800fe6c:	d007      	beq.n	800fe7e <xTaskCheckForTimeOut+0x86>
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	685b      	ldr	r3, [r3, #4]
 800fe72:	69ba      	ldr	r2, [r7, #24]
 800fe74:	429a      	cmp	r2, r3
 800fe76:	d302      	bcc.n	800fe7e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800fe78:	2301      	movs	r3, #1
 800fe7a:	61fb      	str	r3, [r7, #28]
 800fe7c:	e015      	b.n	800feaa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800fe7e:	683b      	ldr	r3, [r7, #0]
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	697a      	ldr	r2, [r7, #20]
 800fe84:	429a      	cmp	r2, r3
 800fe86:	d20b      	bcs.n	800fea0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800fe88:	683b      	ldr	r3, [r7, #0]
 800fe8a:	681a      	ldr	r2, [r3, #0]
 800fe8c:	697b      	ldr	r3, [r7, #20]
 800fe8e:	1ad2      	subs	r2, r2, r3
 800fe90:	683b      	ldr	r3, [r7, #0]
 800fe92:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800fe94:	6878      	ldr	r0, [r7, #4]
 800fe96:	f7ff ff99 	bl	800fdcc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800fe9a:	2300      	movs	r3, #0
 800fe9c:	61fb      	str	r3, [r7, #28]
 800fe9e:	e004      	b.n	800feaa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800fea0:	683b      	ldr	r3, [r7, #0]
 800fea2:	2200      	movs	r2, #0
 800fea4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800fea6:	2301      	movs	r3, #1
 800fea8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800feaa:	f001 f8b7 	bl	801101c <vPortExitCritical>

	return xReturn;
 800feae:	69fb      	ldr	r3, [r7, #28]
}
 800feb0:	4618      	mov	r0, r3
 800feb2:	3720      	adds	r7, #32
 800feb4:	46bd      	mov	sp, r7
 800feb6:	bd80      	pop	{r7, pc}
 800feb8:	20005a44 	.word	0x20005a44
 800febc:	20005a58 	.word	0x20005a58

0800fec0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800fec0:	b480      	push	{r7}
 800fec2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800fec4:	4b03      	ldr	r3, [pc, #12]	@ (800fed4 <vTaskMissedYield+0x14>)
 800fec6:	2201      	movs	r2, #1
 800fec8:	601a      	str	r2, [r3, #0]
}
 800feca:	bf00      	nop
 800fecc:	46bd      	mov	sp, r7
 800fece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed2:	4770      	bx	lr
 800fed4:	20005a54 	.word	0x20005a54

0800fed8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b082      	sub	sp, #8
 800fedc:	af00      	add	r7, sp, #0
 800fede:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800fee0:	f000 f852 	bl	800ff88 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800fee4:	4b06      	ldr	r3, [pc, #24]	@ (800ff00 <prvIdleTask+0x28>)
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	2b01      	cmp	r3, #1
 800feea:	d9f9      	bls.n	800fee0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800feec:	4b05      	ldr	r3, [pc, #20]	@ (800ff04 <prvIdleTask+0x2c>)
 800feee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fef2:	601a      	str	r2, [r3, #0]
 800fef4:	f3bf 8f4f 	dsb	sy
 800fef8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800fefc:	e7f0      	b.n	800fee0 <prvIdleTask+0x8>
 800fefe:	bf00      	nop
 800ff00:	20005570 	.word	0x20005570
 800ff04:	e000ed04 	.word	0xe000ed04

0800ff08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b082      	sub	sp, #8
 800ff0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ff0e:	2300      	movs	r3, #0
 800ff10:	607b      	str	r3, [r7, #4]
 800ff12:	e00c      	b.n	800ff2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ff14:	687a      	ldr	r2, [r7, #4]
 800ff16:	4613      	mov	r3, r2
 800ff18:	009b      	lsls	r3, r3, #2
 800ff1a:	4413      	add	r3, r2
 800ff1c:	009b      	lsls	r3, r3, #2
 800ff1e:	4a12      	ldr	r2, [pc, #72]	@ (800ff68 <prvInitialiseTaskLists+0x60>)
 800ff20:	4413      	add	r3, r2
 800ff22:	4618      	mov	r0, r3
 800ff24:	f7fe f9dc 	bl	800e2e0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	3301      	adds	r3, #1
 800ff2c:	607b      	str	r3, [r7, #4]
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	2b37      	cmp	r3, #55	@ 0x37
 800ff32:	d9ef      	bls.n	800ff14 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ff34:	480d      	ldr	r0, [pc, #52]	@ (800ff6c <prvInitialiseTaskLists+0x64>)
 800ff36:	f7fe f9d3 	bl	800e2e0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ff3a:	480d      	ldr	r0, [pc, #52]	@ (800ff70 <prvInitialiseTaskLists+0x68>)
 800ff3c:	f7fe f9d0 	bl	800e2e0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ff40:	480c      	ldr	r0, [pc, #48]	@ (800ff74 <prvInitialiseTaskLists+0x6c>)
 800ff42:	f7fe f9cd 	bl	800e2e0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ff46:	480c      	ldr	r0, [pc, #48]	@ (800ff78 <prvInitialiseTaskLists+0x70>)
 800ff48:	f7fe f9ca 	bl	800e2e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ff4c:	480b      	ldr	r0, [pc, #44]	@ (800ff7c <prvInitialiseTaskLists+0x74>)
 800ff4e:	f7fe f9c7 	bl	800e2e0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ff52:	4b0b      	ldr	r3, [pc, #44]	@ (800ff80 <prvInitialiseTaskLists+0x78>)
 800ff54:	4a05      	ldr	r2, [pc, #20]	@ (800ff6c <prvInitialiseTaskLists+0x64>)
 800ff56:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ff58:	4b0a      	ldr	r3, [pc, #40]	@ (800ff84 <prvInitialiseTaskLists+0x7c>)
 800ff5a:	4a05      	ldr	r2, [pc, #20]	@ (800ff70 <prvInitialiseTaskLists+0x68>)
 800ff5c:	601a      	str	r2, [r3, #0]
}
 800ff5e:	bf00      	nop
 800ff60:	3708      	adds	r7, #8
 800ff62:	46bd      	mov	sp, r7
 800ff64:	bd80      	pop	{r7, pc}
 800ff66:	bf00      	nop
 800ff68:	20005570 	.word	0x20005570
 800ff6c:	200059d0 	.word	0x200059d0
 800ff70:	200059e4 	.word	0x200059e4
 800ff74:	20005a00 	.word	0x20005a00
 800ff78:	20005a14 	.word	0x20005a14
 800ff7c:	20005a2c 	.word	0x20005a2c
 800ff80:	200059f8 	.word	0x200059f8
 800ff84:	200059fc 	.word	0x200059fc

0800ff88 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ff88:	b580      	push	{r7, lr}
 800ff8a:	b082      	sub	sp, #8
 800ff8c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ff8e:	e019      	b.n	800ffc4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ff90:	f001 f812 	bl	8010fb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff94:	4b10      	ldr	r3, [pc, #64]	@ (800ffd8 <prvCheckTasksWaitingTermination+0x50>)
 800ff96:	68db      	ldr	r3, [r3, #12]
 800ff98:	68db      	ldr	r3, [r3, #12]
 800ff9a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	3304      	adds	r3, #4
 800ffa0:	4618      	mov	r0, r3
 800ffa2:	f7fe fa27 	bl	800e3f4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ffa6:	4b0d      	ldr	r3, [pc, #52]	@ (800ffdc <prvCheckTasksWaitingTermination+0x54>)
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	3b01      	subs	r3, #1
 800ffac:	4a0b      	ldr	r2, [pc, #44]	@ (800ffdc <prvCheckTasksWaitingTermination+0x54>)
 800ffae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ffb0:	4b0b      	ldr	r3, [pc, #44]	@ (800ffe0 <prvCheckTasksWaitingTermination+0x58>)
 800ffb2:	681b      	ldr	r3, [r3, #0]
 800ffb4:	3b01      	subs	r3, #1
 800ffb6:	4a0a      	ldr	r2, [pc, #40]	@ (800ffe0 <prvCheckTasksWaitingTermination+0x58>)
 800ffb8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ffba:	f001 f82f 	bl	801101c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ffbe:	6878      	ldr	r0, [r7, #4]
 800ffc0:	f000 f848 	bl	8010054 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ffc4:	4b06      	ldr	r3, [pc, #24]	@ (800ffe0 <prvCheckTasksWaitingTermination+0x58>)
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d1e1      	bne.n	800ff90 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ffcc:	bf00      	nop
 800ffce:	bf00      	nop
 800ffd0:	3708      	adds	r7, #8
 800ffd2:	46bd      	mov	sp, r7
 800ffd4:	bd80      	pop	{r7, pc}
 800ffd6:	bf00      	nop
 800ffd8:	20005a14 	.word	0x20005a14
 800ffdc:	20005a40 	.word	0x20005a40
 800ffe0:	20005a28 	.word	0x20005a28

0800ffe4 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800ffe4:	b480      	push	{r7}
 800ffe6:	b085      	sub	sp, #20
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800ffec:	2300      	movs	r3, #0
 800ffee:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800fff0:	e005      	b.n	800fffe <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	3301      	adds	r3, #1
 800fff6:	607b      	str	r3, [r7, #4]
			ulCount++;
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	3301      	adds	r3, #1
 800fffc:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	781b      	ldrb	r3, [r3, #0]
 8010002:	2ba5      	cmp	r3, #165	@ 0xa5
 8010004:	d0f5      	beq.n	800fff2 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	089b      	lsrs	r3, r3, #2
 801000a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	b29b      	uxth	r3, r3
	}
 8010010:	4618      	mov	r0, r3
 8010012:	3714      	adds	r7, #20
 8010014:	46bd      	mov	sp, r7
 8010016:	f85d 7b04 	ldr.w	r7, [sp], #4
 801001a:	4770      	bx	lr

0801001c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 801001c:	b580      	push	{r7, lr}
 801001e:	b086      	sub	sp, #24
 8010020:	af00      	add	r7, sp, #0
 8010022:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	2b00      	cmp	r3, #0
 8010028:	d102      	bne.n	8010030 <uxTaskGetStackHighWaterMark+0x14>
 801002a:	4b09      	ldr	r3, [pc, #36]	@ (8010050 <uxTaskGetStackHighWaterMark+0x34>)
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	e000      	b.n	8010032 <uxTaskGetStackHighWaterMark+0x16>
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8010034:	697b      	ldr	r3, [r7, #20]
 8010036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010038:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 801003a:	6938      	ldr	r0, [r7, #16]
 801003c:	f7ff ffd2 	bl	800ffe4 <prvTaskCheckFreeStackSpace>
 8010040:	4603      	mov	r3, r0
 8010042:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8010044:	68fb      	ldr	r3, [r7, #12]
	}
 8010046:	4618      	mov	r0, r3
 8010048:	3718      	adds	r7, #24
 801004a:	46bd      	mov	sp, r7
 801004c:	bd80      	pop	{r7, pc}
 801004e:	bf00      	nop
 8010050:	2000556c 	.word	0x2000556c

08010054 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010054:	b580      	push	{r7, lr}
 8010056:	b084      	sub	sp, #16
 8010058:	af00      	add	r7, sp, #0
 801005a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	3354      	adds	r3, #84	@ 0x54
 8010060:	4618      	mov	r0, r3
 8010062:	f002 fb63 	bl	801272c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801006c:	2b00      	cmp	r3, #0
 801006e:	d108      	bne.n	8010082 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010074:	4618      	mov	r0, r3
 8010076:	f001 f98f 	bl	8011398 <vPortFree>
				vPortFree( pxTCB );
 801007a:	6878      	ldr	r0, [r7, #4]
 801007c:	f001 f98c 	bl	8011398 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010080:	e019      	b.n	80100b6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8010088:	2b01      	cmp	r3, #1
 801008a:	d103      	bne.n	8010094 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 801008c:	6878      	ldr	r0, [r7, #4]
 801008e:	f001 f983 	bl	8011398 <vPortFree>
	}
 8010092:	e010      	b.n	80100b6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801009a:	2b02      	cmp	r3, #2
 801009c:	d00b      	beq.n	80100b6 <prvDeleteTCB+0x62>
	__asm volatile
 801009e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100a2:	f383 8811 	msr	BASEPRI, r3
 80100a6:	f3bf 8f6f 	isb	sy
 80100aa:	f3bf 8f4f 	dsb	sy
 80100ae:	60fb      	str	r3, [r7, #12]
}
 80100b0:	bf00      	nop
 80100b2:	bf00      	nop
 80100b4:	e7fd      	b.n	80100b2 <prvDeleteTCB+0x5e>
	}
 80100b6:	bf00      	nop
 80100b8:	3710      	adds	r7, #16
 80100ba:	46bd      	mov	sp, r7
 80100bc:	bd80      	pop	{r7, pc}
	...

080100c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80100c0:	b480      	push	{r7}
 80100c2:	b083      	sub	sp, #12
 80100c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80100c6:	4b0c      	ldr	r3, [pc, #48]	@ (80100f8 <prvResetNextTaskUnblockTime+0x38>)
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d104      	bne.n	80100da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80100d0:	4b0a      	ldr	r3, [pc, #40]	@ (80100fc <prvResetNextTaskUnblockTime+0x3c>)
 80100d2:	f04f 32ff 	mov.w	r2, #4294967295
 80100d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80100d8:	e008      	b.n	80100ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80100da:	4b07      	ldr	r3, [pc, #28]	@ (80100f8 <prvResetNextTaskUnblockTime+0x38>)
 80100dc:	681b      	ldr	r3, [r3, #0]
 80100de:	68db      	ldr	r3, [r3, #12]
 80100e0:	68db      	ldr	r3, [r3, #12]
 80100e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	685b      	ldr	r3, [r3, #4]
 80100e8:	4a04      	ldr	r2, [pc, #16]	@ (80100fc <prvResetNextTaskUnblockTime+0x3c>)
 80100ea:	6013      	str	r3, [r2, #0]
}
 80100ec:	bf00      	nop
 80100ee:	370c      	adds	r7, #12
 80100f0:	46bd      	mov	sp, r7
 80100f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f6:	4770      	bx	lr
 80100f8:	200059f8 	.word	0x200059f8
 80100fc:	20005a60 	.word	0x20005a60

08010100 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8010100:	b480      	push	{r7}
 8010102:	b083      	sub	sp, #12
 8010104:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8010106:	4b05      	ldr	r3, [pc, #20]	@ (801011c <xTaskGetCurrentTaskHandle+0x1c>)
 8010108:	681b      	ldr	r3, [r3, #0]
 801010a:	607b      	str	r3, [r7, #4]

		return xReturn;
 801010c:	687b      	ldr	r3, [r7, #4]
	}
 801010e:	4618      	mov	r0, r3
 8010110:	370c      	adds	r7, #12
 8010112:	46bd      	mov	sp, r7
 8010114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010118:	4770      	bx	lr
 801011a:	bf00      	nop
 801011c:	2000556c 	.word	0x2000556c

08010120 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010120:	b480      	push	{r7}
 8010122:	b083      	sub	sp, #12
 8010124:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8010126:	4b0b      	ldr	r3, [pc, #44]	@ (8010154 <xTaskGetSchedulerState+0x34>)
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	2b00      	cmp	r3, #0
 801012c:	d102      	bne.n	8010134 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801012e:	2301      	movs	r3, #1
 8010130:	607b      	str	r3, [r7, #4]
 8010132:	e008      	b.n	8010146 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010134:	4b08      	ldr	r3, [pc, #32]	@ (8010158 <xTaskGetSchedulerState+0x38>)
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	2b00      	cmp	r3, #0
 801013a:	d102      	bne.n	8010142 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801013c:	2302      	movs	r3, #2
 801013e:	607b      	str	r3, [r7, #4]
 8010140:	e001      	b.n	8010146 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010142:	2300      	movs	r3, #0
 8010144:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010146:	687b      	ldr	r3, [r7, #4]
	}
 8010148:	4618      	mov	r0, r3
 801014a:	370c      	adds	r7, #12
 801014c:	46bd      	mov	sp, r7
 801014e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010152:	4770      	bx	lr
 8010154:	20005a4c 	.word	0x20005a4c
 8010158:	20005a68 	.word	0x20005a68

0801015c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801015c:	b580      	push	{r7, lr}
 801015e:	b084      	sub	sp, #16
 8010160:	af00      	add	r7, sp, #0
 8010162:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010168:	2300      	movs	r3, #0
 801016a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	2b00      	cmp	r3, #0
 8010170:	d051      	beq.n	8010216 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010172:	68bb      	ldr	r3, [r7, #8]
 8010174:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010176:	4b2a      	ldr	r3, [pc, #168]	@ (8010220 <xTaskPriorityInherit+0xc4>)
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801017c:	429a      	cmp	r2, r3
 801017e:	d241      	bcs.n	8010204 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010180:	68bb      	ldr	r3, [r7, #8]
 8010182:	699b      	ldr	r3, [r3, #24]
 8010184:	2b00      	cmp	r3, #0
 8010186:	db06      	blt.n	8010196 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010188:	4b25      	ldr	r3, [pc, #148]	@ (8010220 <xTaskPriorityInherit+0xc4>)
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801018e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010192:	68bb      	ldr	r3, [r7, #8]
 8010194:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010196:	68bb      	ldr	r3, [r7, #8]
 8010198:	6959      	ldr	r1, [r3, #20]
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801019e:	4613      	mov	r3, r2
 80101a0:	009b      	lsls	r3, r3, #2
 80101a2:	4413      	add	r3, r2
 80101a4:	009b      	lsls	r3, r3, #2
 80101a6:	4a1f      	ldr	r2, [pc, #124]	@ (8010224 <xTaskPriorityInherit+0xc8>)
 80101a8:	4413      	add	r3, r2
 80101aa:	4299      	cmp	r1, r3
 80101ac:	d122      	bne.n	80101f4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80101ae:	68bb      	ldr	r3, [r7, #8]
 80101b0:	3304      	adds	r3, #4
 80101b2:	4618      	mov	r0, r3
 80101b4:	f7fe f91e 	bl	800e3f4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80101b8:	4b19      	ldr	r3, [pc, #100]	@ (8010220 <xTaskPriorityInherit+0xc4>)
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101be:	68bb      	ldr	r3, [r7, #8]
 80101c0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80101c2:	68bb      	ldr	r3, [r7, #8]
 80101c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101c6:	4b18      	ldr	r3, [pc, #96]	@ (8010228 <xTaskPriorityInherit+0xcc>)
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	429a      	cmp	r2, r3
 80101cc:	d903      	bls.n	80101d6 <xTaskPriorityInherit+0x7a>
 80101ce:	68bb      	ldr	r3, [r7, #8]
 80101d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80101d2:	4a15      	ldr	r2, [pc, #84]	@ (8010228 <xTaskPriorityInherit+0xcc>)
 80101d4:	6013      	str	r3, [r2, #0]
 80101d6:	68bb      	ldr	r3, [r7, #8]
 80101d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101da:	4613      	mov	r3, r2
 80101dc:	009b      	lsls	r3, r3, #2
 80101de:	4413      	add	r3, r2
 80101e0:	009b      	lsls	r3, r3, #2
 80101e2:	4a10      	ldr	r2, [pc, #64]	@ (8010224 <xTaskPriorityInherit+0xc8>)
 80101e4:	441a      	add	r2, r3
 80101e6:	68bb      	ldr	r3, [r7, #8]
 80101e8:	3304      	adds	r3, #4
 80101ea:	4619      	mov	r1, r3
 80101ec:	4610      	mov	r0, r2
 80101ee:	f7fe f8a4 	bl	800e33a <vListInsertEnd>
 80101f2:	e004      	b.n	80101fe <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80101f4:	4b0a      	ldr	r3, [pc, #40]	@ (8010220 <xTaskPriorityInherit+0xc4>)
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80101fa:	68bb      	ldr	r3, [r7, #8]
 80101fc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80101fe:	2301      	movs	r3, #1
 8010200:	60fb      	str	r3, [r7, #12]
 8010202:	e008      	b.n	8010216 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010204:	68bb      	ldr	r3, [r7, #8]
 8010206:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010208:	4b05      	ldr	r3, [pc, #20]	@ (8010220 <xTaskPriorityInherit+0xc4>)
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801020e:	429a      	cmp	r2, r3
 8010210:	d201      	bcs.n	8010216 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010212:	2301      	movs	r3, #1
 8010214:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010216:	68fb      	ldr	r3, [r7, #12]
	}
 8010218:	4618      	mov	r0, r3
 801021a:	3710      	adds	r7, #16
 801021c:	46bd      	mov	sp, r7
 801021e:	bd80      	pop	{r7, pc}
 8010220:	2000556c 	.word	0x2000556c
 8010224:	20005570 	.word	0x20005570
 8010228:	20005a48 	.word	0x20005a48

0801022c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801022c:	b580      	push	{r7, lr}
 801022e:	b086      	sub	sp, #24
 8010230:	af00      	add	r7, sp, #0
 8010232:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010238:	2300      	movs	r3, #0
 801023a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	2b00      	cmp	r3, #0
 8010240:	d058      	beq.n	80102f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010242:	4b2f      	ldr	r3, [pc, #188]	@ (8010300 <xTaskPriorityDisinherit+0xd4>)
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	693a      	ldr	r2, [r7, #16]
 8010248:	429a      	cmp	r2, r3
 801024a:	d00b      	beq.n	8010264 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801024c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010250:	f383 8811 	msr	BASEPRI, r3
 8010254:	f3bf 8f6f 	isb	sy
 8010258:	f3bf 8f4f 	dsb	sy
 801025c:	60fb      	str	r3, [r7, #12]
}
 801025e:	bf00      	nop
 8010260:	bf00      	nop
 8010262:	e7fd      	b.n	8010260 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010264:	693b      	ldr	r3, [r7, #16]
 8010266:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010268:	2b00      	cmp	r3, #0
 801026a:	d10b      	bne.n	8010284 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 801026c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010270:	f383 8811 	msr	BASEPRI, r3
 8010274:	f3bf 8f6f 	isb	sy
 8010278:	f3bf 8f4f 	dsb	sy
 801027c:	60bb      	str	r3, [r7, #8]
}
 801027e:	bf00      	nop
 8010280:	bf00      	nop
 8010282:	e7fd      	b.n	8010280 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010284:	693b      	ldr	r3, [r7, #16]
 8010286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010288:	1e5a      	subs	r2, r3, #1
 801028a:	693b      	ldr	r3, [r7, #16]
 801028c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801028e:	693b      	ldr	r3, [r7, #16]
 8010290:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010292:	693b      	ldr	r3, [r7, #16]
 8010294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010296:	429a      	cmp	r2, r3
 8010298:	d02c      	beq.n	80102f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801029a:	693b      	ldr	r3, [r7, #16]
 801029c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d128      	bne.n	80102f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80102a2:	693b      	ldr	r3, [r7, #16]
 80102a4:	3304      	adds	r3, #4
 80102a6:	4618      	mov	r0, r3
 80102a8:	f7fe f8a4 	bl	800e3f4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80102ac:	693b      	ldr	r3, [r7, #16]
 80102ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80102b0:	693b      	ldr	r3, [r7, #16]
 80102b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80102b4:	693b      	ldr	r3, [r7, #16]
 80102b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80102bc:	693b      	ldr	r3, [r7, #16]
 80102be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80102c0:	693b      	ldr	r3, [r7, #16]
 80102c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102c4:	4b0f      	ldr	r3, [pc, #60]	@ (8010304 <xTaskPriorityDisinherit+0xd8>)
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	429a      	cmp	r2, r3
 80102ca:	d903      	bls.n	80102d4 <xTaskPriorityDisinherit+0xa8>
 80102cc:	693b      	ldr	r3, [r7, #16]
 80102ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102d0:	4a0c      	ldr	r2, [pc, #48]	@ (8010304 <xTaskPriorityDisinherit+0xd8>)
 80102d2:	6013      	str	r3, [r2, #0]
 80102d4:	693b      	ldr	r3, [r7, #16]
 80102d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102d8:	4613      	mov	r3, r2
 80102da:	009b      	lsls	r3, r3, #2
 80102dc:	4413      	add	r3, r2
 80102de:	009b      	lsls	r3, r3, #2
 80102e0:	4a09      	ldr	r2, [pc, #36]	@ (8010308 <xTaskPriorityDisinherit+0xdc>)
 80102e2:	441a      	add	r2, r3
 80102e4:	693b      	ldr	r3, [r7, #16]
 80102e6:	3304      	adds	r3, #4
 80102e8:	4619      	mov	r1, r3
 80102ea:	4610      	mov	r0, r2
 80102ec:	f7fe f825 	bl	800e33a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80102f0:	2301      	movs	r3, #1
 80102f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80102f4:	697b      	ldr	r3, [r7, #20]
	}
 80102f6:	4618      	mov	r0, r3
 80102f8:	3718      	adds	r7, #24
 80102fa:	46bd      	mov	sp, r7
 80102fc:	bd80      	pop	{r7, pc}
 80102fe:	bf00      	nop
 8010300:	2000556c 	.word	0x2000556c
 8010304:	20005a48 	.word	0x20005a48
 8010308:	20005570 	.word	0x20005570

0801030c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801030c:	b580      	push	{r7, lr}
 801030e:	b088      	sub	sp, #32
 8010310:	af00      	add	r7, sp, #0
 8010312:	6078      	str	r0, [r7, #4]
 8010314:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801031a:	2301      	movs	r3, #1
 801031c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d06c      	beq.n	80103fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010324:	69bb      	ldr	r3, [r7, #24]
 8010326:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010328:	2b00      	cmp	r3, #0
 801032a:	d10b      	bne.n	8010344 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 801032c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010330:	f383 8811 	msr	BASEPRI, r3
 8010334:	f3bf 8f6f 	isb	sy
 8010338:	f3bf 8f4f 	dsb	sy
 801033c:	60fb      	str	r3, [r7, #12]
}
 801033e:	bf00      	nop
 8010340:	bf00      	nop
 8010342:	e7fd      	b.n	8010340 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010344:	69bb      	ldr	r3, [r7, #24]
 8010346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010348:	683a      	ldr	r2, [r7, #0]
 801034a:	429a      	cmp	r2, r3
 801034c:	d902      	bls.n	8010354 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801034e:	683b      	ldr	r3, [r7, #0]
 8010350:	61fb      	str	r3, [r7, #28]
 8010352:	e002      	b.n	801035a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010354:	69bb      	ldr	r3, [r7, #24]
 8010356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010358:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801035a:	69bb      	ldr	r3, [r7, #24]
 801035c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801035e:	69fa      	ldr	r2, [r7, #28]
 8010360:	429a      	cmp	r2, r3
 8010362:	d04c      	beq.n	80103fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010364:	69bb      	ldr	r3, [r7, #24]
 8010366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010368:	697a      	ldr	r2, [r7, #20]
 801036a:	429a      	cmp	r2, r3
 801036c:	d147      	bne.n	80103fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801036e:	4b26      	ldr	r3, [pc, #152]	@ (8010408 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	69ba      	ldr	r2, [r7, #24]
 8010374:	429a      	cmp	r2, r3
 8010376:	d10b      	bne.n	8010390 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8010378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801037c:	f383 8811 	msr	BASEPRI, r3
 8010380:	f3bf 8f6f 	isb	sy
 8010384:	f3bf 8f4f 	dsb	sy
 8010388:	60bb      	str	r3, [r7, #8]
}
 801038a:	bf00      	nop
 801038c:	bf00      	nop
 801038e:	e7fd      	b.n	801038c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010390:	69bb      	ldr	r3, [r7, #24]
 8010392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010394:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010396:	69bb      	ldr	r3, [r7, #24]
 8010398:	69fa      	ldr	r2, [r7, #28]
 801039a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801039c:	69bb      	ldr	r3, [r7, #24]
 801039e:	699b      	ldr	r3, [r3, #24]
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	db04      	blt.n	80103ae <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80103a4:	69fb      	ldr	r3, [r7, #28]
 80103a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80103aa:	69bb      	ldr	r3, [r7, #24]
 80103ac:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80103ae:	69bb      	ldr	r3, [r7, #24]
 80103b0:	6959      	ldr	r1, [r3, #20]
 80103b2:	693a      	ldr	r2, [r7, #16]
 80103b4:	4613      	mov	r3, r2
 80103b6:	009b      	lsls	r3, r3, #2
 80103b8:	4413      	add	r3, r2
 80103ba:	009b      	lsls	r3, r3, #2
 80103bc:	4a13      	ldr	r2, [pc, #76]	@ (801040c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80103be:	4413      	add	r3, r2
 80103c0:	4299      	cmp	r1, r3
 80103c2:	d11c      	bne.n	80103fe <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80103c4:	69bb      	ldr	r3, [r7, #24]
 80103c6:	3304      	adds	r3, #4
 80103c8:	4618      	mov	r0, r3
 80103ca:	f7fe f813 	bl	800e3f4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80103ce:	69bb      	ldr	r3, [r7, #24]
 80103d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103d2:	4b0f      	ldr	r3, [pc, #60]	@ (8010410 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	429a      	cmp	r2, r3
 80103d8:	d903      	bls.n	80103e2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80103da:	69bb      	ldr	r3, [r7, #24]
 80103dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103de:	4a0c      	ldr	r2, [pc, #48]	@ (8010410 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80103e0:	6013      	str	r3, [r2, #0]
 80103e2:	69bb      	ldr	r3, [r7, #24]
 80103e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103e6:	4613      	mov	r3, r2
 80103e8:	009b      	lsls	r3, r3, #2
 80103ea:	4413      	add	r3, r2
 80103ec:	009b      	lsls	r3, r3, #2
 80103ee:	4a07      	ldr	r2, [pc, #28]	@ (801040c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80103f0:	441a      	add	r2, r3
 80103f2:	69bb      	ldr	r3, [r7, #24]
 80103f4:	3304      	adds	r3, #4
 80103f6:	4619      	mov	r1, r3
 80103f8:	4610      	mov	r0, r2
 80103fa:	f7fd ff9e 	bl	800e33a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80103fe:	bf00      	nop
 8010400:	3720      	adds	r7, #32
 8010402:	46bd      	mov	sp, r7
 8010404:	bd80      	pop	{r7, pc}
 8010406:	bf00      	nop
 8010408:	2000556c 	.word	0x2000556c
 801040c:	20005570 	.word	0x20005570
 8010410:	20005a48 	.word	0x20005a48

08010414 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010414:	b480      	push	{r7}
 8010416:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010418:	4b07      	ldr	r3, [pc, #28]	@ (8010438 <pvTaskIncrementMutexHeldCount+0x24>)
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	2b00      	cmp	r3, #0
 801041e:	d004      	beq.n	801042a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010420:	4b05      	ldr	r3, [pc, #20]	@ (8010438 <pvTaskIncrementMutexHeldCount+0x24>)
 8010422:	681b      	ldr	r3, [r3, #0]
 8010424:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010426:	3201      	adds	r2, #1
 8010428:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 801042a:	4b03      	ldr	r3, [pc, #12]	@ (8010438 <pvTaskIncrementMutexHeldCount+0x24>)
 801042c:	681b      	ldr	r3, [r3, #0]
	}
 801042e:	4618      	mov	r0, r3
 8010430:	46bd      	mov	sp, r7
 8010432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010436:	4770      	bx	lr
 8010438:	2000556c 	.word	0x2000556c

0801043c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 801043c:	b580      	push	{r7, lr}
 801043e:	b084      	sub	sp, #16
 8010440:	af00      	add	r7, sp, #0
 8010442:	6078      	str	r0, [r7, #4]
 8010444:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8010446:	f000 fdb7 	bl	8010fb8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 801044a:	4b20      	ldr	r3, [pc, #128]	@ (80104cc <ulTaskNotifyTake+0x90>)
 801044c:	681b      	ldr	r3, [r3, #0]
 801044e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010452:	2b00      	cmp	r3, #0
 8010454:	d113      	bne.n	801047e <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010456:	4b1d      	ldr	r3, [pc, #116]	@ (80104cc <ulTaskNotifyTake+0x90>)
 8010458:	681b      	ldr	r3, [r3, #0]
 801045a:	2201      	movs	r2, #1
 801045c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8010460:	683b      	ldr	r3, [r7, #0]
 8010462:	2b00      	cmp	r3, #0
 8010464:	d00b      	beq.n	801047e <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010466:	2101      	movs	r1, #1
 8010468:	6838      	ldr	r0, [r7, #0]
 801046a:	f000 f8c9 	bl	8010600 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801046e:	4b18      	ldr	r3, [pc, #96]	@ (80104d0 <ulTaskNotifyTake+0x94>)
 8010470:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010474:	601a      	str	r2, [r3, #0]
 8010476:	f3bf 8f4f 	dsb	sy
 801047a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801047e:	f000 fdcd 	bl	801101c <vPortExitCritical>

		taskENTER_CRITICAL();
 8010482:	f000 fd99 	bl	8010fb8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8010486:	4b11      	ldr	r3, [pc, #68]	@ (80104cc <ulTaskNotifyTake+0x90>)
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801048e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8010490:	68fb      	ldr	r3, [r7, #12]
 8010492:	2b00      	cmp	r3, #0
 8010494:	d00e      	beq.n	80104b4 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	2b00      	cmp	r3, #0
 801049a:	d005      	beq.n	80104a8 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 801049c:	4b0b      	ldr	r3, [pc, #44]	@ (80104cc <ulTaskNotifyTake+0x90>)
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	2200      	movs	r2, #0
 80104a2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80104a6:	e005      	b.n	80104b4 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80104a8:	4b08      	ldr	r3, [pc, #32]	@ (80104cc <ulTaskNotifyTake+0x90>)
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	68fa      	ldr	r2, [r7, #12]
 80104ae:	3a01      	subs	r2, #1
 80104b0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80104b4:	4b05      	ldr	r3, [pc, #20]	@ (80104cc <ulTaskNotifyTake+0x90>)
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	2200      	movs	r2, #0
 80104ba:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80104be:	f000 fdad 	bl	801101c <vPortExitCritical>

		return ulReturn;
 80104c2:	68fb      	ldr	r3, [r7, #12]
	}
 80104c4:	4618      	mov	r0, r3
 80104c6:	3710      	adds	r7, #16
 80104c8:	46bd      	mov	sp, r7
 80104ca:	bd80      	pop	{r7, pc}
 80104cc:	2000556c 	.word	0x2000556c
 80104d0:	e000ed04 	.word	0xe000ed04

080104d4 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b08a      	sub	sp, #40	@ 0x28
 80104d8:	af00      	add	r7, sp, #0
 80104da:	6078      	str	r0, [r7, #4]
 80104dc:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80104de:	687b      	ldr	r3, [r7, #4]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d10b      	bne.n	80104fc <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 80104e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104e8:	f383 8811 	msr	BASEPRI, r3
 80104ec:	f3bf 8f6f 	isb	sy
 80104f0:	f3bf 8f4f 	dsb	sy
 80104f4:	61bb      	str	r3, [r7, #24]
}
 80104f6:	bf00      	nop
 80104f8:	bf00      	nop
 80104fa:	e7fd      	b.n	80104f8 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80104fc:	f000 fe3c 	bl	8011178 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8010504:	f3ef 8211 	mrs	r2, BASEPRI
 8010508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801050c:	f383 8811 	msr	BASEPRI, r3
 8010510:	f3bf 8f6f 	isb	sy
 8010514:	f3bf 8f4f 	dsb	sy
 8010518:	617a      	str	r2, [r7, #20]
 801051a:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801051c:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801051e:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010522:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8010526:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801052a:	2202      	movs	r2, #2
 801052c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8010530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010532:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010536:	1c5a      	adds	r2, r3, #1
 8010538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801053a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801053e:	7ffb      	ldrb	r3, [r7, #31]
 8010540:	2b01      	cmp	r3, #1
 8010542:	d147      	bne.n	80105d4 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010548:	2b00      	cmp	r3, #0
 801054a:	d00b      	beq.n	8010564 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 801054c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010550:	f383 8811 	msr	BASEPRI, r3
 8010554:	f3bf 8f6f 	isb	sy
 8010558:	f3bf 8f4f 	dsb	sy
 801055c:	60fb      	str	r3, [r7, #12]
}
 801055e:	bf00      	nop
 8010560:	bf00      	nop
 8010562:	e7fd      	b.n	8010560 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010564:	4b20      	ldr	r3, [pc, #128]	@ (80105e8 <vTaskNotifyGiveFromISR+0x114>)
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d11d      	bne.n	80105a8 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801056c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801056e:	3304      	adds	r3, #4
 8010570:	4618      	mov	r0, r3
 8010572:	f7fd ff3f 	bl	800e3f4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801057a:	4b1c      	ldr	r3, [pc, #112]	@ (80105ec <vTaskNotifyGiveFromISR+0x118>)
 801057c:	681b      	ldr	r3, [r3, #0]
 801057e:	429a      	cmp	r2, r3
 8010580:	d903      	bls.n	801058a <vTaskNotifyGiveFromISR+0xb6>
 8010582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010586:	4a19      	ldr	r2, [pc, #100]	@ (80105ec <vTaskNotifyGiveFromISR+0x118>)
 8010588:	6013      	str	r3, [r2, #0]
 801058a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801058c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801058e:	4613      	mov	r3, r2
 8010590:	009b      	lsls	r3, r3, #2
 8010592:	4413      	add	r3, r2
 8010594:	009b      	lsls	r3, r3, #2
 8010596:	4a16      	ldr	r2, [pc, #88]	@ (80105f0 <vTaskNotifyGiveFromISR+0x11c>)
 8010598:	441a      	add	r2, r3
 801059a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801059c:	3304      	adds	r3, #4
 801059e:	4619      	mov	r1, r3
 80105a0:	4610      	mov	r0, r2
 80105a2:	f7fd feca 	bl	800e33a <vListInsertEnd>
 80105a6:	e005      	b.n	80105b4 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80105a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105aa:	3318      	adds	r3, #24
 80105ac:	4619      	mov	r1, r3
 80105ae:	4811      	ldr	r0, [pc, #68]	@ (80105f4 <vTaskNotifyGiveFromISR+0x120>)
 80105b0:	f7fd fec3 	bl	800e33a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80105b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80105b8:	4b0f      	ldr	r3, [pc, #60]	@ (80105f8 <vTaskNotifyGiveFromISR+0x124>)
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105be:	429a      	cmp	r2, r3
 80105c0:	d908      	bls.n	80105d4 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80105c2:	683b      	ldr	r3, [r7, #0]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d002      	beq.n	80105ce <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80105c8:	683b      	ldr	r3, [r7, #0]
 80105ca:	2201      	movs	r2, #1
 80105cc:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80105ce:	4b0b      	ldr	r3, [pc, #44]	@ (80105fc <vTaskNotifyGiveFromISR+0x128>)
 80105d0:	2201      	movs	r2, #1
 80105d2:	601a      	str	r2, [r3, #0]
 80105d4:	6a3b      	ldr	r3, [r7, #32]
 80105d6:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80105d8:	68bb      	ldr	r3, [r7, #8]
 80105da:	f383 8811 	msr	BASEPRI, r3
}
 80105de:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80105e0:	bf00      	nop
 80105e2:	3728      	adds	r7, #40	@ 0x28
 80105e4:	46bd      	mov	sp, r7
 80105e6:	bd80      	pop	{r7, pc}
 80105e8:	20005a68 	.word	0x20005a68
 80105ec:	20005a48 	.word	0x20005a48
 80105f0:	20005570 	.word	0x20005570
 80105f4:	20005a00 	.word	0x20005a00
 80105f8:	2000556c 	.word	0x2000556c
 80105fc:	20005a54 	.word	0x20005a54

08010600 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010600:	b580      	push	{r7, lr}
 8010602:	b084      	sub	sp, #16
 8010604:	af00      	add	r7, sp, #0
 8010606:	6078      	str	r0, [r7, #4]
 8010608:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801060a:	4b21      	ldr	r3, [pc, #132]	@ (8010690 <prvAddCurrentTaskToDelayedList+0x90>)
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010610:	4b20      	ldr	r3, [pc, #128]	@ (8010694 <prvAddCurrentTaskToDelayedList+0x94>)
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	3304      	adds	r3, #4
 8010616:	4618      	mov	r0, r3
 8010618:	f7fd feec 	bl	800e3f4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010622:	d10a      	bne.n	801063a <prvAddCurrentTaskToDelayedList+0x3a>
 8010624:	683b      	ldr	r3, [r7, #0]
 8010626:	2b00      	cmp	r3, #0
 8010628:	d007      	beq.n	801063a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801062a:	4b1a      	ldr	r3, [pc, #104]	@ (8010694 <prvAddCurrentTaskToDelayedList+0x94>)
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	3304      	adds	r3, #4
 8010630:	4619      	mov	r1, r3
 8010632:	4819      	ldr	r0, [pc, #100]	@ (8010698 <prvAddCurrentTaskToDelayedList+0x98>)
 8010634:	f7fd fe81 	bl	800e33a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010638:	e026      	b.n	8010688 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801063a:	68fa      	ldr	r2, [r7, #12]
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	4413      	add	r3, r2
 8010640:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010642:	4b14      	ldr	r3, [pc, #80]	@ (8010694 <prvAddCurrentTaskToDelayedList+0x94>)
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	68ba      	ldr	r2, [r7, #8]
 8010648:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801064a:	68ba      	ldr	r2, [r7, #8]
 801064c:	68fb      	ldr	r3, [r7, #12]
 801064e:	429a      	cmp	r2, r3
 8010650:	d209      	bcs.n	8010666 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010652:	4b12      	ldr	r3, [pc, #72]	@ (801069c <prvAddCurrentTaskToDelayedList+0x9c>)
 8010654:	681a      	ldr	r2, [r3, #0]
 8010656:	4b0f      	ldr	r3, [pc, #60]	@ (8010694 <prvAddCurrentTaskToDelayedList+0x94>)
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	3304      	adds	r3, #4
 801065c:	4619      	mov	r1, r3
 801065e:	4610      	mov	r0, r2
 8010660:	f7fd fe8f 	bl	800e382 <vListInsert>
}
 8010664:	e010      	b.n	8010688 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010666:	4b0e      	ldr	r3, [pc, #56]	@ (80106a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010668:	681a      	ldr	r2, [r3, #0]
 801066a:	4b0a      	ldr	r3, [pc, #40]	@ (8010694 <prvAddCurrentTaskToDelayedList+0x94>)
 801066c:	681b      	ldr	r3, [r3, #0]
 801066e:	3304      	adds	r3, #4
 8010670:	4619      	mov	r1, r3
 8010672:	4610      	mov	r0, r2
 8010674:	f7fd fe85 	bl	800e382 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010678:	4b0a      	ldr	r3, [pc, #40]	@ (80106a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	68ba      	ldr	r2, [r7, #8]
 801067e:	429a      	cmp	r2, r3
 8010680:	d202      	bcs.n	8010688 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010682:	4a08      	ldr	r2, [pc, #32]	@ (80106a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010684:	68bb      	ldr	r3, [r7, #8]
 8010686:	6013      	str	r3, [r2, #0]
}
 8010688:	bf00      	nop
 801068a:	3710      	adds	r7, #16
 801068c:	46bd      	mov	sp, r7
 801068e:	bd80      	pop	{r7, pc}
 8010690:	20005a44 	.word	0x20005a44
 8010694:	2000556c 	.word	0x2000556c
 8010698:	20005a2c 	.word	0x20005a2c
 801069c:	200059fc 	.word	0x200059fc
 80106a0:	200059f8 	.word	0x200059f8
 80106a4:	20005a60 	.word	0x20005a60

080106a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80106a8:	b580      	push	{r7, lr}
 80106aa:	b08a      	sub	sp, #40	@ 0x28
 80106ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80106ae:	2300      	movs	r3, #0
 80106b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80106b2:	f000 fb13 	bl	8010cdc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80106b6:	4b1d      	ldr	r3, [pc, #116]	@ (801072c <xTimerCreateTimerTask+0x84>)
 80106b8:	681b      	ldr	r3, [r3, #0]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d021      	beq.n	8010702 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80106be:	2300      	movs	r3, #0
 80106c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80106c2:	2300      	movs	r3, #0
 80106c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80106c6:	1d3a      	adds	r2, r7, #4
 80106c8:	f107 0108 	add.w	r1, r7, #8
 80106cc:	f107 030c 	add.w	r3, r7, #12
 80106d0:	4618      	mov	r0, r3
 80106d2:	f7fd fdeb 	bl	800e2ac <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80106d6:	6879      	ldr	r1, [r7, #4]
 80106d8:	68bb      	ldr	r3, [r7, #8]
 80106da:	68fa      	ldr	r2, [r7, #12]
 80106dc:	9202      	str	r2, [sp, #8]
 80106de:	9301      	str	r3, [sp, #4]
 80106e0:	2302      	movs	r3, #2
 80106e2:	9300      	str	r3, [sp, #0]
 80106e4:	2300      	movs	r3, #0
 80106e6:	460a      	mov	r2, r1
 80106e8:	4911      	ldr	r1, [pc, #68]	@ (8010730 <xTimerCreateTimerTask+0x88>)
 80106ea:	4812      	ldr	r0, [pc, #72]	@ (8010734 <xTimerCreateTimerTask+0x8c>)
 80106ec:	f7fe fdc2 	bl	800f274 <xTaskCreateStatic>
 80106f0:	4603      	mov	r3, r0
 80106f2:	4a11      	ldr	r2, [pc, #68]	@ (8010738 <xTimerCreateTimerTask+0x90>)
 80106f4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80106f6:	4b10      	ldr	r3, [pc, #64]	@ (8010738 <xTimerCreateTimerTask+0x90>)
 80106f8:	681b      	ldr	r3, [r3, #0]
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d001      	beq.n	8010702 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80106fe:	2301      	movs	r3, #1
 8010700:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010702:	697b      	ldr	r3, [r7, #20]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d10b      	bne.n	8010720 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010708:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801070c:	f383 8811 	msr	BASEPRI, r3
 8010710:	f3bf 8f6f 	isb	sy
 8010714:	f3bf 8f4f 	dsb	sy
 8010718:	613b      	str	r3, [r7, #16]
}
 801071a:	bf00      	nop
 801071c:	bf00      	nop
 801071e:	e7fd      	b.n	801071c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010720:	697b      	ldr	r3, [r7, #20]
}
 8010722:	4618      	mov	r0, r3
 8010724:	3718      	adds	r7, #24
 8010726:	46bd      	mov	sp, r7
 8010728:	bd80      	pop	{r7, pc}
 801072a:	bf00      	nop
 801072c:	20005a9c 	.word	0x20005a9c
 8010730:	0801666c 	.word	0x0801666c
 8010734:	08010875 	.word	0x08010875
 8010738:	20005aa0 	.word	0x20005aa0

0801073c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801073c:	b580      	push	{r7, lr}
 801073e:	b08a      	sub	sp, #40	@ 0x28
 8010740:	af00      	add	r7, sp, #0
 8010742:	60f8      	str	r0, [r7, #12]
 8010744:	60b9      	str	r1, [r7, #8]
 8010746:	607a      	str	r2, [r7, #4]
 8010748:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801074a:	2300      	movs	r3, #0
 801074c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	2b00      	cmp	r3, #0
 8010752:	d10b      	bne.n	801076c <xTimerGenericCommand+0x30>
	__asm volatile
 8010754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010758:	f383 8811 	msr	BASEPRI, r3
 801075c:	f3bf 8f6f 	isb	sy
 8010760:	f3bf 8f4f 	dsb	sy
 8010764:	623b      	str	r3, [r7, #32]
}
 8010766:	bf00      	nop
 8010768:	bf00      	nop
 801076a:	e7fd      	b.n	8010768 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801076c:	4b19      	ldr	r3, [pc, #100]	@ (80107d4 <xTimerGenericCommand+0x98>)
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	2b00      	cmp	r3, #0
 8010772:	d02a      	beq.n	80107ca <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010774:	68bb      	ldr	r3, [r7, #8]
 8010776:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010780:	68bb      	ldr	r3, [r7, #8]
 8010782:	2b05      	cmp	r3, #5
 8010784:	dc18      	bgt.n	80107b8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010786:	f7ff fccb 	bl	8010120 <xTaskGetSchedulerState>
 801078a:	4603      	mov	r3, r0
 801078c:	2b02      	cmp	r3, #2
 801078e:	d109      	bne.n	80107a4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010790:	4b10      	ldr	r3, [pc, #64]	@ (80107d4 <xTimerGenericCommand+0x98>)
 8010792:	6818      	ldr	r0, [r3, #0]
 8010794:	f107 0110 	add.w	r1, r7, #16
 8010798:	2300      	movs	r3, #0
 801079a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801079c:	f7fe f852 	bl	800e844 <xQueueGenericSend>
 80107a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80107a2:	e012      	b.n	80107ca <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80107a4:	4b0b      	ldr	r3, [pc, #44]	@ (80107d4 <xTimerGenericCommand+0x98>)
 80107a6:	6818      	ldr	r0, [r3, #0]
 80107a8:	f107 0110 	add.w	r1, r7, #16
 80107ac:	2300      	movs	r3, #0
 80107ae:	2200      	movs	r2, #0
 80107b0:	f7fe f848 	bl	800e844 <xQueueGenericSend>
 80107b4:	6278      	str	r0, [r7, #36]	@ 0x24
 80107b6:	e008      	b.n	80107ca <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80107b8:	4b06      	ldr	r3, [pc, #24]	@ (80107d4 <xTimerGenericCommand+0x98>)
 80107ba:	6818      	ldr	r0, [r3, #0]
 80107bc:	f107 0110 	add.w	r1, r7, #16
 80107c0:	2300      	movs	r3, #0
 80107c2:	683a      	ldr	r2, [r7, #0]
 80107c4:	f7fe f940 	bl	800ea48 <xQueueGenericSendFromISR>
 80107c8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80107ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80107cc:	4618      	mov	r0, r3
 80107ce:	3728      	adds	r7, #40	@ 0x28
 80107d0:	46bd      	mov	sp, r7
 80107d2:	bd80      	pop	{r7, pc}
 80107d4:	20005a9c 	.word	0x20005a9c

080107d8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80107d8:	b580      	push	{r7, lr}
 80107da:	b088      	sub	sp, #32
 80107dc:	af02      	add	r7, sp, #8
 80107de:	6078      	str	r0, [r7, #4]
 80107e0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80107e2:	4b23      	ldr	r3, [pc, #140]	@ (8010870 <prvProcessExpiredTimer+0x98>)
 80107e4:	681b      	ldr	r3, [r3, #0]
 80107e6:	68db      	ldr	r3, [r3, #12]
 80107e8:	68db      	ldr	r3, [r3, #12]
 80107ea:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80107ec:	697b      	ldr	r3, [r7, #20]
 80107ee:	3304      	adds	r3, #4
 80107f0:	4618      	mov	r0, r3
 80107f2:	f7fd fdff 	bl	800e3f4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80107f6:	697b      	ldr	r3, [r7, #20]
 80107f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80107fc:	f003 0304 	and.w	r3, r3, #4
 8010800:	2b00      	cmp	r3, #0
 8010802:	d023      	beq.n	801084c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010804:	697b      	ldr	r3, [r7, #20]
 8010806:	699a      	ldr	r2, [r3, #24]
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	18d1      	adds	r1, r2, r3
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	683a      	ldr	r2, [r7, #0]
 8010810:	6978      	ldr	r0, [r7, #20]
 8010812:	f000 f8d5 	bl	80109c0 <prvInsertTimerInActiveList>
 8010816:	4603      	mov	r3, r0
 8010818:	2b00      	cmp	r3, #0
 801081a:	d020      	beq.n	801085e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801081c:	2300      	movs	r3, #0
 801081e:	9300      	str	r3, [sp, #0]
 8010820:	2300      	movs	r3, #0
 8010822:	687a      	ldr	r2, [r7, #4]
 8010824:	2100      	movs	r1, #0
 8010826:	6978      	ldr	r0, [r7, #20]
 8010828:	f7ff ff88 	bl	801073c <xTimerGenericCommand>
 801082c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801082e:	693b      	ldr	r3, [r7, #16]
 8010830:	2b00      	cmp	r3, #0
 8010832:	d114      	bne.n	801085e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010838:	f383 8811 	msr	BASEPRI, r3
 801083c:	f3bf 8f6f 	isb	sy
 8010840:	f3bf 8f4f 	dsb	sy
 8010844:	60fb      	str	r3, [r7, #12]
}
 8010846:	bf00      	nop
 8010848:	bf00      	nop
 801084a:	e7fd      	b.n	8010848 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801084c:	697b      	ldr	r3, [r7, #20]
 801084e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010852:	f023 0301 	bic.w	r3, r3, #1
 8010856:	b2da      	uxtb	r2, r3
 8010858:	697b      	ldr	r3, [r7, #20]
 801085a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801085e:	697b      	ldr	r3, [r7, #20]
 8010860:	6a1b      	ldr	r3, [r3, #32]
 8010862:	6978      	ldr	r0, [r7, #20]
 8010864:	4798      	blx	r3
}
 8010866:	bf00      	nop
 8010868:	3718      	adds	r7, #24
 801086a:	46bd      	mov	sp, r7
 801086c:	bd80      	pop	{r7, pc}
 801086e:	bf00      	nop
 8010870:	20005a94 	.word	0x20005a94

08010874 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010874:	b580      	push	{r7, lr}
 8010876:	b084      	sub	sp, #16
 8010878:	af00      	add	r7, sp, #0
 801087a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801087c:	f107 0308 	add.w	r3, r7, #8
 8010880:	4618      	mov	r0, r3
 8010882:	f000 f859 	bl	8010938 <prvGetNextExpireTime>
 8010886:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010888:	68bb      	ldr	r3, [r7, #8]
 801088a:	4619      	mov	r1, r3
 801088c:	68f8      	ldr	r0, [r7, #12]
 801088e:	f000 f805 	bl	801089c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010892:	f000 f8d7 	bl	8010a44 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010896:	bf00      	nop
 8010898:	e7f0      	b.n	801087c <prvTimerTask+0x8>
	...

0801089c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b084      	sub	sp, #16
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	6078      	str	r0, [r7, #4]
 80108a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80108a6:	f7fe ffc9 	bl	800f83c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80108aa:	f107 0308 	add.w	r3, r7, #8
 80108ae:	4618      	mov	r0, r3
 80108b0:	f000 f866 	bl	8010980 <prvSampleTimeNow>
 80108b4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80108b6:	68bb      	ldr	r3, [r7, #8]
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d130      	bne.n	801091e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80108bc:	683b      	ldr	r3, [r7, #0]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d10a      	bne.n	80108d8 <prvProcessTimerOrBlockTask+0x3c>
 80108c2:	687a      	ldr	r2, [r7, #4]
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	429a      	cmp	r2, r3
 80108c8:	d806      	bhi.n	80108d8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80108ca:	f7fe ffc5 	bl	800f858 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80108ce:	68f9      	ldr	r1, [r7, #12]
 80108d0:	6878      	ldr	r0, [r7, #4]
 80108d2:	f7ff ff81 	bl	80107d8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80108d6:	e024      	b.n	8010922 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80108d8:	683b      	ldr	r3, [r7, #0]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d008      	beq.n	80108f0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80108de:	4b13      	ldr	r3, [pc, #76]	@ (801092c <prvProcessTimerOrBlockTask+0x90>)
 80108e0:	681b      	ldr	r3, [r3, #0]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d101      	bne.n	80108ec <prvProcessTimerOrBlockTask+0x50>
 80108e8:	2301      	movs	r3, #1
 80108ea:	e000      	b.n	80108ee <prvProcessTimerOrBlockTask+0x52>
 80108ec:	2300      	movs	r3, #0
 80108ee:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80108f0:	4b0f      	ldr	r3, [pc, #60]	@ (8010930 <prvProcessTimerOrBlockTask+0x94>)
 80108f2:	6818      	ldr	r0, [r3, #0]
 80108f4:	687a      	ldr	r2, [r7, #4]
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	1ad3      	subs	r3, r2, r3
 80108fa:	683a      	ldr	r2, [r7, #0]
 80108fc:	4619      	mov	r1, r3
 80108fe:	f7fe fc85 	bl	800f20c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010902:	f7fe ffa9 	bl	800f858 <xTaskResumeAll>
 8010906:	4603      	mov	r3, r0
 8010908:	2b00      	cmp	r3, #0
 801090a:	d10a      	bne.n	8010922 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801090c:	4b09      	ldr	r3, [pc, #36]	@ (8010934 <prvProcessTimerOrBlockTask+0x98>)
 801090e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010912:	601a      	str	r2, [r3, #0]
 8010914:	f3bf 8f4f 	dsb	sy
 8010918:	f3bf 8f6f 	isb	sy
}
 801091c:	e001      	b.n	8010922 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801091e:	f7fe ff9b 	bl	800f858 <xTaskResumeAll>
}
 8010922:	bf00      	nop
 8010924:	3710      	adds	r7, #16
 8010926:	46bd      	mov	sp, r7
 8010928:	bd80      	pop	{r7, pc}
 801092a:	bf00      	nop
 801092c:	20005a98 	.word	0x20005a98
 8010930:	20005a9c 	.word	0x20005a9c
 8010934:	e000ed04 	.word	0xe000ed04

08010938 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010938:	b480      	push	{r7}
 801093a:	b085      	sub	sp, #20
 801093c:	af00      	add	r7, sp, #0
 801093e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010940:	4b0e      	ldr	r3, [pc, #56]	@ (801097c <prvGetNextExpireTime+0x44>)
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	2b00      	cmp	r3, #0
 8010948:	d101      	bne.n	801094e <prvGetNextExpireTime+0x16>
 801094a:	2201      	movs	r2, #1
 801094c:	e000      	b.n	8010950 <prvGetNextExpireTime+0x18>
 801094e:	2200      	movs	r2, #0
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d105      	bne.n	8010968 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801095c:	4b07      	ldr	r3, [pc, #28]	@ (801097c <prvGetNextExpireTime+0x44>)
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	68db      	ldr	r3, [r3, #12]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	60fb      	str	r3, [r7, #12]
 8010966:	e001      	b.n	801096c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010968:	2300      	movs	r3, #0
 801096a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801096c:	68fb      	ldr	r3, [r7, #12]
}
 801096e:	4618      	mov	r0, r3
 8010970:	3714      	adds	r7, #20
 8010972:	46bd      	mov	sp, r7
 8010974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010978:	4770      	bx	lr
 801097a:	bf00      	nop
 801097c:	20005a94 	.word	0x20005a94

08010980 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010980:	b580      	push	{r7, lr}
 8010982:	b084      	sub	sp, #16
 8010984:	af00      	add	r7, sp, #0
 8010986:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010988:	f7ff f804 	bl	800f994 <xTaskGetTickCount>
 801098c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801098e:	4b0b      	ldr	r3, [pc, #44]	@ (80109bc <prvSampleTimeNow+0x3c>)
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	68fa      	ldr	r2, [r7, #12]
 8010994:	429a      	cmp	r2, r3
 8010996:	d205      	bcs.n	80109a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010998:	f000 f93a 	bl	8010c10 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	2201      	movs	r2, #1
 80109a0:	601a      	str	r2, [r3, #0]
 80109a2:	e002      	b.n	80109aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	2200      	movs	r2, #0
 80109a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80109aa:	4a04      	ldr	r2, [pc, #16]	@ (80109bc <prvSampleTimeNow+0x3c>)
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80109b0:	68fb      	ldr	r3, [r7, #12]
}
 80109b2:	4618      	mov	r0, r3
 80109b4:	3710      	adds	r7, #16
 80109b6:	46bd      	mov	sp, r7
 80109b8:	bd80      	pop	{r7, pc}
 80109ba:	bf00      	nop
 80109bc:	20005aa4 	.word	0x20005aa4

080109c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80109c0:	b580      	push	{r7, lr}
 80109c2:	b086      	sub	sp, #24
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	60f8      	str	r0, [r7, #12]
 80109c8:	60b9      	str	r1, [r7, #8]
 80109ca:	607a      	str	r2, [r7, #4]
 80109cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80109ce:	2300      	movs	r3, #0
 80109d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80109d2:	68fb      	ldr	r3, [r7, #12]
 80109d4:	68ba      	ldr	r2, [r7, #8]
 80109d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	68fa      	ldr	r2, [r7, #12]
 80109dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80109de:	68ba      	ldr	r2, [r7, #8]
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	429a      	cmp	r2, r3
 80109e4:	d812      	bhi.n	8010a0c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80109e6:	687a      	ldr	r2, [r7, #4]
 80109e8:	683b      	ldr	r3, [r7, #0]
 80109ea:	1ad2      	subs	r2, r2, r3
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	699b      	ldr	r3, [r3, #24]
 80109f0:	429a      	cmp	r2, r3
 80109f2:	d302      	bcc.n	80109fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80109f4:	2301      	movs	r3, #1
 80109f6:	617b      	str	r3, [r7, #20]
 80109f8:	e01b      	b.n	8010a32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80109fa:	4b10      	ldr	r3, [pc, #64]	@ (8010a3c <prvInsertTimerInActiveList+0x7c>)
 80109fc:	681a      	ldr	r2, [r3, #0]
 80109fe:	68fb      	ldr	r3, [r7, #12]
 8010a00:	3304      	adds	r3, #4
 8010a02:	4619      	mov	r1, r3
 8010a04:	4610      	mov	r0, r2
 8010a06:	f7fd fcbc 	bl	800e382 <vListInsert>
 8010a0a:	e012      	b.n	8010a32 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010a0c:	687a      	ldr	r2, [r7, #4]
 8010a0e:	683b      	ldr	r3, [r7, #0]
 8010a10:	429a      	cmp	r2, r3
 8010a12:	d206      	bcs.n	8010a22 <prvInsertTimerInActiveList+0x62>
 8010a14:	68ba      	ldr	r2, [r7, #8]
 8010a16:	683b      	ldr	r3, [r7, #0]
 8010a18:	429a      	cmp	r2, r3
 8010a1a:	d302      	bcc.n	8010a22 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010a1c:	2301      	movs	r3, #1
 8010a1e:	617b      	str	r3, [r7, #20]
 8010a20:	e007      	b.n	8010a32 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010a22:	4b07      	ldr	r3, [pc, #28]	@ (8010a40 <prvInsertTimerInActiveList+0x80>)
 8010a24:	681a      	ldr	r2, [r3, #0]
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	3304      	adds	r3, #4
 8010a2a:	4619      	mov	r1, r3
 8010a2c:	4610      	mov	r0, r2
 8010a2e:	f7fd fca8 	bl	800e382 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010a32:	697b      	ldr	r3, [r7, #20]
}
 8010a34:	4618      	mov	r0, r3
 8010a36:	3718      	adds	r7, #24
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	bd80      	pop	{r7, pc}
 8010a3c:	20005a98 	.word	0x20005a98
 8010a40:	20005a94 	.word	0x20005a94

08010a44 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b08e      	sub	sp, #56	@ 0x38
 8010a48:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010a4a:	e0ce      	b.n	8010bea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	da19      	bge.n	8010a86 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010a52:	1d3b      	adds	r3, r7, #4
 8010a54:	3304      	adds	r3, #4
 8010a56:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d10b      	bne.n	8010a76 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8010a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a62:	f383 8811 	msr	BASEPRI, r3
 8010a66:	f3bf 8f6f 	isb	sy
 8010a6a:	f3bf 8f4f 	dsb	sy
 8010a6e:	61fb      	str	r3, [r7, #28]
}
 8010a70:	bf00      	nop
 8010a72:	bf00      	nop
 8010a74:	e7fd      	b.n	8010a72 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010a7c:	6850      	ldr	r0, [r2, #4]
 8010a7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010a80:	6892      	ldr	r2, [r2, #8]
 8010a82:	4611      	mov	r1, r2
 8010a84:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	f2c0 80ae 	blt.w	8010bea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8010a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a94:	695b      	ldr	r3, [r3, #20]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d004      	beq.n	8010aa4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010a9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a9c:	3304      	adds	r3, #4
 8010a9e:	4618      	mov	r0, r3
 8010aa0:	f7fd fca8 	bl	800e3f4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010aa4:	463b      	mov	r3, r7
 8010aa6:	4618      	mov	r0, r3
 8010aa8:	f7ff ff6a 	bl	8010980 <prvSampleTimeNow>
 8010aac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	2b09      	cmp	r3, #9
 8010ab2:	f200 8097 	bhi.w	8010be4 <prvProcessReceivedCommands+0x1a0>
 8010ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8010abc <prvProcessReceivedCommands+0x78>)
 8010ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010abc:	08010ae5 	.word	0x08010ae5
 8010ac0:	08010ae5 	.word	0x08010ae5
 8010ac4:	08010ae5 	.word	0x08010ae5
 8010ac8:	08010b5b 	.word	0x08010b5b
 8010acc:	08010b6f 	.word	0x08010b6f
 8010ad0:	08010bbb 	.word	0x08010bbb
 8010ad4:	08010ae5 	.word	0x08010ae5
 8010ad8:	08010ae5 	.word	0x08010ae5
 8010adc:	08010b5b 	.word	0x08010b5b
 8010ae0:	08010b6f 	.word	0x08010b6f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ae6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010aea:	f043 0301 	orr.w	r3, r3, #1
 8010aee:	b2da      	uxtb	r2, r3
 8010af0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010af2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8010af6:	68ba      	ldr	r2, [r7, #8]
 8010af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010afa:	699b      	ldr	r3, [r3, #24]
 8010afc:	18d1      	adds	r1, r2, r3
 8010afe:	68bb      	ldr	r3, [r7, #8]
 8010b00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010b02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010b04:	f7ff ff5c 	bl	80109c0 <prvInsertTimerInActiveList>
 8010b08:	4603      	mov	r3, r0
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d06c      	beq.n	8010be8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b10:	6a1b      	ldr	r3, [r3, #32]
 8010b12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010b14:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010b1c:	f003 0304 	and.w	r3, r3, #4
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d061      	beq.n	8010be8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8010b24:	68ba      	ldr	r2, [r7, #8]
 8010b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b28:	699b      	ldr	r3, [r3, #24]
 8010b2a:	441a      	add	r2, r3
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	9300      	str	r3, [sp, #0]
 8010b30:	2300      	movs	r3, #0
 8010b32:	2100      	movs	r1, #0
 8010b34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010b36:	f7ff fe01 	bl	801073c <xTimerGenericCommand>
 8010b3a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8010b3c:	6a3b      	ldr	r3, [r7, #32]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d152      	bne.n	8010be8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8010b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b46:	f383 8811 	msr	BASEPRI, r3
 8010b4a:	f3bf 8f6f 	isb	sy
 8010b4e:	f3bf 8f4f 	dsb	sy
 8010b52:	61bb      	str	r3, [r7, #24]
}
 8010b54:	bf00      	nop
 8010b56:	bf00      	nop
 8010b58:	e7fd      	b.n	8010b56 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010b60:	f023 0301 	bic.w	r3, r3, #1
 8010b64:	b2da      	uxtb	r2, r3
 8010b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010b6c:	e03d      	b.n	8010bea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8010b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010b74:	f043 0301 	orr.w	r3, r3, #1
 8010b78:	b2da      	uxtb	r2, r3
 8010b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8010b80:	68ba      	ldr	r2, [r7, #8]
 8010b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b84:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8010b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b88:	699b      	ldr	r3, [r3, #24]
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d10b      	bne.n	8010ba6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8010b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b92:	f383 8811 	msr	BASEPRI, r3
 8010b96:	f3bf 8f6f 	isb	sy
 8010b9a:	f3bf 8f4f 	dsb	sy
 8010b9e:	617b      	str	r3, [r7, #20]
}
 8010ba0:	bf00      	nop
 8010ba2:	bf00      	nop
 8010ba4:	e7fd      	b.n	8010ba2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8010ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ba8:	699a      	ldr	r2, [r3, #24]
 8010baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bac:	18d1      	adds	r1, r2, r3
 8010bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010bb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010bb4:	f7ff ff04 	bl	80109c0 <prvInsertTimerInActiveList>
					break;
 8010bb8:	e017      	b.n	8010bea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8010bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010bc0:	f003 0302 	and.w	r3, r3, #2
 8010bc4:	2b00      	cmp	r3, #0
 8010bc6:	d103      	bne.n	8010bd0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8010bc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010bca:	f000 fbe5 	bl	8011398 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8010bce:	e00c      	b.n	8010bea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bd2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010bd6:	f023 0301 	bic.w	r3, r3, #1
 8010bda:	b2da      	uxtb	r2, r3
 8010bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bde:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8010be2:	e002      	b.n	8010bea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8010be4:	bf00      	nop
 8010be6:	e000      	b.n	8010bea <prvProcessReceivedCommands+0x1a6>
					break;
 8010be8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010bea:	4b08      	ldr	r3, [pc, #32]	@ (8010c0c <prvProcessReceivedCommands+0x1c8>)
 8010bec:	681b      	ldr	r3, [r3, #0]
 8010bee:	1d39      	adds	r1, r7, #4
 8010bf0:	2200      	movs	r2, #0
 8010bf2:	4618      	mov	r0, r3
 8010bf4:	f7fd ffc6 	bl	800eb84 <xQueueReceive>
 8010bf8:	4603      	mov	r3, r0
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	f47f af26 	bne.w	8010a4c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8010c00:	bf00      	nop
 8010c02:	bf00      	nop
 8010c04:	3730      	adds	r7, #48	@ 0x30
 8010c06:	46bd      	mov	sp, r7
 8010c08:	bd80      	pop	{r7, pc}
 8010c0a:	bf00      	nop
 8010c0c:	20005a9c 	.word	0x20005a9c

08010c10 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8010c10:	b580      	push	{r7, lr}
 8010c12:	b088      	sub	sp, #32
 8010c14:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010c16:	e049      	b.n	8010cac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010c18:	4b2e      	ldr	r3, [pc, #184]	@ (8010cd4 <prvSwitchTimerLists+0xc4>)
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	68db      	ldr	r3, [r3, #12]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010c22:	4b2c      	ldr	r3, [pc, #176]	@ (8010cd4 <prvSwitchTimerLists+0xc4>)
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	68db      	ldr	r3, [r3, #12]
 8010c28:	68db      	ldr	r3, [r3, #12]
 8010c2a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	3304      	adds	r3, #4
 8010c30:	4618      	mov	r0, r3
 8010c32:	f7fd fbdf 	bl	800e3f4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	6a1b      	ldr	r3, [r3, #32]
 8010c3a:	68f8      	ldr	r0, [r7, #12]
 8010c3c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010c44:	f003 0304 	and.w	r3, r3, #4
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d02f      	beq.n	8010cac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	699b      	ldr	r3, [r3, #24]
 8010c50:	693a      	ldr	r2, [r7, #16]
 8010c52:	4413      	add	r3, r2
 8010c54:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8010c56:	68ba      	ldr	r2, [r7, #8]
 8010c58:	693b      	ldr	r3, [r7, #16]
 8010c5a:	429a      	cmp	r2, r3
 8010c5c:	d90e      	bls.n	8010c7c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8010c5e:	68fb      	ldr	r3, [r7, #12]
 8010c60:	68ba      	ldr	r2, [r7, #8]
 8010c62:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010c64:	68fb      	ldr	r3, [r7, #12]
 8010c66:	68fa      	ldr	r2, [r7, #12]
 8010c68:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8010cd4 <prvSwitchTimerLists+0xc4>)
 8010c6c:	681a      	ldr	r2, [r3, #0]
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	3304      	adds	r3, #4
 8010c72:	4619      	mov	r1, r3
 8010c74:	4610      	mov	r0, r2
 8010c76:	f7fd fb84 	bl	800e382 <vListInsert>
 8010c7a:	e017      	b.n	8010cac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	9300      	str	r3, [sp, #0]
 8010c80:	2300      	movs	r3, #0
 8010c82:	693a      	ldr	r2, [r7, #16]
 8010c84:	2100      	movs	r1, #0
 8010c86:	68f8      	ldr	r0, [r7, #12]
 8010c88:	f7ff fd58 	bl	801073c <xTimerGenericCommand>
 8010c8c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d10b      	bne.n	8010cac <prvSwitchTimerLists+0x9c>
	__asm volatile
 8010c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c98:	f383 8811 	msr	BASEPRI, r3
 8010c9c:	f3bf 8f6f 	isb	sy
 8010ca0:	f3bf 8f4f 	dsb	sy
 8010ca4:	603b      	str	r3, [r7, #0]
}
 8010ca6:	bf00      	nop
 8010ca8:	bf00      	nop
 8010caa:	e7fd      	b.n	8010ca8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8010cac:	4b09      	ldr	r3, [pc, #36]	@ (8010cd4 <prvSwitchTimerLists+0xc4>)
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d1b0      	bne.n	8010c18 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8010cb6:	4b07      	ldr	r3, [pc, #28]	@ (8010cd4 <prvSwitchTimerLists+0xc4>)
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8010cbc:	4b06      	ldr	r3, [pc, #24]	@ (8010cd8 <prvSwitchTimerLists+0xc8>)
 8010cbe:	681b      	ldr	r3, [r3, #0]
 8010cc0:	4a04      	ldr	r2, [pc, #16]	@ (8010cd4 <prvSwitchTimerLists+0xc4>)
 8010cc2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8010cc4:	4a04      	ldr	r2, [pc, #16]	@ (8010cd8 <prvSwitchTimerLists+0xc8>)
 8010cc6:	697b      	ldr	r3, [r7, #20]
 8010cc8:	6013      	str	r3, [r2, #0]
}
 8010cca:	bf00      	nop
 8010ccc:	3718      	adds	r7, #24
 8010cce:	46bd      	mov	sp, r7
 8010cd0:	bd80      	pop	{r7, pc}
 8010cd2:	bf00      	nop
 8010cd4:	20005a94 	.word	0x20005a94
 8010cd8:	20005a98 	.word	0x20005a98

08010cdc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b082      	sub	sp, #8
 8010ce0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8010ce2:	f000 f969 	bl	8010fb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8010ce6:	4b15      	ldr	r3, [pc, #84]	@ (8010d3c <prvCheckForValidListAndQueue+0x60>)
 8010ce8:	681b      	ldr	r3, [r3, #0]
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d120      	bne.n	8010d30 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8010cee:	4814      	ldr	r0, [pc, #80]	@ (8010d40 <prvCheckForValidListAndQueue+0x64>)
 8010cf0:	f7fd faf6 	bl	800e2e0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8010cf4:	4813      	ldr	r0, [pc, #76]	@ (8010d44 <prvCheckForValidListAndQueue+0x68>)
 8010cf6:	f7fd faf3 	bl	800e2e0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8010cfa:	4b13      	ldr	r3, [pc, #76]	@ (8010d48 <prvCheckForValidListAndQueue+0x6c>)
 8010cfc:	4a10      	ldr	r2, [pc, #64]	@ (8010d40 <prvCheckForValidListAndQueue+0x64>)
 8010cfe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8010d00:	4b12      	ldr	r3, [pc, #72]	@ (8010d4c <prvCheckForValidListAndQueue+0x70>)
 8010d02:	4a10      	ldr	r2, [pc, #64]	@ (8010d44 <prvCheckForValidListAndQueue+0x68>)
 8010d04:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8010d06:	2300      	movs	r3, #0
 8010d08:	9300      	str	r3, [sp, #0]
 8010d0a:	4b11      	ldr	r3, [pc, #68]	@ (8010d50 <prvCheckForValidListAndQueue+0x74>)
 8010d0c:	4a11      	ldr	r2, [pc, #68]	@ (8010d54 <prvCheckForValidListAndQueue+0x78>)
 8010d0e:	2110      	movs	r1, #16
 8010d10:	200a      	movs	r0, #10
 8010d12:	f7fd fc03 	bl	800e51c <xQueueGenericCreateStatic>
 8010d16:	4603      	mov	r3, r0
 8010d18:	4a08      	ldr	r2, [pc, #32]	@ (8010d3c <prvCheckForValidListAndQueue+0x60>)
 8010d1a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8010d1c:	4b07      	ldr	r3, [pc, #28]	@ (8010d3c <prvCheckForValidListAndQueue+0x60>)
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d005      	beq.n	8010d30 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8010d24:	4b05      	ldr	r3, [pc, #20]	@ (8010d3c <prvCheckForValidListAndQueue+0x60>)
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	490b      	ldr	r1, [pc, #44]	@ (8010d58 <prvCheckForValidListAndQueue+0x7c>)
 8010d2a:	4618      	mov	r0, r3
 8010d2c:	f7fe fa44 	bl	800f1b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010d30:	f000 f974 	bl	801101c <vPortExitCritical>
}
 8010d34:	bf00      	nop
 8010d36:	46bd      	mov	sp, r7
 8010d38:	bd80      	pop	{r7, pc}
 8010d3a:	bf00      	nop
 8010d3c:	20005a9c 	.word	0x20005a9c
 8010d40:	20005a6c 	.word	0x20005a6c
 8010d44:	20005a80 	.word	0x20005a80
 8010d48:	20005a94 	.word	0x20005a94
 8010d4c:	20005a98 	.word	0x20005a98
 8010d50:	20005b48 	.word	0x20005b48
 8010d54:	20005aa8 	.word	0x20005aa8
 8010d58:	08016674 	.word	0x08016674

08010d5c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010d5c:	b480      	push	{r7}
 8010d5e:	b085      	sub	sp, #20
 8010d60:	af00      	add	r7, sp, #0
 8010d62:	60f8      	str	r0, [r7, #12]
 8010d64:	60b9      	str	r1, [r7, #8]
 8010d66:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	3b04      	subs	r3, #4
 8010d6c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8010d74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	3b04      	subs	r3, #4
 8010d7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010d7c:	68bb      	ldr	r3, [r7, #8]
 8010d7e:	f023 0201 	bic.w	r2, r3, #1
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	3b04      	subs	r3, #4
 8010d8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010d8c:	4a0c      	ldr	r2, [pc, #48]	@ (8010dc0 <pxPortInitialiseStack+0x64>)
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010d92:	68fb      	ldr	r3, [r7, #12]
 8010d94:	3b14      	subs	r3, #20
 8010d96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010d98:	687a      	ldr	r2, [r7, #4]
 8010d9a:	68fb      	ldr	r3, [r7, #12]
 8010d9c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	3b04      	subs	r3, #4
 8010da2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010da4:	68fb      	ldr	r3, [r7, #12]
 8010da6:	f06f 0202 	mvn.w	r2, #2
 8010daa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010dac:	68fb      	ldr	r3, [r7, #12]
 8010dae:	3b20      	subs	r3, #32
 8010db0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010db2:	68fb      	ldr	r3, [r7, #12]
}
 8010db4:	4618      	mov	r0, r3
 8010db6:	3714      	adds	r7, #20
 8010db8:	46bd      	mov	sp, r7
 8010dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dbe:	4770      	bx	lr
 8010dc0:	08010dc5 	.word	0x08010dc5

08010dc4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010dc4:	b480      	push	{r7}
 8010dc6:	b085      	sub	sp, #20
 8010dc8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010dca:	2300      	movs	r3, #0
 8010dcc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010dce:	4b13      	ldr	r3, [pc, #76]	@ (8010e1c <prvTaskExitError+0x58>)
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010dd6:	d00b      	beq.n	8010df0 <prvTaskExitError+0x2c>
	__asm volatile
 8010dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ddc:	f383 8811 	msr	BASEPRI, r3
 8010de0:	f3bf 8f6f 	isb	sy
 8010de4:	f3bf 8f4f 	dsb	sy
 8010de8:	60fb      	str	r3, [r7, #12]
}
 8010dea:	bf00      	nop
 8010dec:	bf00      	nop
 8010dee:	e7fd      	b.n	8010dec <prvTaskExitError+0x28>
	__asm volatile
 8010df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010df4:	f383 8811 	msr	BASEPRI, r3
 8010df8:	f3bf 8f6f 	isb	sy
 8010dfc:	f3bf 8f4f 	dsb	sy
 8010e00:	60bb      	str	r3, [r7, #8]
}
 8010e02:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010e04:	bf00      	nop
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d0fc      	beq.n	8010e06 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010e0c:	bf00      	nop
 8010e0e:	bf00      	nop
 8010e10:	3714      	adds	r7, #20
 8010e12:	46bd      	mov	sp, r7
 8010e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e18:	4770      	bx	lr
 8010e1a:	bf00      	nop
 8010e1c:	20000070 	.word	0x20000070

08010e20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010e20:	4b07      	ldr	r3, [pc, #28]	@ (8010e40 <pxCurrentTCBConst2>)
 8010e22:	6819      	ldr	r1, [r3, #0]
 8010e24:	6808      	ldr	r0, [r1, #0]
 8010e26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e2a:	f380 8809 	msr	PSP, r0
 8010e2e:	f3bf 8f6f 	isb	sy
 8010e32:	f04f 0000 	mov.w	r0, #0
 8010e36:	f380 8811 	msr	BASEPRI, r0
 8010e3a:	4770      	bx	lr
 8010e3c:	f3af 8000 	nop.w

08010e40 <pxCurrentTCBConst2>:
 8010e40:	2000556c 	.word	0x2000556c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010e44:	bf00      	nop
 8010e46:	bf00      	nop

08010e48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010e48:	4808      	ldr	r0, [pc, #32]	@ (8010e6c <prvPortStartFirstTask+0x24>)
 8010e4a:	6800      	ldr	r0, [r0, #0]
 8010e4c:	6800      	ldr	r0, [r0, #0]
 8010e4e:	f380 8808 	msr	MSP, r0
 8010e52:	f04f 0000 	mov.w	r0, #0
 8010e56:	f380 8814 	msr	CONTROL, r0
 8010e5a:	b662      	cpsie	i
 8010e5c:	b661      	cpsie	f
 8010e5e:	f3bf 8f4f 	dsb	sy
 8010e62:	f3bf 8f6f 	isb	sy
 8010e66:	df00      	svc	0
 8010e68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010e6a:	bf00      	nop
 8010e6c:	e000ed08 	.word	0xe000ed08

08010e70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010e70:	b580      	push	{r7, lr}
 8010e72:	b086      	sub	sp, #24
 8010e74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010e76:	4b47      	ldr	r3, [pc, #284]	@ (8010f94 <xPortStartScheduler+0x124>)
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	4a47      	ldr	r2, [pc, #284]	@ (8010f98 <xPortStartScheduler+0x128>)
 8010e7c:	4293      	cmp	r3, r2
 8010e7e:	d10b      	bne.n	8010e98 <xPortStartScheduler+0x28>
	__asm volatile
 8010e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e84:	f383 8811 	msr	BASEPRI, r3
 8010e88:	f3bf 8f6f 	isb	sy
 8010e8c:	f3bf 8f4f 	dsb	sy
 8010e90:	60fb      	str	r3, [r7, #12]
}
 8010e92:	bf00      	nop
 8010e94:	bf00      	nop
 8010e96:	e7fd      	b.n	8010e94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010e98:	4b3e      	ldr	r3, [pc, #248]	@ (8010f94 <xPortStartScheduler+0x124>)
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	4a3f      	ldr	r2, [pc, #252]	@ (8010f9c <xPortStartScheduler+0x12c>)
 8010e9e:	4293      	cmp	r3, r2
 8010ea0:	d10b      	bne.n	8010eba <xPortStartScheduler+0x4a>
	__asm volatile
 8010ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ea6:	f383 8811 	msr	BASEPRI, r3
 8010eaa:	f3bf 8f6f 	isb	sy
 8010eae:	f3bf 8f4f 	dsb	sy
 8010eb2:	613b      	str	r3, [r7, #16]
}
 8010eb4:	bf00      	nop
 8010eb6:	bf00      	nop
 8010eb8:	e7fd      	b.n	8010eb6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010eba:	4b39      	ldr	r3, [pc, #228]	@ (8010fa0 <xPortStartScheduler+0x130>)
 8010ebc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010ebe:	697b      	ldr	r3, [r7, #20]
 8010ec0:	781b      	ldrb	r3, [r3, #0]
 8010ec2:	b2db      	uxtb	r3, r3
 8010ec4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010ec6:	697b      	ldr	r3, [r7, #20]
 8010ec8:	22ff      	movs	r2, #255	@ 0xff
 8010eca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010ecc:	697b      	ldr	r3, [r7, #20]
 8010ece:	781b      	ldrb	r3, [r3, #0]
 8010ed0:	b2db      	uxtb	r3, r3
 8010ed2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010ed4:	78fb      	ldrb	r3, [r7, #3]
 8010ed6:	b2db      	uxtb	r3, r3
 8010ed8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8010edc:	b2da      	uxtb	r2, r3
 8010ede:	4b31      	ldr	r3, [pc, #196]	@ (8010fa4 <xPortStartScheduler+0x134>)
 8010ee0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010ee2:	4b31      	ldr	r3, [pc, #196]	@ (8010fa8 <xPortStartScheduler+0x138>)
 8010ee4:	2207      	movs	r2, #7
 8010ee6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010ee8:	e009      	b.n	8010efe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8010eea:	4b2f      	ldr	r3, [pc, #188]	@ (8010fa8 <xPortStartScheduler+0x138>)
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	3b01      	subs	r3, #1
 8010ef0:	4a2d      	ldr	r2, [pc, #180]	@ (8010fa8 <xPortStartScheduler+0x138>)
 8010ef2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010ef4:	78fb      	ldrb	r3, [r7, #3]
 8010ef6:	b2db      	uxtb	r3, r3
 8010ef8:	005b      	lsls	r3, r3, #1
 8010efa:	b2db      	uxtb	r3, r3
 8010efc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010efe:	78fb      	ldrb	r3, [r7, #3]
 8010f00:	b2db      	uxtb	r3, r3
 8010f02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010f06:	2b80      	cmp	r3, #128	@ 0x80
 8010f08:	d0ef      	beq.n	8010eea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010f0a:	4b27      	ldr	r3, [pc, #156]	@ (8010fa8 <xPortStartScheduler+0x138>)
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	f1c3 0307 	rsb	r3, r3, #7
 8010f12:	2b04      	cmp	r3, #4
 8010f14:	d00b      	beq.n	8010f2e <xPortStartScheduler+0xbe>
	__asm volatile
 8010f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f1a:	f383 8811 	msr	BASEPRI, r3
 8010f1e:	f3bf 8f6f 	isb	sy
 8010f22:	f3bf 8f4f 	dsb	sy
 8010f26:	60bb      	str	r3, [r7, #8]
}
 8010f28:	bf00      	nop
 8010f2a:	bf00      	nop
 8010f2c:	e7fd      	b.n	8010f2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8010fa8 <xPortStartScheduler+0x138>)
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	021b      	lsls	r3, r3, #8
 8010f34:	4a1c      	ldr	r2, [pc, #112]	@ (8010fa8 <xPortStartScheduler+0x138>)
 8010f36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010f38:	4b1b      	ldr	r3, [pc, #108]	@ (8010fa8 <xPortStartScheduler+0x138>)
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010f40:	4a19      	ldr	r2, [pc, #100]	@ (8010fa8 <xPortStartScheduler+0x138>)
 8010f42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	b2da      	uxtb	r2, r3
 8010f48:	697b      	ldr	r3, [r7, #20]
 8010f4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010f4c:	4b17      	ldr	r3, [pc, #92]	@ (8010fac <xPortStartScheduler+0x13c>)
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	4a16      	ldr	r2, [pc, #88]	@ (8010fac <xPortStartScheduler+0x13c>)
 8010f52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010f56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010f58:	4b14      	ldr	r3, [pc, #80]	@ (8010fac <xPortStartScheduler+0x13c>)
 8010f5a:	681b      	ldr	r3, [r3, #0]
 8010f5c:	4a13      	ldr	r2, [pc, #76]	@ (8010fac <xPortStartScheduler+0x13c>)
 8010f5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8010f62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010f64:	f000 f8da 	bl	801111c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010f68:	4b11      	ldr	r3, [pc, #68]	@ (8010fb0 <xPortStartScheduler+0x140>)
 8010f6a:	2200      	movs	r2, #0
 8010f6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010f6e:	f000 f8f9 	bl	8011164 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010f72:	4b10      	ldr	r3, [pc, #64]	@ (8010fb4 <xPortStartScheduler+0x144>)
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	4a0f      	ldr	r2, [pc, #60]	@ (8010fb4 <xPortStartScheduler+0x144>)
 8010f78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8010f7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010f7e:	f7ff ff63 	bl	8010e48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010f82:	f7fe fde3 	bl	800fb4c <vTaskSwitchContext>
	prvTaskExitError();
 8010f86:	f7ff ff1d 	bl	8010dc4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010f8a:	2300      	movs	r3, #0
}
 8010f8c:	4618      	mov	r0, r3
 8010f8e:	3718      	adds	r7, #24
 8010f90:	46bd      	mov	sp, r7
 8010f92:	bd80      	pop	{r7, pc}
 8010f94:	e000ed00 	.word	0xe000ed00
 8010f98:	410fc271 	.word	0x410fc271
 8010f9c:	410fc270 	.word	0x410fc270
 8010fa0:	e000e400 	.word	0xe000e400
 8010fa4:	20005b98 	.word	0x20005b98
 8010fa8:	20005b9c 	.word	0x20005b9c
 8010fac:	e000ed20 	.word	0xe000ed20
 8010fb0:	20000070 	.word	0x20000070
 8010fb4:	e000ef34 	.word	0xe000ef34

08010fb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010fb8:	b480      	push	{r7}
 8010fba:	b083      	sub	sp, #12
 8010fbc:	af00      	add	r7, sp, #0
	__asm volatile
 8010fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fc2:	f383 8811 	msr	BASEPRI, r3
 8010fc6:	f3bf 8f6f 	isb	sy
 8010fca:	f3bf 8f4f 	dsb	sy
 8010fce:	607b      	str	r3, [r7, #4]
}
 8010fd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010fd2:	4b10      	ldr	r3, [pc, #64]	@ (8011014 <vPortEnterCritical+0x5c>)
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	3301      	adds	r3, #1
 8010fd8:	4a0e      	ldr	r2, [pc, #56]	@ (8011014 <vPortEnterCritical+0x5c>)
 8010fda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010fdc:	4b0d      	ldr	r3, [pc, #52]	@ (8011014 <vPortEnterCritical+0x5c>)
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	2b01      	cmp	r3, #1
 8010fe2:	d110      	bne.n	8011006 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8011018 <vPortEnterCritical+0x60>)
 8010fe6:	681b      	ldr	r3, [r3, #0]
 8010fe8:	b2db      	uxtb	r3, r3
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d00b      	beq.n	8011006 <vPortEnterCritical+0x4e>
	__asm volatile
 8010fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ff2:	f383 8811 	msr	BASEPRI, r3
 8010ff6:	f3bf 8f6f 	isb	sy
 8010ffa:	f3bf 8f4f 	dsb	sy
 8010ffe:	603b      	str	r3, [r7, #0]
}
 8011000:	bf00      	nop
 8011002:	bf00      	nop
 8011004:	e7fd      	b.n	8011002 <vPortEnterCritical+0x4a>
	}
}
 8011006:	bf00      	nop
 8011008:	370c      	adds	r7, #12
 801100a:	46bd      	mov	sp, r7
 801100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011010:	4770      	bx	lr
 8011012:	bf00      	nop
 8011014:	20000070 	.word	0x20000070
 8011018:	e000ed04 	.word	0xe000ed04

0801101c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801101c:	b480      	push	{r7}
 801101e:	b083      	sub	sp, #12
 8011020:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011022:	4b12      	ldr	r3, [pc, #72]	@ (801106c <vPortExitCritical+0x50>)
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	2b00      	cmp	r3, #0
 8011028:	d10b      	bne.n	8011042 <vPortExitCritical+0x26>
	__asm volatile
 801102a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801102e:	f383 8811 	msr	BASEPRI, r3
 8011032:	f3bf 8f6f 	isb	sy
 8011036:	f3bf 8f4f 	dsb	sy
 801103a:	607b      	str	r3, [r7, #4]
}
 801103c:	bf00      	nop
 801103e:	bf00      	nop
 8011040:	e7fd      	b.n	801103e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011042:	4b0a      	ldr	r3, [pc, #40]	@ (801106c <vPortExitCritical+0x50>)
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	3b01      	subs	r3, #1
 8011048:	4a08      	ldr	r2, [pc, #32]	@ (801106c <vPortExitCritical+0x50>)
 801104a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801104c:	4b07      	ldr	r3, [pc, #28]	@ (801106c <vPortExitCritical+0x50>)
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	2b00      	cmp	r3, #0
 8011052:	d105      	bne.n	8011060 <vPortExitCritical+0x44>
 8011054:	2300      	movs	r3, #0
 8011056:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011058:	683b      	ldr	r3, [r7, #0]
 801105a:	f383 8811 	msr	BASEPRI, r3
}
 801105e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011060:	bf00      	nop
 8011062:	370c      	adds	r7, #12
 8011064:	46bd      	mov	sp, r7
 8011066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801106a:	4770      	bx	lr
 801106c:	20000070 	.word	0x20000070

08011070 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011070:	f3ef 8009 	mrs	r0, PSP
 8011074:	f3bf 8f6f 	isb	sy
 8011078:	4b15      	ldr	r3, [pc, #84]	@ (80110d0 <pxCurrentTCBConst>)
 801107a:	681a      	ldr	r2, [r3, #0]
 801107c:	f01e 0f10 	tst.w	lr, #16
 8011080:	bf08      	it	eq
 8011082:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011086:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801108a:	6010      	str	r0, [r2, #0]
 801108c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011090:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011094:	f380 8811 	msr	BASEPRI, r0
 8011098:	f3bf 8f4f 	dsb	sy
 801109c:	f3bf 8f6f 	isb	sy
 80110a0:	f7fe fd54 	bl	800fb4c <vTaskSwitchContext>
 80110a4:	f04f 0000 	mov.w	r0, #0
 80110a8:	f380 8811 	msr	BASEPRI, r0
 80110ac:	bc09      	pop	{r0, r3}
 80110ae:	6819      	ldr	r1, [r3, #0]
 80110b0:	6808      	ldr	r0, [r1, #0]
 80110b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110b6:	f01e 0f10 	tst.w	lr, #16
 80110ba:	bf08      	it	eq
 80110bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80110c0:	f380 8809 	msr	PSP, r0
 80110c4:	f3bf 8f6f 	isb	sy
 80110c8:	4770      	bx	lr
 80110ca:	bf00      	nop
 80110cc:	f3af 8000 	nop.w

080110d0 <pxCurrentTCBConst>:
 80110d0:	2000556c 	.word	0x2000556c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80110d4:	bf00      	nop
 80110d6:	bf00      	nop

080110d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80110d8:	b580      	push	{r7, lr}
 80110da:	b082      	sub	sp, #8
 80110dc:	af00      	add	r7, sp, #0
	__asm volatile
 80110de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110e2:	f383 8811 	msr	BASEPRI, r3
 80110e6:	f3bf 8f6f 	isb	sy
 80110ea:	f3bf 8f4f 	dsb	sy
 80110ee:	607b      	str	r3, [r7, #4]
}
 80110f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80110f2:	f7fe fc71 	bl	800f9d8 <xTaskIncrementTick>
 80110f6:	4603      	mov	r3, r0
 80110f8:	2b00      	cmp	r3, #0
 80110fa:	d003      	beq.n	8011104 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80110fc:	4b06      	ldr	r3, [pc, #24]	@ (8011118 <xPortSysTickHandler+0x40>)
 80110fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011102:	601a      	str	r2, [r3, #0]
 8011104:	2300      	movs	r3, #0
 8011106:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	f383 8811 	msr	BASEPRI, r3
}
 801110e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011110:	bf00      	nop
 8011112:	3708      	adds	r7, #8
 8011114:	46bd      	mov	sp, r7
 8011116:	bd80      	pop	{r7, pc}
 8011118:	e000ed04 	.word	0xe000ed04

0801111c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801111c:	b480      	push	{r7}
 801111e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011120:	4b0b      	ldr	r3, [pc, #44]	@ (8011150 <vPortSetupTimerInterrupt+0x34>)
 8011122:	2200      	movs	r2, #0
 8011124:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011126:	4b0b      	ldr	r3, [pc, #44]	@ (8011154 <vPortSetupTimerInterrupt+0x38>)
 8011128:	2200      	movs	r2, #0
 801112a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801112c:	4b0a      	ldr	r3, [pc, #40]	@ (8011158 <vPortSetupTimerInterrupt+0x3c>)
 801112e:	681b      	ldr	r3, [r3, #0]
 8011130:	4a0a      	ldr	r2, [pc, #40]	@ (801115c <vPortSetupTimerInterrupt+0x40>)
 8011132:	fba2 2303 	umull	r2, r3, r2, r3
 8011136:	099b      	lsrs	r3, r3, #6
 8011138:	4a09      	ldr	r2, [pc, #36]	@ (8011160 <vPortSetupTimerInterrupt+0x44>)
 801113a:	3b01      	subs	r3, #1
 801113c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801113e:	4b04      	ldr	r3, [pc, #16]	@ (8011150 <vPortSetupTimerInterrupt+0x34>)
 8011140:	2207      	movs	r2, #7
 8011142:	601a      	str	r2, [r3, #0]
}
 8011144:	bf00      	nop
 8011146:	46bd      	mov	sp, r7
 8011148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801114c:	4770      	bx	lr
 801114e:	bf00      	nop
 8011150:	e000e010 	.word	0xe000e010
 8011154:	e000e018 	.word	0xe000e018
 8011158:	20000000 	.word	0x20000000
 801115c:	10624dd3 	.word	0x10624dd3
 8011160:	e000e014 	.word	0xe000e014

08011164 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011164:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011174 <vPortEnableVFP+0x10>
 8011168:	6801      	ldr	r1, [r0, #0]
 801116a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801116e:	6001      	str	r1, [r0, #0]
 8011170:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011172:	bf00      	nop
 8011174:	e000ed88 	.word	0xe000ed88

08011178 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011178:	b480      	push	{r7}
 801117a:	b085      	sub	sp, #20
 801117c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801117e:	f3ef 8305 	mrs	r3, IPSR
 8011182:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011184:	68fb      	ldr	r3, [r7, #12]
 8011186:	2b0f      	cmp	r3, #15
 8011188:	d915      	bls.n	80111b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801118a:	4a18      	ldr	r2, [pc, #96]	@ (80111ec <vPortValidateInterruptPriority+0x74>)
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	4413      	add	r3, r2
 8011190:	781b      	ldrb	r3, [r3, #0]
 8011192:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011194:	4b16      	ldr	r3, [pc, #88]	@ (80111f0 <vPortValidateInterruptPriority+0x78>)
 8011196:	781b      	ldrb	r3, [r3, #0]
 8011198:	7afa      	ldrb	r2, [r7, #11]
 801119a:	429a      	cmp	r2, r3
 801119c:	d20b      	bcs.n	80111b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801119e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111a2:	f383 8811 	msr	BASEPRI, r3
 80111a6:	f3bf 8f6f 	isb	sy
 80111aa:	f3bf 8f4f 	dsb	sy
 80111ae:	607b      	str	r3, [r7, #4]
}
 80111b0:	bf00      	nop
 80111b2:	bf00      	nop
 80111b4:	e7fd      	b.n	80111b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80111b6:	4b0f      	ldr	r3, [pc, #60]	@ (80111f4 <vPortValidateInterruptPriority+0x7c>)
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80111be:	4b0e      	ldr	r3, [pc, #56]	@ (80111f8 <vPortValidateInterruptPriority+0x80>)
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	429a      	cmp	r2, r3
 80111c4:	d90b      	bls.n	80111de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80111c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111ca:	f383 8811 	msr	BASEPRI, r3
 80111ce:	f3bf 8f6f 	isb	sy
 80111d2:	f3bf 8f4f 	dsb	sy
 80111d6:	603b      	str	r3, [r7, #0]
}
 80111d8:	bf00      	nop
 80111da:	bf00      	nop
 80111dc:	e7fd      	b.n	80111da <vPortValidateInterruptPriority+0x62>
	}
 80111de:	bf00      	nop
 80111e0:	3714      	adds	r7, #20
 80111e2:	46bd      	mov	sp, r7
 80111e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111e8:	4770      	bx	lr
 80111ea:	bf00      	nop
 80111ec:	e000e3f0 	.word	0xe000e3f0
 80111f0:	20005b98 	.word	0x20005b98
 80111f4:	e000ed0c 	.word	0xe000ed0c
 80111f8:	20005b9c 	.word	0x20005b9c

080111fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80111fc:	b580      	push	{r7, lr}
 80111fe:	b08a      	sub	sp, #40	@ 0x28
 8011200:	af00      	add	r7, sp, #0
 8011202:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011204:	2300      	movs	r3, #0
 8011206:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011208:	f7fe fb18 	bl	800f83c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801120c:	4b5c      	ldr	r3, [pc, #368]	@ (8011380 <pvPortMalloc+0x184>)
 801120e:	681b      	ldr	r3, [r3, #0]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d101      	bne.n	8011218 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011214:	f000 f924 	bl	8011460 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011218:	4b5a      	ldr	r3, [pc, #360]	@ (8011384 <pvPortMalloc+0x188>)
 801121a:	681a      	ldr	r2, [r3, #0]
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	4013      	ands	r3, r2
 8011220:	2b00      	cmp	r3, #0
 8011222:	f040 8095 	bne.w	8011350 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	2b00      	cmp	r3, #0
 801122a:	d01e      	beq.n	801126a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801122c:	2208      	movs	r2, #8
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	4413      	add	r3, r2
 8011232:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	f003 0307 	and.w	r3, r3, #7
 801123a:	2b00      	cmp	r3, #0
 801123c:	d015      	beq.n	801126a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	f023 0307 	bic.w	r3, r3, #7
 8011244:	3308      	adds	r3, #8
 8011246:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	f003 0307 	and.w	r3, r3, #7
 801124e:	2b00      	cmp	r3, #0
 8011250:	d00b      	beq.n	801126a <pvPortMalloc+0x6e>
	__asm volatile
 8011252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011256:	f383 8811 	msr	BASEPRI, r3
 801125a:	f3bf 8f6f 	isb	sy
 801125e:	f3bf 8f4f 	dsb	sy
 8011262:	617b      	str	r3, [r7, #20]
}
 8011264:	bf00      	nop
 8011266:	bf00      	nop
 8011268:	e7fd      	b.n	8011266 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d06f      	beq.n	8011350 <pvPortMalloc+0x154>
 8011270:	4b45      	ldr	r3, [pc, #276]	@ (8011388 <pvPortMalloc+0x18c>)
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	687a      	ldr	r2, [r7, #4]
 8011276:	429a      	cmp	r2, r3
 8011278:	d86a      	bhi.n	8011350 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801127a:	4b44      	ldr	r3, [pc, #272]	@ (801138c <pvPortMalloc+0x190>)
 801127c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801127e:	4b43      	ldr	r3, [pc, #268]	@ (801138c <pvPortMalloc+0x190>)
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011284:	e004      	b.n	8011290 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011288:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801128a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011292:	685b      	ldr	r3, [r3, #4]
 8011294:	687a      	ldr	r2, [r7, #4]
 8011296:	429a      	cmp	r2, r3
 8011298:	d903      	bls.n	80112a2 <pvPortMalloc+0xa6>
 801129a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d1f1      	bne.n	8011286 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80112a2:	4b37      	ldr	r3, [pc, #220]	@ (8011380 <pvPortMalloc+0x184>)
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80112a8:	429a      	cmp	r2, r3
 80112aa:	d051      	beq.n	8011350 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80112ac:	6a3b      	ldr	r3, [r7, #32]
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	2208      	movs	r2, #8
 80112b2:	4413      	add	r3, r2
 80112b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80112b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b8:	681a      	ldr	r2, [r3, #0]
 80112ba:	6a3b      	ldr	r3, [r7, #32]
 80112bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80112be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112c0:	685a      	ldr	r2, [r3, #4]
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	1ad2      	subs	r2, r2, r3
 80112c6:	2308      	movs	r3, #8
 80112c8:	005b      	lsls	r3, r3, #1
 80112ca:	429a      	cmp	r2, r3
 80112cc:	d920      	bls.n	8011310 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80112ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	4413      	add	r3, r2
 80112d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80112d6:	69bb      	ldr	r3, [r7, #24]
 80112d8:	f003 0307 	and.w	r3, r3, #7
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d00b      	beq.n	80112f8 <pvPortMalloc+0xfc>
	__asm volatile
 80112e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112e4:	f383 8811 	msr	BASEPRI, r3
 80112e8:	f3bf 8f6f 	isb	sy
 80112ec:	f3bf 8f4f 	dsb	sy
 80112f0:	613b      	str	r3, [r7, #16]
}
 80112f2:	bf00      	nop
 80112f4:	bf00      	nop
 80112f6:	e7fd      	b.n	80112f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80112f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112fa:	685a      	ldr	r2, [r3, #4]
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	1ad2      	subs	r2, r2, r3
 8011300:	69bb      	ldr	r3, [r7, #24]
 8011302:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011306:	687a      	ldr	r2, [r7, #4]
 8011308:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801130a:	69b8      	ldr	r0, [r7, #24]
 801130c:	f000 f90a 	bl	8011524 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011310:	4b1d      	ldr	r3, [pc, #116]	@ (8011388 <pvPortMalloc+0x18c>)
 8011312:	681a      	ldr	r2, [r3, #0]
 8011314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011316:	685b      	ldr	r3, [r3, #4]
 8011318:	1ad3      	subs	r3, r2, r3
 801131a:	4a1b      	ldr	r2, [pc, #108]	@ (8011388 <pvPortMalloc+0x18c>)
 801131c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801131e:	4b1a      	ldr	r3, [pc, #104]	@ (8011388 <pvPortMalloc+0x18c>)
 8011320:	681a      	ldr	r2, [r3, #0]
 8011322:	4b1b      	ldr	r3, [pc, #108]	@ (8011390 <pvPortMalloc+0x194>)
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	429a      	cmp	r2, r3
 8011328:	d203      	bcs.n	8011332 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801132a:	4b17      	ldr	r3, [pc, #92]	@ (8011388 <pvPortMalloc+0x18c>)
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	4a18      	ldr	r2, [pc, #96]	@ (8011390 <pvPortMalloc+0x194>)
 8011330:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011334:	685a      	ldr	r2, [r3, #4]
 8011336:	4b13      	ldr	r3, [pc, #76]	@ (8011384 <pvPortMalloc+0x188>)
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	431a      	orrs	r2, r3
 801133c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801133e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011342:	2200      	movs	r2, #0
 8011344:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011346:	4b13      	ldr	r3, [pc, #76]	@ (8011394 <pvPortMalloc+0x198>)
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	3301      	adds	r3, #1
 801134c:	4a11      	ldr	r2, [pc, #68]	@ (8011394 <pvPortMalloc+0x198>)
 801134e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011350:	f7fe fa82 	bl	800f858 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011354:	69fb      	ldr	r3, [r7, #28]
 8011356:	f003 0307 	and.w	r3, r3, #7
 801135a:	2b00      	cmp	r3, #0
 801135c:	d00b      	beq.n	8011376 <pvPortMalloc+0x17a>
	__asm volatile
 801135e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011362:	f383 8811 	msr	BASEPRI, r3
 8011366:	f3bf 8f6f 	isb	sy
 801136a:	f3bf 8f4f 	dsb	sy
 801136e:	60fb      	str	r3, [r7, #12]
}
 8011370:	bf00      	nop
 8011372:	bf00      	nop
 8011374:	e7fd      	b.n	8011372 <pvPortMalloc+0x176>
	return pvReturn;
 8011376:	69fb      	ldr	r3, [r7, #28]
}
 8011378:	4618      	mov	r0, r3
 801137a:	3728      	adds	r7, #40	@ 0x28
 801137c:	46bd      	mov	sp, r7
 801137e:	bd80      	pop	{r7, pc}
 8011380:	20005da8 	.word	0x20005da8
 8011384:	20005dbc 	.word	0x20005dbc
 8011388:	20005dac 	.word	0x20005dac
 801138c:	20005da0 	.word	0x20005da0
 8011390:	20005db0 	.word	0x20005db0
 8011394:	20005db4 	.word	0x20005db4

08011398 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011398:	b580      	push	{r7, lr}
 801139a:	b086      	sub	sp, #24
 801139c:	af00      	add	r7, sp, #0
 801139e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80113a4:	687b      	ldr	r3, [r7, #4]
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d04f      	beq.n	801144a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80113aa:	2308      	movs	r3, #8
 80113ac:	425b      	negs	r3, r3
 80113ae:	697a      	ldr	r2, [r7, #20]
 80113b0:	4413      	add	r3, r2
 80113b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80113b4:	697b      	ldr	r3, [r7, #20]
 80113b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80113b8:	693b      	ldr	r3, [r7, #16]
 80113ba:	685a      	ldr	r2, [r3, #4]
 80113bc:	4b25      	ldr	r3, [pc, #148]	@ (8011454 <vPortFree+0xbc>)
 80113be:	681b      	ldr	r3, [r3, #0]
 80113c0:	4013      	ands	r3, r2
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d10b      	bne.n	80113de <vPortFree+0x46>
	__asm volatile
 80113c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113ca:	f383 8811 	msr	BASEPRI, r3
 80113ce:	f3bf 8f6f 	isb	sy
 80113d2:	f3bf 8f4f 	dsb	sy
 80113d6:	60fb      	str	r3, [r7, #12]
}
 80113d8:	bf00      	nop
 80113da:	bf00      	nop
 80113dc:	e7fd      	b.n	80113da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80113de:	693b      	ldr	r3, [r7, #16]
 80113e0:	681b      	ldr	r3, [r3, #0]
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d00b      	beq.n	80113fe <vPortFree+0x66>
	__asm volatile
 80113e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80113ea:	f383 8811 	msr	BASEPRI, r3
 80113ee:	f3bf 8f6f 	isb	sy
 80113f2:	f3bf 8f4f 	dsb	sy
 80113f6:	60bb      	str	r3, [r7, #8]
}
 80113f8:	bf00      	nop
 80113fa:	bf00      	nop
 80113fc:	e7fd      	b.n	80113fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80113fe:	693b      	ldr	r3, [r7, #16]
 8011400:	685a      	ldr	r2, [r3, #4]
 8011402:	4b14      	ldr	r3, [pc, #80]	@ (8011454 <vPortFree+0xbc>)
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	4013      	ands	r3, r2
 8011408:	2b00      	cmp	r3, #0
 801140a:	d01e      	beq.n	801144a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801140c:	693b      	ldr	r3, [r7, #16]
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	2b00      	cmp	r3, #0
 8011412:	d11a      	bne.n	801144a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011414:	693b      	ldr	r3, [r7, #16]
 8011416:	685a      	ldr	r2, [r3, #4]
 8011418:	4b0e      	ldr	r3, [pc, #56]	@ (8011454 <vPortFree+0xbc>)
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	43db      	mvns	r3, r3
 801141e:	401a      	ands	r2, r3
 8011420:	693b      	ldr	r3, [r7, #16]
 8011422:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011424:	f7fe fa0a 	bl	800f83c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011428:	693b      	ldr	r3, [r7, #16]
 801142a:	685a      	ldr	r2, [r3, #4]
 801142c:	4b0a      	ldr	r3, [pc, #40]	@ (8011458 <vPortFree+0xc0>)
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	4413      	add	r3, r2
 8011432:	4a09      	ldr	r2, [pc, #36]	@ (8011458 <vPortFree+0xc0>)
 8011434:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011436:	6938      	ldr	r0, [r7, #16]
 8011438:	f000 f874 	bl	8011524 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801143c:	4b07      	ldr	r3, [pc, #28]	@ (801145c <vPortFree+0xc4>)
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	3301      	adds	r3, #1
 8011442:	4a06      	ldr	r2, [pc, #24]	@ (801145c <vPortFree+0xc4>)
 8011444:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011446:	f7fe fa07 	bl	800f858 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801144a:	bf00      	nop
 801144c:	3718      	adds	r7, #24
 801144e:	46bd      	mov	sp, r7
 8011450:	bd80      	pop	{r7, pc}
 8011452:	bf00      	nop
 8011454:	20005dbc 	.word	0x20005dbc
 8011458:	20005dac 	.word	0x20005dac
 801145c:	20005db8 	.word	0x20005db8

08011460 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011460:	b480      	push	{r7}
 8011462:	b085      	sub	sp, #20
 8011464:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011466:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801146a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801146c:	4b27      	ldr	r3, [pc, #156]	@ (801150c <prvHeapInit+0xac>)
 801146e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011470:	68fb      	ldr	r3, [r7, #12]
 8011472:	f003 0307 	and.w	r3, r3, #7
 8011476:	2b00      	cmp	r3, #0
 8011478:	d00c      	beq.n	8011494 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801147a:	68fb      	ldr	r3, [r7, #12]
 801147c:	3307      	adds	r3, #7
 801147e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011480:	68fb      	ldr	r3, [r7, #12]
 8011482:	f023 0307 	bic.w	r3, r3, #7
 8011486:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011488:	68ba      	ldr	r2, [r7, #8]
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	1ad3      	subs	r3, r2, r3
 801148e:	4a1f      	ldr	r2, [pc, #124]	@ (801150c <prvHeapInit+0xac>)
 8011490:	4413      	add	r3, r2
 8011492:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011494:	68fb      	ldr	r3, [r7, #12]
 8011496:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011498:	4a1d      	ldr	r2, [pc, #116]	@ (8011510 <prvHeapInit+0xb0>)
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801149e:	4b1c      	ldr	r3, [pc, #112]	@ (8011510 <prvHeapInit+0xb0>)
 80114a0:	2200      	movs	r2, #0
 80114a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	68ba      	ldr	r2, [r7, #8]
 80114a8:	4413      	add	r3, r2
 80114aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80114ac:	2208      	movs	r2, #8
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	1a9b      	subs	r3, r3, r2
 80114b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	f023 0307 	bic.w	r3, r3, #7
 80114ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	4a15      	ldr	r2, [pc, #84]	@ (8011514 <prvHeapInit+0xb4>)
 80114c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80114c2:	4b14      	ldr	r3, [pc, #80]	@ (8011514 <prvHeapInit+0xb4>)
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	2200      	movs	r2, #0
 80114c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80114ca:	4b12      	ldr	r3, [pc, #72]	@ (8011514 <prvHeapInit+0xb4>)
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	2200      	movs	r2, #0
 80114d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80114d6:	683b      	ldr	r3, [r7, #0]
 80114d8:	68fa      	ldr	r2, [r7, #12]
 80114da:	1ad2      	subs	r2, r2, r3
 80114dc:	683b      	ldr	r3, [r7, #0]
 80114de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80114e0:	4b0c      	ldr	r3, [pc, #48]	@ (8011514 <prvHeapInit+0xb4>)
 80114e2:	681a      	ldr	r2, [r3, #0]
 80114e4:	683b      	ldr	r3, [r7, #0]
 80114e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80114e8:	683b      	ldr	r3, [r7, #0]
 80114ea:	685b      	ldr	r3, [r3, #4]
 80114ec:	4a0a      	ldr	r2, [pc, #40]	@ (8011518 <prvHeapInit+0xb8>)
 80114ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80114f0:	683b      	ldr	r3, [r7, #0]
 80114f2:	685b      	ldr	r3, [r3, #4]
 80114f4:	4a09      	ldr	r2, [pc, #36]	@ (801151c <prvHeapInit+0xbc>)
 80114f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80114f8:	4b09      	ldr	r3, [pc, #36]	@ (8011520 <prvHeapInit+0xc0>)
 80114fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80114fe:	601a      	str	r2, [r3, #0]
}
 8011500:	bf00      	nop
 8011502:	3714      	adds	r7, #20
 8011504:	46bd      	mov	sp, r7
 8011506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801150a:	4770      	bx	lr
 801150c:	20005ba0 	.word	0x20005ba0
 8011510:	20005da0 	.word	0x20005da0
 8011514:	20005da8 	.word	0x20005da8
 8011518:	20005db0 	.word	0x20005db0
 801151c:	20005dac 	.word	0x20005dac
 8011520:	20005dbc 	.word	0x20005dbc

08011524 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011524:	b480      	push	{r7}
 8011526:	b085      	sub	sp, #20
 8011528:	af00      	add	r7, sp, #0
 801152a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 801152c:	4b28      	ldr	r3, [pc, #160]	@ (80115d0 <prvInsertBlockIntoFreeList+0xac>)
 801152e:	60fb      	str	r3, [r7, #12]
 8011530:	e002      	b.n	8011538 <prvInsertBlockIntoFreeList+0x14>
 8011532:	68fb      	ldr	r3, [r7, #12]
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	60fb      	str	r3, [r7, #12]
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	687a      	ldr	r2, [r7, #4]
 801153e:	429a      	cmp	r2, r3
 8011540:	d8f7      	bhi.n	8011532 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	685b      	ldr	r3, [r3, #4]
 801154a:	68ba      	ldr	r2, [r7, #8]
 801154c:	4413      	add	r3, r2
 801154e:	687a      	ldr	r2, [r7, #4]
 8011550:	429a      	cmp	r2, r3
 8011552:	d108      	bne.n	8011566 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011554:	68fb      	ldr	r3, [r7, #12]
 8011556:	685a      	ldr	r2, [r3, #4]
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	685b      	ldr	r3, [r3, #4]
 801155c:	441a      	add	r2, r3
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011562:	68fb      	ldr	r3, [r7, #12]
 8011564:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	685b      	ldr	r3, [r3, #4]
 801156e:	68ba      	ldr	r2, [r7, #8]
 8011570:	441a      	add	r2, r3
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	429a      	cmp	r2, r3
 8011578:	d118      	bne.n	80115ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801157a:	68fb      	ldr	r3, [r7, #12]
 801157c:	681a      	ldr	r2, [r3, #0]
 801157e:	4b15      	ldr	r3, [pc, #84]	@ (80115d4 <prvInsertBlockIntoFreeList+0xb0>)
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	429a      	cmp	r2, r3
 8011584:	d00d      	beq.n	80115a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	685a      	ldr	r2, [r3, #4]
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	685b      	ldr	r3, [r3, #4]
 8011590:	441a      	add	r2, r3
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	681b      	ldr	r3, [r3, #0]
 801159a:	681a      	ldr	r2, [r3, #0]
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	601a      	str	r2, [r3, #0]
 80115a0:	e008      	b.n	80115b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80115a2:	4b0c      	ldr	r3, [pc, #48]	@ (80115d4 <prvInsertBlockIntoFreeList+0xb0>)
 80115a4:	681a      	ldr	r2, [r3, #0]
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	601a      	str	r2, [r3, #0]
 80115aa:	e003      	b.n	80115b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80115ac:	68fb      	ldr	r3, [r7, #12]
 80115ae:	681a      	ldr	r2, [r3, #0]
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80115b4:	68fa      	ldr	r2, [r7, #12]
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	429a      	cmp	r2, r3
 80115ba:	d002      	beq.n	80115c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80115bc:	68fb      	ldr	r3, [r7, #12]
 80115be:	687a      	ldr	r2, [r7, #4]
 80115c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80115c2:	bf00      	nop
 80115c4:	3714      	adds	r7, #20
 80115c6:	46bd      	mov	sp, r7
 80115c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115cc:	4770      	bx	lr
 80115ce:	bf00      	nop
 80115d0:	20005da0 	.word	0x20005da0
 80115d4:	20005da8 	.word	0x20005da8

080115d8 <__cvt>:
 80115d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80115dc:	ec57 6b10 	vmov	r6, r7, d0
 80115e0:	2f00      	cmp	r7, #0
 80115e2:	460c      	mov	r4, r1
 80115e4:	4619      	mov	r1, r3
 80115e6:	463b      	mov	r3, r7
 80115e8:	bfbb      	ittet	lt
 80115ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80115ee:	461f      	movlt	r7, r3
 80115f0:	2300      	movge	r3, #0
 80115f2:	232d      	movlt	r3, #45	@ 0x2d
 80115f4:	700b      	strb	r3, [r1, #0]
 80115f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80115f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80115fc:	4691      	mov	r9, r2
 80115fe:	f023 0820 	bic.w	r8, r3, #32
 8011602:	bfbc      	itt	lt
 8011604:	4632      	movlt	r2, r6
 8011606:	4616      	movlt	r6, r2
 8011608:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801160c:	d005      	beq.n	801161a <__cvt+0x42>
 801160e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011612:	d100      	bne.n	8011616 <__cvt+0x3e>
 8011614:	3401      	adds	r4, #1
 8011616:	2102      	movs	r1, #2
 8011618:	e000      	b.n	801161c <__cvt+0x44>
 801161a:	2103      	movs	r1, #3
 801161c:	ab03      	add	r3, sp, #12
 801161e:	9301      	str	r3, [sp, #4]
 8011620:	ab02      	add	r3, sp, #8
 8011622:	9300      	str	r3, [sp, #0]
 8011624:	ec47 6b10 	vmov	d0, r6, r7
 8011628:	4653      	mov	r3, sl
 801162a:	4622      	mov	r2, r4
 801162c:	f001 f9dc 	bl	80129e8 <_dtoa_r>
 8011630:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011634:	4605      	mov	r5, r0
 8011636:	d119      	bne.n	801166c <__cvt+0x94>
 8011638:	f019 0f01 	tst.w	r9, #1
 801163c:	d00e      	beq.n	801165c <__cvt+0x84>
 801163e:	eb00 0904 	add.w	r9, r0, r4
 8011642:	2200      	movs	r2, #0
 8011644:	2300      	movs	r3, #0
 8011646:	4630      	mov	r0, r6
 8011648:	4639      	mov	r1, r7
 801164a:	f7ef fa65 	bl	8000b18 <__aeabi_dcmpeq>
 801164e:	b108      	cbz	r0, 8011654 <__cvt+0x7c>
 8011650:	f8cd 900c 	str.w	r9, [sp, #12]
 8011654:	2230      	movs	r2, #48	@ 0x30
 8011656:	9b03      	ldr	r3, [sp, #12]
 8011658:	454b      	cmp	r3, r9
 801165a:	d31e      	bcc.n	801169a <__cvt+0xc2>
 801165c:	9b03      	ldr	r3, [sp, #12]
 801165e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011660:	1b5b      	subs	r3, r3, r5
 8011662:	4628      	mov	r0, r5
 8011664:	6013      	str	r3, [r2, #0]
 8011666:	b004      	add	sp, #16
 8011668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801166c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011670:	eb00 0904 	add.w	r9, r0, r4
 8011674:	d1e5      	bne.n	8011642 <__cvt+0x6a>
 8011676:	7803      	ldrb	r3, [r0, #0]
 8011678:	2b30      	cmp	r3, #48	@ 0x30
 801167a:	d10a      	bne.n	8011692 <__cvt+0xba>
 801167c:	2200      	movs	r2, #0
 801167e:	2300      	movs	r3, #0
 8011680:	4630      	mov	r0, r6
 8011682:	4639      	mov	r1, r7
 8011684:	f7ef fa48 	bl	8000b18 <__aeabi_dcmpeq>
 8011688:	b918      	cbnz	r0, 8011692 <__cvt+0xba>
 801168a:	f1c4 0401 	rsb	r4, r4, #1
 801168e:	f8ca 4000 	str.w	r4, [sl]
 8011692:	f8da 3000 	ldr.w	r3, [sl]
 8011696:	4499      	add	r9, r3
 8011698:	e7d3      	b.n	8011642 <__cvt+0x6a>
 801169a:	1c59      	adds	r1, r3, #1
 801169c:	9103      	str	r1, [sp, #12]
 801169e:	701a      	strb	r2, [r3, #0]
 80116a0:	e7d9      	b.n	8011656 <__cvt+0x7e>

080116a2 <__exponent>:
 80116a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80116a4:	2900      	cmp	r1, #0
 80116a6:	bfba      	itte	lt
 80116a8:	4249      	neglt	r1, r1
 80116aa:	232d      	movlt	r3, #45	@ 0x2d
 80116ac:	232b      	movge	r3, #43	@ 0x2b
 80116ae:	2909      	cmp	r1, #9
 80116b0:	7002      	strb	r2, [r0, #0]
 80116b2:	7043      	strb	r3, [r0, #1]
 80116b4:	dd29      	ble.n	801170a <__exponent+0x68>
 80116b6:	f10d 0307 	add.w	r3, sp, #7
 80116ba:	461d      	mov	r5, r3
 80116bc:	270a      	movs	r7, #10
 80116be:	461a      	mov	r2, r3
 80116c0:	fbb1 f6f7 	udiv	r6, r1, r7
 80116c4:	fb07 1416 	mls	r4, r7, r6, r1
 80116c8:	3430      	adds	r4, #48	@ 0x30
 80116ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 80116ce:	460c      	mov	r4, r1
 80116d0:	2c63      	cmp	r4, #99	@ 0x63
 80116d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80116d6:	4631      	mov	r1, r6
 80116d8:	dcf1      	bgt.n	80116be <__exponent+0x1c>
 80116da:	3130      	adds	r1, #48	@ 0x30
 80116dc:	1e94      	subs	r4, r2, #2
 80116de:	f803 1c01 	strb.w	r1, [r3, #-1]
 80116e2:	1c41      	adds	r1, r0, #1
 80116e4:	4623      	mov	r3, r4
 80116e6:	42ab      	cmp	r3, r5
 80116e8:	d30a      	bcc.n	8011700 <__exponent+0x5e>
 80116ea:	f10d 0309 	add.w	r3, sp, #9
 80116ee:	1a9b      	subs	r3, r3, r2
 80116f0:	42ac      	cmp	r4, r5
 80116f2:	bf88      	it	hi
 80116f4:	2300      	movhi	r3, #0
 80116f6:	3302      	adds	r3, #2
 80116f8:	4403      	add	r3, r0
 80116fa:	1a18      	subs	r0, r3, r0
 80116fc:	b003      	add	sp, #12
 80116fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011700:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011704:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011708:	e7ed      	b.n	80116e6 <__exponent+0x44>
 801170a:	2330      	movs	r3, #48	@ 0x30
 801170c:	3130      	adds	r1, #48	@ 0x30
 801170e:	7083      	strb	r3, [r0, #2]
 8011710:	70c1      	strb	r1, [r0, #3]
 8011712:	1d03      	adds	r3, r0, #4
 8011714:	e7f1      	b.n	80116fa <__exponent+0x58>
	...

08011718 <_printf_float>:
 8011718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801171c:	b08d      	sub	sp, #52	@ 0x34
 801171e:	460c      	mov	r4, r1
 8011720:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011724:	4616      	mov	r6, r2
 8011726:	461f      	mov	r7, r3
 8011728:	4605      	mov	r5, r0
 801172a:	f000 ffeb 	bl	8012704 <_localeconv_r>
 801172e:	6803      	ldr	r3, [r0, #0]
 8011730:	9304      	str	r3, [sp, #16]
 8011732:	4618      	mov	r0, r3
 8011734:	f7ee fdc4 	bl	80002c0 <strlen>
 8011738:	2300      	movs	r3, #0
 801173a:	930a      	str	r3, [sp, #40]	@ 0x28
 801173c:	f8d8 3000 	ldr.w	r3, [r8]
 8011740:	9005      	str	r0, [sp, #20]
 8011742:	3307      	adds	r3, #7
 8011744:	f023 0307 	bic.w	r3, r3, #7
 8011748:	f103 0208 	add.w	r2, r3, #8
 801174c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011750:	f8d4 b000 	ldr.w	fp, [r4]
 8011754:	f8c8 2000 	str.w	r2, [r8]
 8011758:	e9d3 8900 	ldrd	r8, r9, [r3]
 801175c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011760:	9307      	str	r3, [sp, #28]
 8011762:	f8cd 8018 	str.w	r8, [sp, #24]
 8011766:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801176a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801176e:	4b9c      	ldr	r3, [pc, #624]	@ (80119e0 <_printf_float+0x2c8>)
 8011770:	f04f 32ff 	mov.w	r2, #4294967295
 8011774:	f7ef fa02 	bl	8000b7c <__aeabi_dcmpun>
 8011778:	bb70      	cbnz	r0, 80117d8 <_printf_float+0xc0>
 801177a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801177e:	4b98      	ldr	r3, [pc, #608]	@ (80119e0 <_printf_float+0x2c8>)
 8011780:	f04f 32ff 	mov.w	r2, #4294967295
 8011784:	f7ef f9dc 	bl	8000b40 <__aeabi_dcmple>
 8011788:	bb30      	cbnz	r0, 80117d8 <_printf_float+0xc0>
 801178a:	2200      	movs	r2, #0
 801178c:	2300      	movs	r3, #0
 801178e:	4640      	mov	r0, r8
 8011790:	4649      	mov	r1, r9
 8011792:	f7ef f9cb 	bl	8000b2c <__aeabi_dcmplt>
 8011796:	b110      	cbz	r0, 801179e <_printf_float+0x86>
 8011798:	232d      	movs	r3, #45	@ 0x2d
 801179a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801179e:	4a91      	ldr	r2, [pc, #580]	@ (80119e4 <_printf_float+0x2cc>)
 80117a0:	4b91      	ldr	r3, [pc, #580]	@ (80119e8 <_printf_float+0x2d0>)
 80117a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80117a6:	bf8c      	ite	hi
 80117a8:	4690      	movhi	r8, r2
 80117aa:	4698      	movls	r8, r3
 80117ac:	2303      	movs	r3, #3
 80117ae:	6123      	str	r3, [r4, #16]
 80117b0:	f02b 0304 	bic.w	r3, fp, #4
 80117b4:	6023      	str	r3, [r4, #0]
 80117b6:	f04f 0900 	mov.w	r9, #0
 80117ba:	9700      	str	r7, [sp, #0]
 80117bc:	4633      	mov	r3, r6
 80117be:	aa0b      	add	r2, sp, #44	@ 0x2c
 80117c0:	4621      	mov	r1, r4
 80117c2:	4628      	mov	r0, r5
 80117c4:	f000 f9d2 	bl	8011b6c <_printf_common>
 80117c8:	3001      	adds	r0, #1
 80117ca:	f040 808d 	bne.w	80118e8 <_printf_float+0x1d0>
 80117ce:	f04f 30ff 	mov.w	r0, #4294967295
 80117d2:	b00d      	add	sp, #52	@ 0x34
 80117d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117d8:	4642      	mov	r2, r8
 80117da:	464b      	mov	r3, r9
 80117dc:	4640      	mov	r0, r8
 80117de:	4649      	mov	r1, r9
 80117e0:	f7ef f9cc 	bl	8000b7c <__aeabi_dcmpun>
 80117e4:	b140      	cbz	r0, 80117f8 <_printf_float+0xe0>
 80117e6:	464b      	mov	r3, r9
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	bfbc      	itt	lt
 80117ec:	232d      	movlt	r3, #45	@ 0x2d
 80117ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80117f2:	4a7e      	ldr	r2, [pc, #504]	@ (80119ec <_printf_float+0x2d4>)
 80117f4:	4b7e      	ldr	r3, [pc, #504]	@ (80119f0 <_printf_float+0x2d8>)
 80117f6:	e7d4      	b.n	80117a2 <_printf_float+0x8a>
 80117f8:	6863      	ldr	r3, [r4, #4]
 80117fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80117fe:	9206      	str	r2, [sp, #24]
 8011800:	1c5a      	adds	r2, r3, #1
 8011802:	d13b      	bne.n	801187c <_printf_float+0x164>
 8011804:	2306      	movs	r3, #6
 8011806:	6063      	str	r3, [r4, #4]
 8011808:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801180c:	2300      	movs	r3, #0
 801180e:	6022      	str	r2, [r4, #0]
 8011810:	9303      	str	r3, [sp, #12]
 8011812:	ab0a      	add	r3, sp, #40	@ 0x28
 8011814:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011818:	ab09      	add	r3, sp, #36	@ 0x24
 801181a:	9300      	str	r3, [sp, #0]
 801181c:	6861      	ldr	r1, [r4, #4]
 801181e:	ec49 8b10 	vmov	d0, r8, r9
 8011822:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011826:	4628      	mov	r0, r5
 8011828:	f7ff fed6 	bl	80115d8 <__cvt>
 801182c:	9b06      	ldr	r3, [sp, #24]
 801182e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011830:	2b47      	cmp	r3, #71	@ 0x47
 8011832:	4680      	mov	r8, r0
 8011834:	d129      	bne.n	801188a <_printf_float+0x172>
 8011836:	1cc8      	adds	r0, r1, #3
 8011838:	db02      	blt.n	8011840 <_printf_float+0x128>
 801183a:	6863      	ldr	r3, [r4, #4]
 801183c:	4299      	cmp	r1, r3
 801183e:	dd41      	ble.n	80118c4 <_printf_float+0x1ac>
 8011840:	f1aa 0a02 	sub.w	sl, sl, #2
 8011844:	fa5f fa8a 	uxtb.w	sl, sl
 8011848:	3901      	subs	r1, #1
 801184a:	4652      	mov	r2, sl
 801184c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011850:	9109      	str	r1, [sp, #36]	@ 0x24
 8011852:	f7ff ff26 	bl	80116a2 <__exponent>
 8011856:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011858:	1813      	adds	r3, r2, r0
 801185a:	2a01      	cmp	r2, #1
 801185c:	4681      	mov	r9, r0
 801185e:	6123      	str	r3, [r4, #16]
 8011860:	dc02      	bgt.n	8011868 <_printf_float+0x150>
 8011862:	6822      	ldr	r2, [r4, #0]
 8011864:	07d2      	lsls	r2, r2, #31
 8011866:	d501      	bpl.n	801186c <_printf_float+0x154>
 8011868:	3301      	adds	r3, #1
 801186a:	6123      	str	r3, [r4, #16]
 801186c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011870:	2b00      	cmp	r3, #0
 8011872:	d0a2      	beq.n	80117ba <_printf_float+0xa2>
 8011874:	232d      	movs	r3, #45	@ 0x2d
 8011876:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801187a:	e79e      	b.n	80117ba <_printf_float+0xa2>
 801187c:	9a06      	ldr	r2, [sp, #24]
 801187e:	2a47      	cmp	r2, #71	@ 0x47
 8011880:	d1c2      	bne.n	8011808 <_printf_float+0xf0>
 8011882:	2b00      	cmp	r3, #0
 8011884:	d1c0      	bne.n	8011808 <_printf_float+0xf0>
 8011886:	2301      	movs	r3, #1
 8011888:	e7bd      	b.n	8011806 <_printf_float+0xee>
 801188a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801188e:	d9db      	bls.n	8011848 <_printf_float+0x130>
 8011890:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011894:	d118      	bne.n	80118c8 <_printf_float+0x1b0>
 8011896:	2900      	cmp	r1, #0
 8011898:	6863      	ldr	r3, [r4, #4]
 801189a:	dd0b      	ble.n	80118b4 <_printf_float+0x19c>
 801189c:	6121      	str	r1, [r4, #16]
 801189e:	b913      	cbnz	r3, 80118a6 <_printf_float+0x18e>
 80118a0:	6822      	ldr	r2, [r4, #0]
 80118a2:	07d0      	lsls	r0, r2, #31
 80118a4:	d502      	bpl.n	80118ac <_printf_float+0x194>
 80118a6:	3301      	adds	r3, #1
 80118a8:	440b      	add	r3, r1
 80118aa:	6123      	str	r3, [r4, #16]
 80118ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 80118ae:	f04f 0900 	mov.w	r9, #0
 80118b2:	e7db      	b.n	801186c <_printf_float+0x154>
 80118b4:	b913      	cbnz	r3, 80118bc <_printf_float+0x1a4>
 80118b6:	6822      	ldr	r2, [r4, #0]
 80118b8:	07d2      	lsls	r2, r2, #31
 80118ba:	d501      	bpl.n	80118c0 <_printf_float+0x1a8>
 80118bc:	3302      	adds	r3, #2
 80118be:	e7f4      	b.n	80118aa <_printf_float+0x192>
 80118c0:	2301      	movs	r3, #1
 80118c2:	e7f2      	b.n	80118aa <_printf_float+0x192>
 80118c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80118c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80118ca:	4299      	cmp	r1, r3
 80118cc:	db05      	blt.n	80118da <_printf_float+0x1c2>
 80118ce:	6823      	ldr	r3, [r4, #0]
 80118d0:	6121      	str	r1, [r4, #16]
 80118d2:	07d8      	lsls	r0, r3, #31
 80118d4:	d5ea      	bpl.n	80118ac <_printf_float+0x194>
 80118d6:	1c4b      	adds	r3, r1, #1
 80118d8:	e7e7      	b.n	80118aa <_printf_float+0x192>
 80118da:	2900      	cmp	r1, #0
 80118dc:	bfd4      	ite	le
 80118de:	f1c1 0202 	rsble	r2, r1, #2
 80118e2:	2201      	movgt	r2, #1
 80118e4:	4413      	add	r3, r2
 80118e6:	e7e0      	b.n	80118aa <_printf_float+0x192>
 80118e8:	6823      	ldr	r3, [r4, #0]
 80118ea:	055a      	lsls	r2, r3, #21
 80118ec:	d407      	bmi.n	80118fe <_printf_float+0x1e6>
 80118ee:	6923      	ldr	r3, [r4, #16]
 80118f0:	4642      	mov	r2, r8
 80118f2:	4631      	mov	r1, r6
 80118f4:	4628      	mov	r0, r5
 80118f6:	47b8      	blx	r7
 80118f8:	3001      	adds	r0, #1
 80118fa:	d12b      	bne.n	8011954 <_printf_float+0x23c>
 80118fc:	e767      	b.n	80117ce <_printf_float+0xb6>
 80118fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011902:	f240 80dd 	bls.w	8011ac0 <_printf_float+0x3a8>
 8011906:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801190a:	2200      	movs	r2, #0
 801190c:	2300      	movs	r3, #0
 801190e:	f7ef f903 	bl	8000b18 <__aeabi_dcmpeq>
 8011912:	2800      	cmp	r0, #0
 8011914:	d033      	beq.n	801197e <_printf_float+0x266>
 8011916:	4a37      	ldr	r2, [pc, #220]	@ (80119f4 <_printf_float+0x2dc>)
 8011918:	2301      	movs	r3, #1
 801191a:	4631      	mov	r1, r6
 801191c:	4628      	mov	r0, r5
 801191e:	47b8      	blx	r7
 8011920:	3001      	adds	r0, #1
 8011922:	f43f af54 	beq.w	80117ce <_printf_float+0xb6>
 8011926:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801192a:	4543      	cmp	r3, r8
 801192c:	db02      	blt.n	8011934 <_printf_float+0x21c>
 801192e:	6823      	ldr	r3, [r4, #0]
 8011930:	07d8      	lsls	r0, r3, #31
 8011932:	d50f      	bpl.n	8011954 <_printf_float+0x23c>
 8011934:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011938:	4631      	mov	r1, r6
 801193a:	4628      	mov	r0, r5
 801193c:	47b8      	blx	r7
 801193e:	3001      	adds	r0, #1
 8011940:	f43f af45 	beq.w	80117ce <_printf_float+0xb6>
 8011944:	f04f 0900 	mov.w	r9, #0
 8011948:	f108 38ff 	add.w	r8, r8, #4294967295
 801194c:	f104 0a1a 	add.w	sl, r4, #26
 8011950:	45c8      	cmp	r8, r9
 8011952:	dc09      	bgt.n	8011968 <_printf_float+0x250>
 8011954:	6823      	ldr	r3, [r4, #0]
 8011956:	079b      	lsls	r3, r3, #30
 8011958:	f100 8103 	bmi.w	8011b62 <_printf_float+0x44a>
 801195c:	68e0      	ldr	r0, [r4, #12]
 801195e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011960:	4298      	cmp	r0, r3
 8011962:	bfb8      	it	lt
 8011964:	4618      	movlt	r0, r3
 8011966:	e734      	b.n	80117d2 <_printf_float+0xba>
 8011968:	2301      	movs	r3, #1
 801196a:	4652      	mov	r2, sl
 801196c:	4631      	mov	r1, r6
 801196e:	4628      	mov	r0, r5
 8011970:	47b8      	blx	r7
 8011972:	3001      	adds	r0, #1
 8011974:	f43f af2b 	beq.w	80117ce <_printf_float+0xb6>
 8011978:	f109 0901 	add.w	r9, r9, #1
 801197c:	e7e8      	b.n	8011950 <_printf_float+0x238>
 801197e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011980:	2b00      	cmp	r3, #0
 8011982:	dc39      	bgt.n	80119f8 <_printf_float+0x2e0>
 8011984:	4a1b      	ldr	r2, [pc, #108]	@ (80119f4 <_printf_float+0x2dc>)
 8011986:	2301      	movs	r3, #1
 8011988:	4631      	mov	r1, r6
 801198a:	4628      	mov	r0, r5
 801198c:	47b8      	blx	r7
 801198e:	3001      	adds	r0, #1
 8011990:	f43f af1d 	beq.w	80117ce <_printf_float+0xb6>
 8011994:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011998:	ea59 0303 	orrs.w	r3, r9, r3
 801199c:	d102      	bne.n	80119a4 <_printf_float+0x28c>
 801199e:	6823      	ldr	r3, [r4, #0]
 80119a0:	07d9      	lsls	r1, r3, #31
 80119a2:	d5d7      	bpl.n	8011954 <_printf_float+0x23c>
 80119a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80119a8:	4631      	mov	r1, r6
 80119aa:	4628      	mov	r0, r5
 80119ac:	47b8      	blx	r7
 80119ae:	3001      	adds	r0, #1
 80119b0:	f43f af0d 	beq.w	80117ce <_printf_float+0xb6>
 80119b4:	f04f 0a00 	mov.w	sl, #0
 80119b8:	f104 0b1a 	add.w	fp, r4, #26
 80119bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119be:	425b      	negs	r3, r3
 80119c0:	4553      	cmp	r3, sl
 80119c2:	dc01      	bgt.n	80119c8 <_printf_float+0x2b0>
 80119c4:	464b      	mov	r3, r9
 80119c6:	e793      	b.n	80118f0 <_printf_float+0x1d8>
 80119c8:	2301      	movs	r3, #1
 80119ca:	465a      	mov	r2, fp
 80119cc:	4631      	mov	r1, r6
 80119ce:	4628      	mov	r0, r5
 80119d0:	47b8      	blx	r7
 80119d2:	3001      	adds	r0, #1
 80119d4:	f43f aefb 	beq.w	80117ce <_printf_float+0xb6>
 80119d8:	f10a 0a01 	add.w	sl, sl, #1
 80119dc:	e7ee      	b.n	80119bc <_printf_float+0x2a4>
 80119de:	bf00      	nop
 80119e0:	7fefffff 	.word	0x7fefffff
 80119e4:	08016878 	.word	0x08016878
 80119e8:	08016874 	.word	0x08016874
 80119ec:	08016880 	.word	0x08016880
 80119f0:	0801687c 	.word	0x0801687c
 80119f4:	08016884 	.word	0x08016884
 80119f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80119fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80119fe:	4553      	cmp	r3, sl
 8011a00:	bfa8      	it	ge
 8011a02:	4653      	movge	r3, sl
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	4699      	mov	r9, r3
 8011a08:	dc36      	bgt.n	8011a78 <_printf_float+0x360>
 8011a0a:	f04f 0b00 	mov.w	fp, #0
 8011a0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011a12:	f104 021a 	add.w	r2, r4, #26
 8011a16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011a18:	9306      	str	r3, [sp, #24]
 8011a1a:	eba3 0309 	sub.w	r3, r3, r9
 8011a1e:	455b      	cmp	r3, fp
 8011a20:	dc31      	bgt.n	8011a86 <_printf_float+0x36e>
 8011a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a24:	459a      	cmp	sl, r3
 8011a26:	dc3a      	bgt.n	8011a9e <_printf_float+0x386>
 8011a28:	6823      	ldr	r3, [r4, #0]
 8011a2a:	07da      	lsls	r2, r3, #31
 8011a2c:	d437      	bmi.n	8011a9e <_printf_float+0x386>
 8011a2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a30:	ebaa 0903 	sub.w	r9, sl, r3
 8011a34:	9b06      	ldr	r3, [sp, #24]
 8011a36:	ebaa 0303 	sub.w	r3, sl, r3
 8011a3a:	4599      	cmp	r9, r3
 8011a3c:	bfa8      	it	ge
 8011a3e:	4699      	movge	r9, r3
 8011a40:	f1b9 0f00 	cmp.w	r9, #0
 8011a44:	dc33      	bgt.n	8011aae <_printf_float+0x396>
 8011a46:	f04f 0800 	mov.w	r8, #0
 8011a4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011a4e:	f104 0b1a 	add.w	fp, r4, #26
 8011a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a54:	ebaa 0303 	sub.w	r3, sl, r3
 8011a58:	eba3 0309 	sub.w	r3, r3, r9
 8011a5c:	4543      	cmp	r3, r8
 8011a5e:	f77f af79 	ble.w	8011954 <_printf_float+0x23c>
 8011a62:	2301      	movs	r3, #1
 8011a64:	465a      	mov	r2, fp
 8011a66:	4631      	mov	r1, r6
 8011a68:	4628      	mov	r0, r5
 8011a6a:	47b8      	blx	r7
 8011a6c:	3001      	adds	r0, #1
 8011a6e:	f43f aeae 	beq.w	80117ce <_printf_float+0xb6>
 8011a72:	f108 0801 	add.w	r8, r8, #1
 8011a76:	e7ec      	b.n	8011a52 <_printf_float+0x33a>
 8011a78:	4642      	mov	r2, r8
 8011a7a:	4631      	mov	r1, r6
 8011a7c:	4628      	mov	r0, r5
 8011a7e:	47b8      	blx	r7
 8011a80:	3001      	adds	r0, #1
 8011a82:	d1c2      	bne.n	8011a0a <_printf_float+0x2f2>
 8011a84:	e6a3      	b.n	80117ce <_printf_float+0xb6>
 8011a86:	2301      	movs	r3, #1
 8011a88:	4631      	mov	r1, r6
 8011a8a:	4628      	mov	r0, r5
 8011a8c:	9206      	str	r2, [sp, #24]
 8011a8e:	47b8      	blx	r7
 8011a90:	3001      	adds	r0, #1
 8011a92:	f43f ae9c 	beq.w	80117ce <_printf_float+0xb6>
 8011a96:	9a06      	ldr	r2, [sp, #24]
 8011a98:	f10b 0b01 	add.w	fp, fp, #1
 8011a9c:	e7bb      	b.n	8011a16 <_printf_float+0x2fe>
 8011a9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011aa2:	4631      	mov	r1, r6
 8011aa4:	4628      	mov	r0, r5
 8011aa6:	47b8      	blx	r7
 8011aa8:	3001      	adds	r0, #1
 8011aaa:	d1c0      	bne.n	8011a2e <_printf_float+0x316>
 8011aac:	e68f      	b.n	80117ce <_printf_float+0xb6>
 8011aae:	9a06      	ldr	r2, [sp, #24]
 8011ab0:	464b      	mov	r3, r9
 8011ab2:	4442      	add	r2, r8
 8011ab4:	4631      	mov	r1, r6
 8011ab6:	4628      	mov	r0, r5
 8011ab8:	47b8      	blx	r7
 8011aba:	3001      	adds	r0, #1
 8011abc:	d1c3      	bne.n	8011a46 <_printf_float+0x32e>
 8011abe:	e686      	b.n	80117ce <_printf_float+0xb6>
 8011ac0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011ac4:	f1ba 0f01 	cmp.w	sl, #1
 8011ac8:	dc01      	bgt.n	8011ace <_printf_float+0x3b6>
 8011aca:	07db      	lsls	r3, r3, #31
 8011acc:	d536      	bpl.n	8011b3c <_printf_float+0x424>
 8011ace:	2301      	movs	r3, #1
 8011ad0:	4642      	mov	r2, r8
 8011ad2:	4631      	mov	r1, r6
 8011ad4:	4628      	mov	r0, r5
 8011ad6:	47b8      	blx	r7
 8011ad8:	3001      	adds	r0, #1
 8011ada:	f43f ae78 	beq.w	80117ce <_printf_float+0xb6>
 8011ade:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ae2:	4631      	mov	r1, r6
 8011ae4:	4628      	mov	r0, r5
 8011ae6:	47b8      	blx	r7
 8011ae8:	3001      	adds	r0, #1
 8011aea:	f43f ae70 	beq.w	80117ce <_printf_float+0xb6>
 8011aee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011af2:	2200      	movs	r2, #0
 8011af4:	2300      	movs	r3, #0
 8011af6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011afa:	f7ef f80d 	bl	8000b18 <__aeabi_dcmpeq>
 8011afe:	b9c0      	cbnz	r0, 8011b32 <_printf_float+0x41a>
 8011b00:	4653      	mov	r3, sl
 8011b02:	f108 0201 	add.w	r2, r8, #1
 8011b06:	4631      	mov	r1, r6
 8011b08:	4628      	mov	r0, r5
 8011b0a:	47b8      	blx	r7
 8011b0c:	3001      	adds	r0, #1
 8011b0e:	d10c      	bne.n	8011b2a <_printf_float+0x412>
 8011b10:	e65d      	b.n	80117ce <_printf_float+0xb6>
 8011b12:	2301      	movs	r3, #1
 8011b14:	465a      	mov	r2, fp
 8011b16:	4631      	mov	r1, r6
 8011b18:	4628      	mov	r0, r5
 8011b1a:	47b8      	blx	r7
 8011b1c:	3001      	adds	r0, #1
 8011b1e:	f43f ae56 	beq.w	80117ce <_printf_float+0xb6>
 8011b22:	f108 0801 	add.w	r8, r8, #1
 8011b26:	45d0      	cmp	r8, sl
 8011b28:	dbf3      	blt.n	8011b12 <_printf_float+0x3fa>
 8011b2a:	464b      	mov	r3, r9
 8011b2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011b30:	e6df      	b.n	80118f2 <_printf_float+0x1da>
 8011b32:	f04f 0800 	mov.w	r8, #0
 8011b36:	f104 0b1a 	add.w	fp, r4, #26
 8011b3a:	e7f4      	b.n	8011b26 <_printf_float+0x40e>
 8011b3c:	2301      	movs	r3, #1
 8011b3e:	4642      	mov	r2, r8
 8011b40:	e7e1      	b.n	8011b06 <_printf_float+0x3ee>
 8011b42:	2301      	movs	r3, #1
 8011b44:	464a      	mov	r2, r9
 8011b46:	4631      	mov	r1, r6
 8011b48:	4628      	mov	r0, r5
 8011b4a:	47b8      	blx	r7
 8011b4c:	3001      	adds	r0, #1
 8011b4e:	f43f ae3e 	beq.w	80117ce <_printf_float+0xb6>
 8011b52:	f108 0801 	add.w	r8, r8, #1
 8011b56:	68e3      	ldr	r3, [r4, #12]
 8011b58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011b5a:	1a5b      	subs	r3, r3, r1
 8011b5c:	4543      	cmp	r3, r8
 8011b5e:	dcf0      	bgt.n	8011b42 <_printf_float+0x42a>
 8011b60:	e6fc      	b.n	801195c <_printf_float+0x244>
 8011b62:	f04f 0800 	mov.w	r8, #0
 8011b66:	f104 0919 	add.w	r9, r4, #25
 8011b6a:	e7f4      	b.n	8011b56 <_printf_float+0x43e>

08011b6c <_printf_common>:
 8011b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b70:	4616      	mov	r6, r2
 8011b72:	4698      	mov	r8, r3
 8011b74:	688a      	ldr	r2, [r1, #8]
 8011b76:	690b      	ldr	r3, [r1, #16]
 8011b78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011b7c:	4293      	cmp	r3, r2
 8011b7e:	bfb8      	it	lt
 8011b80:	4613      	movlt	r3, r2
 8011b82:	6033      	str	r3, [r6, #0]
 8011b84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011b88:	4607      	mov	r7, r0
 8011b8a:	460c      	mov	r4, r1
 8011b8c:	b10a      	cbz	r2, 8011b92 <_printf_common+0x26>
 8011b8e:	3301      	adds	r3, #1
 8011b90:	6033      	str	r3, [r6, #0]
 8011b92:	6823      	ldr	r3, [r4, #0]
 8011b94:	0699      	lsls	r1, r3, #26
 8011b96:	bf42      	ittt	mi
 8011b98:	6833      	ldrmi	r3, [r6, #0]
 8011b9a:	3302      	addmi	r3, #2
 8011b9c:	6033      	strmi	r3, [r6, #0]
 8011b9e:	6825      	ldr	r5, [r4, #0]
 8011ba0:	f015 0506 	ands.w	r5, r5, #6
 8011ba4:	d106      	bne.n	8011bb4 <_printf_common+0x48>
 8011ba6:	f104 0a19 	add.w	sl, r4, #25
 8011baa:	68e3      	ldr	r3, [r4, #12]
 8011bac:	6832      	ldr	r2, [r6, #0]
 8011bae:	1a9b      	subs	r3, r3, r2
 8011bb0:	42ab      	cmp	r3, r5
 8011bb2:	dc26      	bgt.n	8011c02 <_printf_common+0x96>
 8011bb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011bb8:	6822      	ldr	r2, [r4, #0]
 8011bba:	3b00      	subs	r3, #0
 8011bbc:	bf18      	it	ne
 8011bbe:	2301      	movne	r3, #1
 8011bc0:	0692      	lsls	r2, r2, #26
 8011bc2:	d42b      	bmi.n	8011c1c <_printf_common+0xb0>
 8011bc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011bc8:	4641      	mov	r1, r8
 8011bca:	4638      	mov	r0, r7
 8011bcc:	47c8      	blx	r9
 8011bce:	3001      	adds	r0, #1
 8011bd0:	d01e      	beq.n	8011c10 <_printf_common+0xa4>
 8011bd2:	6823      	ldr	r3, [r4, #0]
 8011bd4:	6922      	ldr	r2, [r4, #16]
 8011bd6:	f003 0306 	and.w	r3, r3, #6
 8011bda:	2b04      	cmp	r3, #4
 8011bdc:	bf02      	ittt	eq
 8011bde:	68e5      	ldreq	r5, [r4, #12]
 8011be0:	6833      	ldreq	r3, [r6, #0]
 8011be2:	1aed      	subeq	r5, r5, r3
 8011be4:	68a3      	ldr	r3, [r4, #8]
 8011be6:	bf0c      	ite	eq
 8011be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011bec:	2500      	movne	r5, #0
 8011bee:	4293      	cmp	r3, r2
 8011bf0:	bfc4      	itt	gt
 8011bf2:	1a9b      	subgt	r3, r3, r2
 8011bf4:	18ed      	addgt	r5, r5, r3
 8011bf6:	2600      	movs	r6, #0
 8011bf8:	341a      	adds	r4, #26
 8011bfa:	42b5      	cmp	r5, r6
 8011bfc:	d11a      	bne.n	8011c34 <_printf_common+0xc8>
 8011bfe:	2000      	movs	r0, #0
 8011c00:	e008      	b.n	8011c14 <_printf_common+0xa8>
 8011c02:	2301      	movs	r3, #1
 8011c04:	4652      	mov	r2, sl
 8011c06:	4641      	mov	r1, r8
 8011c08:	4638      	mov	r0, r7
 8011c0a:	47c8      	blx	r9
 8011c0c:	3001      	adds	r0, #1
 8011c0e:	d103      	bne.n	8011c18 <_printf_common+0xac>
 8011c10:	f04f 30ff 	mov.w	r0, #4294967295
 8011c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c18:	3501      	adds	r5, #1
 8011c1a:	e7c6      	b.n	8011baa <_printf_common+0x3e>
 8011c1c:	18e1      	adds	r1, r4, r3
 8011c1e:	1c5a      	adds	r2, r3, #1
 8011c20:	2030      	movs	r0, #48	@ 0x30
 8011c22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011c26:	4422      	add	r2, r4
 8011c28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011c2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011c30:	3302      	adds	r3, #2
 8011c32:	e7c7      	b.n	8011bc4 <_printf_common+0x58>
 8011c34:	2301      	movs	r3, #1
 8011c36:	4622      	mov	r2, r4
 8011c38:	4641      	mov	r1, r8
 8011c3a:	4638      	mov	r0, r7
 8011c3c:	47c8      	blx	r9
 8011c3e:	3001      	adds	r0, #1
 8011c40:	d0e6      	beq.n	8011c10 <_printf_common+0xa4>
 8011c42:	3601      	adds	r6, #1
 8011c44:	e7d9      	b.n	8011bfa <_printf_common+0x8e>
	...

08011c48 <_printf_i>:
 8011c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011c4c:	7e0f      	ldrb	r7, [r1, #24]
 8011c4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011c50:	2f78      	cmp	r7, #120	@ 0x78
 8011c52:	4691      	mov	r9, r2
 8011c54:	4680      	mov	r8, r0
 8011c56:	460c      	mov	r4, r1
 8011c58:	469a      	mov	sl, r3
 8011c5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011c5e:	d807      	bhi.n	8011c70 <_printf_i+0x28>
 8011c60:	2f62      	cmp	r7, #98	@ 0x62
 8011c62:	d80a      	bhi.n	8011c7a <_printf_i+0x32>
 8011c64:	2f00      	cmp	r7, #0
 8011c66:	f000 80d1 	beq.w	8011e0c <_printf_i+0x1c4>
 8011c6a:	2f58      	cmp	r7, #88	@ 0x58
 8011c6c:	f000 80b8 	beq.w	8011de0 <_printf_i+0x198>
 8011c70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011c74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011c78:	e03a      	b.n	8011cf0 <_printf_i+0xa8>
 8011c7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011c7e:	2b15      	cmp	r3, #21
 8011c80:	d8f6      	bhi.n	8011c70 <_printf_i+0x28>
 8011c82:	a101      	add	r1, pc, #4	@ (adr r1, 8011c88 <_printf_i+0x40>)
 8011c84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011c88:	08011ce1 	.word	0x08011ce1
 8011c8c:	08011cf5 	.word	0x08011cf5
 8011c90:	08011c71 	.word	0x08011c71
 8011c94:	08011c71 	.word	0x08011c71
 8011c98:	08011c71 	.word	0x08011c71
 8011c9c:	08011c71 	.word	0x08011c71
 8011ca0:	08011cf5 	.word	0x08011cf5
 8011ca4:	08011c71 	.word	0x08011c71
 8011ca8:	08011c71 	.word	0x08011c71
 8011cac:	08011c71 	.word	0x08011c71
 8011cb0:	08011c71 	.word	0x08011c71
 8011cb4:	08011df3 	.word	0x08011df3
 8011cb8:	08011d1f 	.word	0x08011d1f
 8011cbc:	08011dad 	.word	0x08011dad
 8011cc0:	08011c71 	.word	0x08011c71
 8011cc4:	08011c71 	.word	0x08011c71
 8011cc8:	08011e15 	.word	0x08011e15
 8011ccc:	08011c71 	.word	0x08011c71
 8011cd0:	08011d1f 	.word	0x08011d1f
 8011cd4:	08011c71 	.word	0x08011c71
 8011cd8:	08011c71 	.word	0x08011c71
 8011cdc:	08011db5 	.word	0x08011db5
 8011ce0:	6833      	ldr	r3, [r6, #0]
 8011ce2:	1d1a      	adds	r2, r3, #4
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	6032      	str	r2, [r6, #0]
 8011ce8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011cec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011cf0:	2301      	movs	r3, #1
 8011cf2:	e09c      	b.n	8011e2e <_printf_i+0x1e6>
 8011cf4:	6833      	ldr	r3, [r6, #0]
 8011cf6:	6820      	ldr	r0, [r4, #0]
 8011cf8:	1d19      	adds	r1, r3, #4
 8011cfa:	6031      	str	r1, [r6, #0]
 8011cfc:	0606      	lsls	r6, r0, #24
 8011cfe:	d501      	bpl.n	8011d04 <_printf_i+0xbc>
 8011d00:	681d      	ldr	r5, [r3, #0]
 8011d02:	e003      	b.n	8011d0c <_printf_i+0xc4>
 8011d04:	0645      	lsls	r5, r0, #25
 8011d06:	d5fb      	bpl.n	8011d00 <_printf_i+0xb8>
 8011d08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011d0c:	2d00      	cmp	r5, #0
 8011d0e:	da03      	bge.n	8011d18 <_printf_i+0xd0>
 8011d10:	232d      	movs	r3, #45	@ 0x2d
 8011d12:	426d      	negs	r5, r5
 8011d14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011d18:	4858      	ldr	r0, [pc, #352]	@ (8011e7c <_printf_i+0x234>)
 8011d1a:	230a      	movs	r3, #10
 8011d1c:	e011      	b.n	8011d42 <_printf_i+0xfa>
 8011d1e:	6821      	ldr	r1, [r4, #0]
 8011d20:	6833      	ldr	r3, [r6, #0]
 8011d22:	0608      	lsls	r0, r1, #24
 8011d24:	f853 5b04 	ldr.w	r5, [r3], #4
 8011d28:	d402      	bmi.n	8011d30 <_printf_i+0xe8>
 8011d2a:	0649      	lsls	r1, r1, #25
 8011d2c:	bf48      	it	mi
 8011d2e:	b2ad      	uxthmi	r5, r5
 8011d30:	2f6f      	cmp	r7, #111	@ 0x6f
 8011d32:	4852      	ldr	r0, [pc, #328]	@ (8011e7c <_printf_i+0x234>)
 8011d34:	6033      	str	r3, [r6, #0]
 8011d36:	bf14      	ite	ne
 8011d38:	230a      	movne	r3, #10
 8011d3a:	2308      	moveq	r3, #8
 8011d3c:	2100      	movs	r1, #0
 8011d3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011d42:	6866      	ldr	r6, [r4, #4]
 8011d44:	60a6      	str	r6, [r4, #8]
 8011d46:	2e00      	cmp	r6, #0
 8011d48:	db05      	blt.n	8011d56 <_printf_i+0x10e>
 8011d4a:	6821      	ldr	r1, [r4, #0]
 8011d4c:	432e      	orrs	r6, r5
 8011d4e:	f021 0104 	bic.w	r1, r1, #4
 8011d52:	6021      	str	r1, [r4, #0]
 8011d54:	d04b      	beq.n	8011dee <_printf_i+0x1a6>
 8011d56:	4616      	mov	r6, r2
 8011d58:	fbb5 f1f3 	udiv	r1, r5, r3
 8011d5c:	fb03 5711 	mls	r7, r3, r1, r5
 8011d60:	5dc7      	ldrb	r7, [r0, r7]
 8011d62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011d66:	462f      	mov	r7, r5
 8011d68:	42bb      	cmp	r3, r7
 8011d6a:	460d      	mov	r5, r1
 8011d6c:	d9f4      	bls.n	8011d58 <_printf_i+0x110>
 8011d6e:	2b08      	cmp	r3, #8
 8011d70:	d10b      	bne.n	8011d8a <_printf_i+0x142>
 8011d72:	6823      	ldr	r3, [r4, #0]
 8011d74:	07df      	lsls	r7, r3, #31
 8011d76:	d508      	bpl.n	8011d8a <_printf_i+0x142>
 8011d78:	6923      	ldr	r3, [r4, #16]
 8011d7a:	6861      	ldr	r1, [r4, #4]
 8011d7c:	4299      	cmp	r1, r3
 8011d7e:	bfde      	ittt	le
 8011d80:	2330      	movle	r3, #48	@ 0x30
 8011d82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011d86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011d8a:	1b92      	subs	r2, r2, r6
 8011d8c:	6122      	str	r2, [r4, #16]
 8011d8e:	f8cd a000 	str.w	sl, [sp]
 8011d92:	464b      	mov	r3, r9
 8011d94:	aa03      	add	r2, sp, #12
 8011d96:	4621      	mov	r1, r4
 8011d98:	4640      	mov	r0, r8
 8011d9a:	f7ff fee7 	bl	8011b6c <_printf_common>
 8011d9e:	3001      	adds	r0, #1
 8011da0:	d14a      	bne.n	8011e38 <_printf_i+0x1f0>
 8011da2:	f04f 30ff 	mov.w	r0, #4294967295
 8011da6:	b004      	add	sp, #16
 8011da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011dac:	6823      	ldr	r3, [r4, #0]
 8011dae:	f043 0320 	orr.w	r3, r3, #32
 8011db2:	6023      	str	r3, [r4, #0]
 8011db4:	4832      	ldr	r0, [pc, #200]	@ (8011e80 <_printf_i+0x238>)
 8011db6:	2778      	movs	r7, #120	@ 0x78
 8011db8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011dbc:	6823      	ldr	r3, [r4, #0]
 8011dbe:	6831      	ldr	r1, [r6, #0]
 8011dc0:	061f      	lsls	r7, r3, #24
 8011dc2:	f851 5b04 	ldr.w	r5, [r1], #4
 8011dc6:	d402      	bmi.n	8011dce <_printf_i+0x186>
 8011dc8:	065f      	lsls	r7, r3, #25
 8011dca:	bf48      	it	mi
 8011dcc:	b2ad      	uxthmi	r5, r5
 8011dce:	6031      	str	r1, [r6, #0]
 8011dd0:	07d9      	lsls	r1, r3, #31
 8011dd2:	bf44      	itt	mi
 8011dd4:	f043 0320 	orrmi.w	r3, r3, #32
 8011dd8:	6023      	strmi	r3, [r4, #0]
 8011dda:	b11d      	cbz	r5, 8011de4 <_printf_i+0x19c>
 8011ddc:	2310      	movs	r3, #16
 8011dde:	e7ad      	b.n	8011d3c <_printf_i+0xf4>
 8011de0:	4826      	ldr	r0, [pc, #152]	@ (8011e7c <_printf_i+0x234>)
 8011de2:	e7e9      	b.n	8011db8 <_printf_i+0x170>
 8011de4:	6823      	ldr	r3, [r4, #0]
 8011de6:	f023 0320 	bic.w	r3, r3, #32
 8011dea:	6023      	str	r3, [r4, #0]
 8011dec:	e7f6      	b.n	8011ddc <_printf_i+0x194>
 8011dee:	4616      	mov	r6, r2
 8011df0:	e7bd      	b.n	8011d6e <_printf_i+0x126>
 8011df2:	6833      	ldr	r3, [r6, #0]
 8011df4:	6825      	ldr	r5, [r4, #0]
 8011df6:	6961      	ldr	r1, [r4, #20]
 8011df8:	1d18      	adds	r0, r3, #4
 8011dfa:	6030      	str	r0, [r6, #0]
 8011dfc:	062e      	lsls	r6, r5, #24
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	d501      	bpl.n	8011e06 <_printf_i+0x1be>
 8011e02:	6019      	str	r1, [r3, #0]
 8011e04:	e002      	b.n	8011e0c <_printf_i+0x1c4>
 8011e06:	0668      	lsls	r0, r5, #25
 8011e08:	d5fb      	bpl.n	8011e02 <_printf_i+0x1ba>
 8011e0a:	8019      	strh	r1, [r3, #0]
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	6123      	str	r3, [r4, #16]
 8011e10:	4616      	mov	r6, r2
 8011e12:	e7bc      	b.n	8011d8e <_printf_i+0x146>
 8011e14:	6833      	ldr	r3, [r6, #0]
 8011e16:	1d1a      	adds	r2, r3, #4
 8011e18:	6032      	str	r2, [r6, #0]
 8011e1a:	681e      	ldr	r6, [r3, #0]
 8011e1c:	6862      	ldr	r2, [r4, #4]
 8011e1e:	2100      	movs	r1, #0
 8011e20:	4630      	mov	r0, r6
 8011e22:	f7ee f9fd 	bl	8000220 <memchr>
 8011e26:	b108      	cbz	r0, 8011e2c <_printf_i+0x1e4>
 8011e28:	1b80      	subs	r0, r0, r6
 8011e2a:	6060      	str	r0, [r4, #4]
 8011e2c:	6863      	ldr	r3, [r4, #4]
 8011e2e:	6123      	str	r3, [r4, #16]
 8011e30:	2300      	movs	r3, #0
 8011e32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011e36:	e7aa      	b.n	8011d8e <_printf_i+0x146>
 8011e38:	6923      	ldr	r3, [r4, #16]
 8011e3a:	4632      	mov	r2, r6
 8011e3c:	4649      	mov	r1, r9
 8011e3e:	4640      	mov	r0, r8
 8011e40:	47d0      	blx	sl
 8011e42:	3001      	adds	r0, #1
 8011e44:	d0ad      	beq.n	8011da2 <_printf_i+0x15a>
 8011e46:	6823      	ldr	r3, [r4, #0]
 8011e48:	079b      	lsls	r3, r3, #30
 8011e4a:	d413      	bmi.n	8011e74 <_printf_i+0x22c>
 8011e4c:	68e0      	ldr	r0, [r4, #12]
 8011e4e:	9b03      	ldr	r3, [sp, #12]
 8011e50:	4298      	cmp	r0, r3
 8011e52:	bfb8      	it	lt
 8011e54:	4618      	movlt	r0, r3
 8011e56:	e7a6      	b.n	8011da6 <_printf_i+0x15e>
 8011e58:	2301      	movs	r3, #1
 8011e5a:	4632      	mov	r2, r6
 8011e5c:	4649      	mov	r1, r9
 8011e5e:	4640      	mov	r0, r8
 8011e60:	47d0      	blx	sl
 8011e62:	3001      	adds	r0, #1
 8011e64:	d09d      	beq.n	8011da2 <_printf_i+0x15a>
 8011e66:	3501      	adds	r5, #1
 8011e68:	68e3      	ldr	r3, [r4, #12]
 8011e6a:	9903      	ldr	r1, [sp, #12]
 8011e6c:	1a5b      	subs	r3, r3, r1
 8011e6e:	42ab      	cmp	r3, r5
 8011e70:	dcf2      	bgt.n	8011e58 <_printf_i+0x210>
 8011e72:	e7eb      	b.n	8011e4c <_printf_i+0x204>
 8011e74:	2500      	movs	r5, #0
 8011e76:	f104 0619 	add.w	r6, r4, #25
 8011e7a:	e7f5      	b.n	8011e68 <_printf_i+0x220>
 8011e7c:	08016886 	.word	0x08016886
 8011e80:	08016897 	.word	0x08016897

08011e84 <_scanf_float>:
 8011e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e88:	b087      	sub	sp, #28
 8011e8a:	4691      	mov	r9, r2
 8011e8c:	9303      	str	r3, [sp, #12]
 8011e8e:	688b      	ldr	r3, [r1, #8]
 8011e90:	1e5a      	subs	r2, r3, #1
 8011e92:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011e96:	bf81      	itttt	hi
 8011e98:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011e9c:	eb03 0b05 	addhi.w	fp, r3, r5
 8011ea0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011ea4:	608b      	strhi	r3, [r1, #8]
 8011ea6:	680b      	ldr	r3, [r1, #0]
 8011ea8:	460a      	mov	r2, r1
 8011eaa:	f04f 0500 	mov.w	r5, #0
 8011eae:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8011eb2:	f842 3b1c 	str.w	r3, [r2], #28
 8011eb6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011eba:	4680      	mov	r8, r0
 8011ebc:	460c      	mov	r4, r1
 8011ebe:	bf98      	it	ls
 8011ec0:	f04f 0b00 	movls.w	fp, #0
 8011ec4:	9201      	str	r2, [sp, #4]
 8011ec6:	4616      	mov	r6, r2
 8011ec8:	46aa      	mov	sl, r5
 8011eca:	462f      	mov	r7, r5
 8011ecc:	9502      	str	r5, [sp, #8]
 8011ece:	68a2      	ldr	r2, [r4, #8]
 8011ed0:	b15a      	cbz	r2, 8011eea <_scanf_float+0x66>
 8011ed2:	f8d9 3000 	ldr.w	r3, [r9]
 8011ed6:	781b      	ldrb	r3, [r3, #0]
 8011ed8:	2b4e      	cmp	r3, #78	@ 0x4e
 8011eda:	d863      	bhi.n	8011fa4 <_scanf_float+0x120>
 8011edc:	2b40      	cmp	r3, #64	@ 0x40
 8011ede:	d83b      	bhi.n	8011f58 <_scanf_float+0xd4>
 8011ee0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8011ee4:	b2c8      	uxtb	r0, r1
 8011ee6:	280e      	cmp	r0, #14
 8011ee8:	d939      	bls.n	8011f5e <_scanf_float+0xda>
 8011eea:	b11f      	cbz	r7, 8011ef4 <_scanf_float+0x70>
 8011eec:	6823      	ldr	r3, [r4, #0]
 8011eee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011ef2:	6023      	str	r3, [r4, #0]
 8011ef4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011ef8:	f1ba 0f01 	cmp.w	sl, #1
 8011efc:	f200 8114 	bhi.w	8012128 <_scanf_float+0x2a4>
 8011f00:	9b01      	ldr	r3, [sp, #4]
 8011f02:	429e      	cmp	r6, r3
 8011f04:	f200 8105 	bhi.w	8012112 <_scanf_float+0x28e>
 8011f08:	2001      	movs	r0, #1
 8011f0a:	b007      	add	sp, #28
 8011f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f10:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8011f14:	2a0d      	cmp	r2, #13
 8011f16:	d8e8      	bhi.n	8011eea <_scanf_float+0x66>
 8011f18:	a101      	add	r1, pc, #4	@ (adr r1, 8011f20 <_scanf_float+0x9c>)
 8011f1a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011f1e:	bf00      	nop
 8011f20:	08012069 	.word	0x08012069
 8011f24:	08011eeb 	.word	0x08011eeb
 8011f28:	08011eeb 	.word	0x08011eeb
 8011f2c:	08011eeb 	.word	0x08011eeb
 8011f30:	080120c5 	.word	0x080120c5
 8011f34:	0801209f 	.word	0x0801209f
 8011f38:	08011eeb 	.word	0x08011eeb
 8011f3c:	08011eeb 	.word	0x08011eeb
 8011f40:	08012077 	.word	0x08012077
 8011f44:	08011eeb 	.word	0x08011eeb
 8011f48:	08011eeb 	.word	0x08011eeb
 8011f4c:	08011eeb 	.word	0x08011eeb
 8011f50:	08011eeb 	.word	0x08011eeb
 8011f54:	08012033 	.word	0x08012033
 8011f58:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8011f5c:	e7da      	b.n	8011f14 <_scanf_float+0x90>
 8011f5e:	290e      	cmp	r1, #14
 8011f60:	d8c3      	bhi.n	8011eea <_scanf_float+0x66>
 8011f62:	a001      	add	r0, pc, #4	@ (adr r0, 8011f68 <_scanf_float+0xe4>)
 8011f64:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011f68:	08012023 	.word	0x08012023
 8011f6c:	08011eeb 	.word	0x08011eeb
 8011f70:	08012023 	.word	0x08012023
 8011f74:	080120b3 	.word	0x080120b3
 8011f78:	08011eeb 	.word	0x08011eeb
 8011f7c:	08011fc5 	.word	0x08011fc5
 8011f80:	08012009 	.word	0x08012009
 8011f84:	08012009 	.word	0x08012009
 8011f88:	08012009 	.word	0x08012009
 8011f8c:	08012009 	.word	0x08012009
 8011f90:	08012009 	.word	0x08012009
 8011f94:	08012009 	.word	0x08012009
 8011f98:	08012009 	.word	0x08012009
 8011f9c:	08012009 	.word	0x08012009
 8011fa0:	08012009 	.word	0x08012009
 8011fa4:	2b6e      	cmp	r3, #110	@ 0x6e
 8011fa6:	d809      	bhi.n	8011fbc <_scanf_float+0x138>
 8011fa8:	2b60      	cmp	r3, #96	@ 0x60
 8011faa:	d8b1      	bhi.n	8011f10 <_scanf_float+0x8c>
 8011fac:	2b54      	cmp	r3, #84	@ 0x54
 8011fae:	d07b      	beq.n	80120a8 <_scanf_float+0x224>
 8011fb0:	2b59      	cmp	r3, #89	@ 0x59
 8011fb2:	d19a      	bne.n	8011eea <_scanf_float+0x66>
 8011fb4:	2d07      	cmp	r5, #7
 8011fb6:	d198      	bne.n	8011eea <_scanf_float+0x66>
 8011fb8:	2508      	movs	r5, #8
 8011fba:	e02f      	b.n	801201c <_scanf_float+0x198>
 8011fbc:	2b74      	cmp	r3, #116	@ 0x74
 8011fbe:	d073      	beq.n	80120a8 <_scanf_float+0x224>
 8011fc0:	2b79      	cmp	r3, #121	@ 0x79
 8011fc2:	e7f6      	b.n	8011fb2 <_scanf_float+0x12e>
 8011fc4:	6821      	ldr	r1, [r4, #0]
 8011fc6:	05c8      	lsls	r0, r1, #23
 8011fc8:	d51e      	bpl.n	8012008 <_scanf_float+0x184>
 8011fca:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8011fce:	6021      	str	r1, [r4, #0]
 8011fd0:	3701      	adds	r7, #1
 8011fd2:	f1bb 0f00 	cmp.w	fp, #0
 8011fd6:	d003      	beq.n	8011fe0 <_scanf_float+0x15c>
 8011fd8:	3201      	adds	r2, #1
 8011fda:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011fde:	60a2      	str	r2, [r4, #8]
 8011fe0:	68a3      	ldr	r3, [r4, #8]
 8011fe2:	3b01      	subs	r3, #1
 8011fe4:	60a3      	str	r3, [r4, #8]
 8011fe6:	6923      	ldr	r3, [r4, #16]
 8011fe8:	3301      	adds	r3, #1
 8011fea:	6123      	str	r3, [r4, #16]
 8011fec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8011ff0:	3b01      	subs	r3, #1
 8011ff2:	2b00      	cmp	r3, #0
 8011ff4:	f8c9 3004 	str.w	r3, [r9, #4]
 8011ff8:	f340 8082 	ble.w	8012100 <_scanf_float+0x27c>
 8011ffc:	f8d9 3000 	ldr.w	r3, [r9]
 8012000:	3301      	adds	r3, #1
 8012002:	f8c9 3000 	str.w	r3, [r9]
 8012006:	e762      	b.n	8011ece <_scanf_float+0x4a>
 8012008:	eb1a 0105 	adds.w	r1, sl, r5
 801200c:	f47f af6d 	bne.w	8011eea <_scanf_float+0x66>
 8012010:	6822      	ldr	r2, [r4, #0]
 8012012:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8012016:	6022      	str	r2, [r4, #0]
 8012018:	460d      	mov	r5, r1
 801201a:	468a      	mov	sl, r1
 801201c:	f806 3b01 	strb.w	r3, [r6], #1
 8012020:	e7de      	b.n	8011fe0 <_scanf_float+0x15c>
 8012022:	6822      	ldr	r2, [r4, #0]
 8012024:	0610      	lsls	r0, r2, #24
 8012026:	f57f af60 	bpl.w	8011eea <_scanf_float+0x66>
 801202a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801202e:	6022      	str	r2, [r4, #0]
 8012030:	e7f4      	b.n	801201c <_scanf_float+0x198>
 8012032:	f1ba 0f00 	cmp.w	sl, #0
 8012036:	d10c      	bne.n	8012052 <_scanf_float+0x1ce>
 8012038:	b977      	cbnz	r7, 8012058 <_scanf_float+0x1d4>
 801203a:	6822      	ldr	r2, [r4, #0]
 801203c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012040:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012044:	d108      	bne.n	8012058 <_scanf_float+0x1d4>
 8012046:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801204a:	6022      	str	r2, [r4, #0]
 801204c:	f04f 0a01 	mov.w	sl, #1
 8012050:	e7e4      	b.n	801201c <_scanf_float+0x198>
 8012052:	f1ba 0f02 	cmp.w	sl, #2
 8012056:	d050      	beq.n	80120fa <_scanf_float+0x276>
 8012058:	2d01      	cmp	r5, #1
 801205a:	d002      	beq.n	8012062 <_scanf_float+0x1de>
 801205c:	2d04      	cmp	r5, #4
 801205e:	f47f af44 	bne.w	8011eea <_scanf_float+0x66>
 8012062:	3501      	adds	r5, #1
 8012064:	b2ed      	uxtb	r5, r5
 8012066:	e7d9      	b.n	801201c <_scanf_float+0x198>
 8012068:	f1ba 0f01 	cmp.w	sl, #1
 801206c:	f47f af3d 	bne.w	8011eea <_scanf_float+0x66>
 8012070:	f04f 0a02 	mov.w	sl, #2
 8012074:	e7d2      	b.n	801201c <_scanf_float+0x198>
 8012076:	b975      	cbnz	r5, 8012096 <_scanf_float+0x212>
 8012078:	2f00      	cmp	r7, #0
 801207a:	f47f af37 	bne.w	8011eec <_scanf_float+0x68>
 801207e:	6822      	ldr	r2, [r4, #0]
 8012080:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012084:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012088:	f040 8103 	bne.w	8012292 <_scanf_float+0x40e>
 801208c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012090:	6022      	str	r2, [r4, #0]
 8012092:	2501      	movs	r5, #1
 8012094:	e7c2      	b.n	801201c <_scanf_float+0x198>
 8012096:	2d03      	cmp	r5, #3
 8012098:	d0e3      	beq.n	8012062 <_scanf_float+0x1de>
 801209a:	2d05      	cmp	r5, #5
 801209c:	e7df      	b.n	801205e <_scanf_float+0x1da>
 801209e:	2d02      	cmp	r5, #2
 80120a0:	f47f af23 	bne.w	8011eea <_scanf_float+0x66>
 80120a4:	2503      	movs	r5, #3
 80120a6:	e7b9      	b.n	801201c <_scanf_float+0x198>
 80120a8:	2d06      	cmp	r5, #6
 80120aa:	f47f af1e 	bne.w	8011eea <_scanf_float+0x66>
 80120ae:	2507      	movs	r5, #7
 80120b0:	e7b4      	b.n	801201c <_scanf_float+0x198>
 80120b2:	6822      	ldr	r2, [r4, #0]
 80120b4:	0591      	lsls	r1, r2, #22
 80120b6:	f57f af18 	bpl.w	8011eea <_scanf_float+0x66>
 80120ba:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80120be:	6022      	str	r2, [r4, #0]
 80120c0:	9702      	str	r7, [sp, #8]
 80120c2:	e7ab      	b.n	801201c <_scanf_float+0x198>
 80120c4:	6822      	ldr	r2, [r4, #0]
 80120c6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80120ca:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80120ce:	d005      	beq.n	80120dc <_scanf_float+0x258>
 80120d0:	0550      	lsls	r0, r2, #21
 80120d2:	f57f af0a 	bpl.w	8011eea <_scanf_float+0x66>
 80120d6:	2f00      	cmp	r7, #0
 80120d8:	f000 80db 	beq.w	8012292 <_scanf_float+0x40e>
 80120dc:	0591      	lsls	r1, r2, #22
 80120de:	bf58      	it	pl
 80120e0:	9902      	ldrpl	r1, [sp, #8]
 80120e2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80120e6:	bf58      	it	pl
 80120e8:	1a79      	subpl	r1, r7, r1
 80120ea:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80120ee:	bf58      	it	pl
 80120f0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80120f4:	6022      	str	r2, [r4, #0]
 80120f6:	2700      	movs	r7, #0
 80120f8:	e790      	b.n	801201c <_scanf_float+0x198>
 80120fa:	f04f 0a03 	mov.w	sl, #3
 80120fe:	e78d      	b.n	801201c <_scanf_float+0x198>
 8012100:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012104:	4649      	mov	r1, r9
 8012106:	4640      	mov	r0, r8
 8012108:	4798      	blx	r3
 801210a:	2800      	cmp	r0, #0
 801210c:	f43f aedf 	beq.w	8011ece <_scanf_float+0x4a>
 8012110:	e6eb      	b.n	8011eea <_scanf_float+0x66>
 8012112:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012116:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801211a:	464a      	mov	r2, r9
 801211c:	4640      	mov	r0, r8
 801211e:	4798      	blx	r3
 8012120:	6923      	ldr	r3, [r4, #16]
 8012122:	3b01      	subs	r3, #1
 8012124:	6123      	str	r3, [r4, #16]
 8012126:	e6eb      	b.n	8011f00 <_scanf_float+0x7c>
 8012128:	1e6b      	subs	r3, r5, #1
 801212a:	2b06      	cmp	r3, #6
 801212c:	d824      	bhi.n	8012178 <_scanf_float+0x2f4>
 801212e:	2d02      	cmp	r5, #2
 8012130:	d836      	bhi.n	80121a0 <_scanf_float+0x31c>
 8012132:	9b01      	ldr	r3, [sp, #4]
 8012134:	429e      	cmp	r6, r3
 8012136:	f67f aee7 	bls.w	8011f08 <_scanf_float+0x84>
 801213a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801213e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012142:	464a      	mov	r2, r9
 8012144:	4640      	mov	r0, r8
 8012146:	4798      	blx	r3
 8012148:	6923      	ldr	r3, [r4, #16]
 801214a:	3b01      	subs	r3, #1
 801214c:	6123      	str	r3, [r4, #16]
 801214e:	e7f0      	b.n	8012132 <_scanf_float+0x2ae>
 8012150:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012154:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012158:	464a      	mov	r2, r9
 801215a:	4640      	mov	r0, r8
 801215c:	4798      	blx	r3
 801215e:	6923      	ldr	r3, [r4, #16]
 8012160:	3b01      	subs	r3, #1
 8012162:	6123      	str	r3, [r4, #16]
 8012164:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012168:	fa5f fa8a 	uxtb.w	sl, sl
 801216c:	f1ba 0f02 	cmp.w	sl, #2
 8012170:	d1ee      	bne.n	8012150 <_scanf_float+0x2cc>
 8012172:	3d03      	subs	r5, #3
 8012174:	b2ed      	uxtb	r5, r5
 8012176:	1b76      	subs	r6, r6, r5
 8012178:	6823      	ldr	r3, [r4, #0]
 801217a:	05da      	lsls	r2, r3, #23
 801217c:	d530      	bpl.n	80121e0 <_scanf_float+0x35c>
 801217e:	055b      	lsls	r3, r3, #21
 8012180:	d511      	bpl.n	80121a6 <_scanf_float+0x322>
 8012182:	9b01      	ldr	r3, [sp, #4]
 8012184:	429e      	cmp	r6, r3
 8012186:	f67f aebf 	bls.w	8011f08 <_scanf_float+0x84>
 801218a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801218e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012192:	464a      	mov	r2, r9
 8012194:	4640      	mov	r0, r8
 8012196:	4798      	blx	r3
 8012198:	6923      	ldr	r3, [r4, #16]
 801219a:	3b01      	subs	r3, #1
 801219c:	6123      	str	r3, [r4, #16]
 801219e:	e7f0      	b.n	8012182 <_scanf_float+0x2fe>
 80121a0:	46aa      	mov	sl, r5
 80121a2:	46b3      	mov	fp, r6
 80121a4:	e7de      	b.n	8012164 <_scanf_float+0x2e0>
 80121a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80121aa:	6923      	ldr	r3, [r4, #16]
 80121ac:	2965      	cmp	r1, #101	@ 0x65
 80121ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80121b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80121b6:	6123      	str	r3, [r4, #16]
 80121b8:	d00c      	beq.n	80121d4 <_scanf_float+0x350>
 80121ba:	2945      	cmp	r1, #69	@ 0x45
 80121bc:	d00a      	beq.n	80121d4 <_scanf_float+0x350>
 80121be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80121c2:	464a      	mov	r2, r9
 80121c4:	4640      	mov	r0, r8
 80121c6:	4798      	blx	r3
 80121c8:	6923      	ldr	r3, [r4, #16]
 80121ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80121ce:	3b01      	subs	r3, #1
 80121d0:	1eb5      	subs	r5, r6, #2
 80121d2:	6123      	str	r3, [r4, #16]
 80121d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80121d8:	464a      	mov	r2, r9
 80121da:	4640      	mov	r0, r8
 80121dc:	4798      	blx	r3
 80121de:	462e      	mov	r6, r5
 80121e0:	6822      	ldr	r2, [r4, #0]
 80121e2:	f012 0210 	ands.w	r2, r2, #16
 80121e6:	d001      	beq.n	80121ec <_scanf_float+0x368>
 80121e8:	2000      	movs	r0, #0
 80121ea:	e68e      	b.n	8011f0a <_scanf_float+0x86>
 80121ec:	7032      	strb	r2, [r6, #0]
 80121ee:	6823      	ldr	r3, [r4, #0]
 80121f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80121f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80121f8:	d125      	bne.n	8012246 <_scanf_float+0x3c2>
 80121fa:	9b02      	ldr	r3, [sp, #8]
 80121fc:	429f      	cmp	r7, r3
 80121fe:	d00a      	beq.n	8012216 <_scanf_float+0x392>
 8012200:	1bda      	subs	r2, r3, r7
 8012202:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8012206:	429e      	cmp	r6, r3
 8012208:	bf28      	it	cs
 801220a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801220e:	4922      	ldr	r1, [pc, #136]	@ (8012298 <_scanf_float+0x414>)
 8012210:	4630      	mov	r0, r6
 8012212:	f000 f94f 	bl	80124b4 <siprintf>
 8012216:	9901      	ldr	r1, [sp, #4]
 8012218:	2200      	movs	r2, #0
 801221a:	4640      	mov	r0, r8
 801221c:	f002 fd60 	bl	8014ce0 <_strtod_r>
 8012220:	9b03      	ldr	r3, [sp, #12]
 8012222:	6821      	ldr	r1, [r4, #0]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	f011 0f02 	tst.w	r1, #2
 801222a:	ec57 6b10 	vmov	r6, r7, d0
 801222e:	f103 0204 	add.w	r2, r3, #4
 8012232:	d015      	beq.n	8012260 <_scanf_float+0x3dc>
 8012234:	9903      	ldr	r1, [sp, #12]
 8012236:	600a      	str	r2, [r1, #0]
 8012238:	681b      	ldr	r3, [r3, #0]
 801223a:	e9c3 6700 	strd	r6, r7, [r3]
 801223e:	68e3      	ldr	r3, [r4, #12]
 8012240:	3301      	adds	r3, #1
 8012242:	60e3      	str	r3, [r4, #12]
 8012244:	e7d0      	b.n	80121e8 <_scanf_float+0x364>
 8012246:	9b04      	ldr	r3, [sp, #16]
 8012248:	2b00      	cmp	r3, #0
 801224a:	d0e4      	beq.n	8012216 <_scanf_float+0x392>
 801224c:	9905      	ldr	r1, [sp, #20]
 801224e:	230a      	movs	r3, #10
 8012250:	3101      	adds	r1, #1
 8012252:	4640      	mov	r0, r8
 8012254:	f002 fdc4 	bl	8014de0 <_strtol_r>
 8012258:	9b04      	ldr	r3, [sp, #16]
 801225a:	9e05      	ldr	r6, [sp, #20]
 801225c:	1ac2      	subs	r2, r0, r3
 801225e:	e7d0      	b.n	8012202 <_scanf_float+0x37e>
 8012260:	f011 0f04 	tst.w	r1, #4
 8012264:	9903      	ldr	r1, [sp, #12]
 8012266:	600a      	str	r2, [r1, #0]
 8012268:	d1e6      	bne.n	8012238 <_scanf_float+0x3b4>
 801226a:	681d      	ldr	r5, [r3, #0]
 801226c:	4632      	mov	r2, r6
 801226e:	463b      	mov	r3, r7
 8012270:	4630      	mov	r0, r6
 8012272:	4639      	mov	r1, r7
 8012274:	f7ee fc82 	bl	8000b7c <__aeabi_dcmpun>
 8012278:	b128      	cbz	r0, 8012286 <_scanf_float+0x402>
 801227a:	4808      	ldr	r0, [pc, #32]	@ (801229c <_scanf_float+0x418>)
 801227c:	f000 fb26 	bl	80128cc <nanf>
 8012280:	ed85 0a00 	vstr	s0, [r5]
 8012284:	e7db      	b.n	801223e <_scanf_float+0x3ba>
 8012286:	4630      	mov	r0, r6
 8012288:	4639      	mov	r1, r7
 801228a:	f7ee fcd5 	bl	8000c38 <__aeabi_d2f>
 801228e:	6028      	str	r0, [r5, #0]
 8012290:	e7d5      	b.n	801223e <_scanf_float+0x3ba>
 8012292:	2700      	movs	r7, #0
 8012294:	e62e      	b.n	8011ef4 <_scanf_float+0x70>
 8012296:	bf00      	nop
 8012298:	080168a8 	.word	0x080168a8
 801229c:	080169e9 	.word	0x080169e9

080122a0 <std>:
 80122a0:	2300      	movs	r3, #0
 80122a2:	b510      	push	{r4, lr}
 80122a4:	4604      	mov	r4, r0
 80122a6:	e9c0 3300 	strd	r3, r3, [r0]
 80122aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80122ae:	6083      	str	r3, [r0, #8]
 80122b0:	8181      	strh	r1, [r0, #12]
 80122b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80122b4:	81c2      	strh	r2, [r0, #14]
 80122b6:	6183      	str	r3, [r0, #24]
 80122b8:	4619      	mov	r1, r3
 80122ba:	2208      	movs	r2, #8
 80122bc:	305c      	adds	r0, #92	@ 0x5c
 80122be:	f000 f9f3 	bl	80126a8 <memset>
 80122c2:	4b0d      	ldr	r3, [pc, #52]	@ (80122f8 <std+0x58>)
 80122c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80122c6:	4b0d      	ldr	r3, [pc, #52]	@ (80122fc <std+0x5c>)
 80122c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80122ca:	4b0d      	ldr	r3, [pc, #52]	@ (8012300 <std+0x60>)
 80122cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80122ce:	4b0d      	ldr	r3, [pc, #52]	@ (8012304 <std+0x64>)
 80122d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80122d2:	4b0d      	ldr	r3, [pc, #52]	@ (8012308 <std+0x68>)
 80122d4:	6224      	str	r4, [r4, #32]
 80122d6:	429c      	cmp	r4, r3
 80122d8:	d006      	beq.n	80122e8 <std+0x48>
 80122da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80122de:	4294      	cmp	r4, r2
 80122e0:	d002      	beq.n	80122e8 <std+0x48>
 80122e2:	33d0      	adds	r3, #208	@ 0xd0
 80122e4:	429c      	cmp	r4, r3
 80122e6:	d105      	bne.n	80122f4 <std+0x54>
 80122e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80122ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80122f0:	f000 bada 	b.w	80128a8 <__retarget_lock_init_recursive>
 80122f4:	bd10      	pop	{r4, pc}
 80122f6:	bf00      	nop
 80122f8:	080124f9 	.word	0x080124f9
 80122fc:	0801251b 	.word	0x0801251b
 8012300:	08012553 	.word	0x08012553
 8012304:	08012577 	.word	0x08012577
 8012308:	20005dc0 	.word	0x20005dc0

0801230c <stdio_exit_handler>:
 801230c:	4a02      	ldr	r2, [pc, #8]	@ (8012318 <stdio_exit_handler+0xc>)
 801230e:	4903      	ldr	r1, [pc, #12]	@ (801231c <stdio_exit_handler+0x10>)
 8012310:	4803      	ldr	r0, [pc, #12]	@ (8012320 <stdio_exit_handler+0x14>)
 8012312:	f000 b869 	b.w	80123e8 <_fwalk_sglue>
 8012316:	bf00      	nop
 8012318:	20000074 	.word	0x20000074
 801231c:	08015421 	.word	0x08015421
 8012320:	20000084 	.word	0x20000084

08012324 <cleanup_stdio>:
 8012324:	6841      	ldr	r1, [r0, #4]
 8012326:	4b0c      	ldr	r3, [pc, #48]	@ (8012358 <cleanup_stdio+0x34>)
 8012328:	4299      	cmp	r1, r3
 801232a:	b510      	push	{r4, lr}
 801232c:	4604      	mov	r4, r0
 801232e:	d001      	beq.n	8012334 <cleanup_stdio+0x10>
 8012330:	f003 f876 	bl	8015420 <_fflush_r>
 8012334:	68a1      	ldr	r1, [r4, #8]
 8012336:	4b09      	ldr	r3, [pc, #36]	@ (801235c <cleanup_stdio+0x38>)
 8012338:	4299      	cmp	r1, r3
 801233a:	d002      	beq.n	8012342 <cleanup_stdio+0x1e>
 801233c:	4620      	mov	r0, r4
 801233e:	f003 f86f 	bl	8015420 <_fflush_r>
 8012342:	68e1      	ldr	r1, [r4, #12]
 8012344:	4b06      	ldr	r3, [pc, #24]	@ (8012360 <cleanup_stdio+0x3c>)
 8012346:	4299      	cmp	r1, r3
 8012348:	d004      	beq.n	8012354 <cleanup_stdio+0x30>
 801234a:	4620      	mov	r0, r4
 801234c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012350:	f003 b866 	b.w	8015420 <_fflush_r>
 8012354:	bd10      	pop	{r4, pc}
 8012356:	bf00      	nop
 8012358:	20005dc0 	.word	0x20005dc0
 801235c:	20005e28 	.word	0x20005e28
 8012360:	20005e90 	.word	0x20005e90

08012364 <global_stdio_init.part.0>:
 8012364:	b510      	push	{r4, lr}
 8012366:	4b0b      	ldr	r3, [pc, #44]	@ (8012394 <global_stdio_init.part.0+0x30>)
 8012368:	4c0b      	ldr	r4, [pc, #44]	@ (8012398 <global_stdio_init.part.0+0x34>)
 801236a:	4a0c      	ldr	r2, [pc, #48]	@ (801239c <global_stdio_init.part.0+0x38>)
 801236c:	601a      	str	r2, [r3, #0]
 801236e:	4620      	mov	r0, r4
 8012370:	2200      	movs	r2, #0
 8012372:	2104      	movs	r1, #4
 8012374:	f7ff ff94 	bl	80122a0 <std>
 8012378:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801237c:	2201      	movs	r2, #1
 801237e:	2109      	movs	r1, #9
 8012380:	f7ff ff8e 	bl	80122a0 <std>
 8012384:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012388:	2202      	movs	r2, #2
 801238a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801238e:	2112      	movs	r1, #18
 8012390:	f7ff bf86 	b.w	80122a0 <std>
 8012394:	20005ef8 	.word	0x20005ef8
 8012398:	20005dc0 	.word	0x20005dc0
 801239c:	0801230d 	.word	0x0801230d

080123a0 <__sfp_lock_acquire>:
 80123a0:	4801      	ldr	r0, [pc, #4]	@ (80123a8 <__sfp_lock_acquire+0x8>)
 80123a2:	f000 ba82 	b.w	80128aa <__retarget_lock_acquire_recursive>
 80123a6:	bf00      	nop
 80123a8:	20005f01 	.word	0x20005f01

080123ac <__sfp_lock_release>:
 80123ac:	4801      	ldr	r0, [pc, #4]	@ (80123b4 <__sfp_lock_release+0x8>)
 80123ae:	f000 ba7d 	b.w	80128ac <__retarget_lock_release_recursive>
 80123b2:	bf00      	nop
 80123b4:	20005f01 	.word	0x20005f01

080123b8 <__sinit>:
 80123b8:	b510      	push	{r4, lr}
 80123ba:	4604      	mov	r4, r0
 80123bc:	f7ff fff0 	bl	80123a0 <__sfp_lock_acquire>
 80123c0:	6a23      	ldr	r3, [r4, #32]
 80123c2:	b11b      	cbz	r3, 80123cc <__sinit+0x14>
 80123c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80123c8:	f7ff bff0 	b.w	80123ac <__sfp_lock_release>
 80123cc:	4b04      	ldr	r3, [pc, #16]	@ (80123e0 <__sinit+0x28>)
 80123ce:	6223      	str	r3, [r4, #32]
 80123d0:	4b04      	ldr	r3, [pc, #16]	@ (80123e4 <__sinit+0x2c>)
 80123d2:	681b      	ldr	r3, [r3, #0]
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d1f5      	bne.n	80123c4 <__sinit+0xc>
 80123d8:	f7ff ffc4 	bl	8012364 <global_stdio_init.part.0>
 80123dc:	e7f2      	b.n	80123c4 <__sinit+0xc>
 80123de:	bf00      	nop
 80123e0:	08012325 	.word	0x08012325
 80123e4:	20005ef8 	.word	0x20005ef8

080123e8 <_fwalk_sglue>:
 80123e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80123ec:	4607      	mov	r7, r0
 80123ee:	4688      	mov	r8, r1
 80123f0:	4614      	mov	r4, r2
 80123f2:	2600      	movs	r6, #0
 80123f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80123f8:	f1b9 0901 	subs.w	r9, r9, #1
 80123fc:	d505      	bpl.n	801240a <_fwalk_sglue+0x22>
 80123fe:	6824      	ldr	r4, [r4, #0]
 8012400:	2c00      	cmp	r4, #0
 8012402:	d1f7      	bne.n	80123f4 <_fwalk_sglue+0xc>
 8012404:	4630      	mov	r0, r6
 8012406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801240a:	89ab      	ldrh	r3, [r5, #12]
 801240c:	2b01      	cmp	r3, #1
 801240e:	d907      	bls.n	8012420 <_fwalk_sglue+0x38>
 8012410:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012414:	3301      	adds	r3, #1
 8012416:	d003      	beq.n	8012420 <_fwalk_sglue+0x38>
 8012418:	4629      	mov	r1, r5
 801241a:	4638      	mov	r0, r7
 801241c:	47c0      	blx	r8
 801241e:	4306      	orrs	r6, r0
 8012420:	3568      	adds	r5, #104	@ 0x68
 8012422:	e7e9      	b.n	80123f8 <_fwalk_sglue+0x10>

08012424 <iprintf>:
 8012424:	b40f      	push	{r0, r1, r2, r3}
 8012426:	b507      	push	{r0, r1, r2, lr}
 8012428:	4906      	ldr	r1, [pc, #24]	@ (8012444 <iprintf+0x20>)
 801242a:	ab04      	add	r3, sp, #16
 801242c:	6808      	ldr	r0, [r1, #0]
 801242e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012432:	6881      	ldr	r1, [r0, #8]
 8012434:	9301      	str	r3, [sp, #4]
 8012436:	f002 fe57 	bl	80150e8 <_vfiprintf_r>
 801243a:	b003      	add	sp, #12
 801243c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012440:	b004      	add	sp, #16
 8012442:	4770      	bx	lr
 8012444:	20000080 	.word	0x20000080

08012448 <sniprintf>:
 8012448:	b40c      	push	{r2, r3}
 801244a:	b530      	push	{r4, r5, lr}
 801244c:	4b18      	ldr	r3, [pc, #96]	@ (80124b0 <sniprintf+0x68>)
 801244e:	1e0c      	subs	r4, r1, #0
 8012450:	681d      	ldr	r5, [r3, #0]
 8012452:	b09d      	sub	sp, #116	@ 0x74
 8012454:	da08      	bge.n	8012468 <sniprintf+0x20>
 8012456:	238b      	movs	r3, #139	@ 0x8b
 8012458:	602b      	str	r3, [r5, #0]
 801245a:	f04f 30ff 	mov.w	r0, #4294967295
 801245e:	b01d      	add	sp, #116	@ 0x74
 8012460:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012464:	b002      	add	sp, #8
 8012466:	4770      	bx	lr
 8012468:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801246c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012470:	f04f 0300 	mov.w	r3, #0
 8012474:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012476:	bf14      	ite	ne
 8012478:	f104 33ff 	addne.w	r3, r4, #4294967295
 801247c:	4623      	moveq	r3, r4
 801247e:	9304      	str	r3, [sp, #16]
 8012480:	9307      	str	r3, [sp, #28]
 8012482:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012486:	9002      	str	r0, [sp, #8]
 8012488:	9006      	str	r0, [sp, #24]
 801248a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801248e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012490:	ab21      	add	r3, sp, #132	@ 0x84
 8012492:	a902      	add	r1, sp, #8
 8012494:	4628      	mov	r0, r5
 8012496:	9301      	str	r3, [sp, #4]
 8012498:	f002 fd00 	bl	8014e9c <_svfiprintf_r>
 801249c:	1c43      	adds	r3, r0, #1
 801249e:	bfbc      	itt	lt
 80124a0:	238b      	movlt	r3, #139	@ 0x8b
 80124a2:	602b      	strlt	r3, [r5, #0]
 80124a4:	2c00      	cmp	r4, #0
 80124a6:	d0da      	beq.n	801245e <sniprintf+0x16>
 80124a8:	9b02      	ldr	r3, [sp, #8]
 80124aa:	2200      	movs	r2, #0
 80124ac:	701a      	strb	r2, [r3, #0]
 80124ae:	e7d6      	b.n	801245e <sniprintf+0x16>
 80124b0:	20000080 	.word	0x20000080

080124b4 <siprintf>:
 80124b4:	b40e      	push	{r1, r2, r3}
 80124b6:	b510      	push	{r4, lr}
 80124b8:	b09d      	sub	sp, #116	@ 0x74
 80124ba:	ab1f      	add	r3, sp, #124	@ 0x7c
 80124bc:	9002      	str	r0, [sp, #8]
 80124be:	9006      	str	r0, [sp, #24]
 80124c0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80124c4:	480a      	ldr	r0, [pc, #40]	@ (80124f0 <siprintf+0x3c>)
 80124c6:	9107      	str	r1, [sp, #28]
 80124c8:	9104      	str	r1, [sp, #16]
 80124ca:	490a      	ldr	r1, [pc, #40]	@ (80124f4 <siprintf+0x40>)
 80124cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80124d0:	9105      	str	r1, [sp, #20]
 80124d2:	2400      	movs	r4, #0
 80124d4:	a902      	add	r1, sp, #8
 80124d6:	6800      	ldr	r0, [r0, #0]
 80124d8:	9301      	str	r3, [sp, #4]
 80124da:	941b      	str	r4, [sp, #108]	@ 0x6c
 80124dc:	f002 fcde 	bl	8014e9c <_svfiprintf_r>
 80124e0:	9b02      	ldr	r3, [sp, #8]
 80124e2:	701c      	strb	r4, [r3, #0]
 80124e4:	b01d      	add	sp, #116	@ 0x74
 80124e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124ea:	b003      	add	sp, #12
 80124ec:	4770      	bx	lr
 80124ee:	bf00      	nop
 80124f0:	20000080 	.word	0x20000080
 80124f4:	ffff0208 	.word	0xffff0208

080124f8 <__sread>:
 80124f8:	b510      	push	{r4, lr}
 80124fa:	460c      	mov	r4, r1
 80124fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012500:	f000 f984 	bl	801280c <_read_r>
 8012504:	2800      	cmp	r0, #0
 8012506:	bfab      	itete	ge
 8012508:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801250a:	89a3      	ldrhlt	r3, [r4, #12]
 801250c:	181b      	addge	r3, r3, r0
 801250e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012512:	bfac      	ite	ge
 8012514:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012516:	81a3      	strhlt	r3, [r4, #12]
 8012518:	bd10      	pop	{r4, pc}

0801251a <__swrite>:
 801251a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801251e:	461f      	mov	r7, r3
 8012520:	898b      	ldrh	r3, [r1, #12]
 8012522:	05db      	lsls	r3, r3, #23
 8012524:	4605      	mov	r5, r0
 8012526:	460c      	mov	r4, r1
 8012528:	4616      	mov	r6, r2
 801252a:	d505      	bpl.n	8012538 <__swrite+0x1e>
 801252c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012530:	2302      	movs	r3, #2
 8012532:	2200      	movs	r2, #0
 8012534:	f000 f958 	bl	80127e8 <_lseek_r>
 8012538:	89a3      	ldrh	r3, [r4, #12]
 801253a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801253e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012542:	81a3      	strh	r3, [r4, #12]
 8012544:	4632      	mov	r2, r6
 8012546:	463b      	mov	r3, r7
 8012548:	4628      	mov	r0, r5
 801254a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801254e:	f000 b96f 	b.w	8012830 <_write_r>

08012552 <__sseek>:
 8012552:	b510      	push	{r4, lr}
 8012554:	460c      	mov	r4, r1
 8012556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801255a:	f000 f945 	bl	80127e8 <_lseek_r>
 801255e:	1c43      	adds	r3, r0, #1
 8012560:	89a3      	ldrh	r3, [r4, #12]
 8012562:	bf15      	itete	ne
 8012564:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012566:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801256a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801256e:	81a3      	strheq	r3, [r4, #12]
 8012570:	bf18      	it	ne
 8012572:	81a3      	strhne	r3, [r4, #12]
 8012574:	bd10      	pop	{r4, pc}

08012576 <__sclose>:
 8012576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801257a:	f000 b8c7 	b.w	801270c <_close_r>

0801257e <__swbuf_r>:
 801257e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012580:	460e      	mov	r6, r1
 8012582:	4614      	mov	r4, r2
 8012584:	4605      	mov	r5, r0
 8012586:	b118      	cbz	r0, 8012590 <__swbuf_r+0x12>
 8012588:	6a03      	ldr	r3, [r0, #32]
 801258a:	b90b      	cbnz	r3, 8012590 <__swbuf_r+0x12>
 801258c:	f7ff ff14 	bl	80123b8 <__sinit>
 8012590:	69a3      	ldr	r3, [r4, #24]
 8012592:	60a3      	str	r3, [r4, #8]
 8012594:	89a3      	ldrh	r3, [r4, #12]
 8012596:	071a      	lsls	r2, r3, #28
 8012598:	d501      	bpl.n	801259e <__swbuf_r+0x20>
 801259a:	6923      	ldr	r3, [r4, #16]
 801259c:	b943      	cbnz	r3, 80125b0 <__swbuf_r+0x32>
 801259e:	4621      	mov	r1, r4
 80125a0:	4628      	mov	r0, r5
 80125a2:	f000 f82b 	bl	80125fc <__swsetup_r>
 80125a6:	b118      	cbz	r0, 80125b0 <__swbuf_r+0x32>
 80125a8:	f04f 37ff 	mov.w	r7, #4294967295
 80125ac:	4638      	mov	r0, r7
 80125ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125b0:	6823      	ldr	r3, [r4, #0]
 80125b2:	6922      	ldr	r2, [r4, #16]
 80125b4:	1a98      	subs	r0, r3, r2
 80125b6:	6963      	ldr	r3, [r4, #20]
 80125b8:	b2f6      	uxtb	r6, r6
 80125ba:	4283      	cmp	r3, r0
 80125bc:	4637      	mov	r7, r6
 80125be:	dc05      	bgt.n	80125cc <__swbuf_r+0x4e>
 80125c0:	4621      	mov	r1, r4
 80125c2:	4628      	mov	r0, r5
 80125c4:	f002 ff2c 	bl	8015420 <_fflush_r>
 80125c8:	2800      	cmp	r0, #0
 80125ca:	d1ed      	bne.n	80125a8 <__swbuf_r+0x2a>
 80125cc:	68a3      	ldr	r3, [r4, #8]
 80125ce:	3b01      	subs	r3, #1
 80125d0:	60a3      	str	r3, [r4, #8]
 80125d2:	6823      	ldr	r3, [r4, #0]
 80125d4:	1c5a      	adds	r2, r3, #1
 80125d6:	6022      	str	r2, [r4, #0]
 80125d8:	701e      	strb	r6, [r3, #0]
 80125da:	6962      	ldr	r2, [r4, #20]
 80125dc:	1c43      	adds	r3, r0, #1
 80125de:	429a      	cmp	r2, r3
 80125e0:	d004      	beq.n	80125ec <__swbuf_r+0x6e>
 80125e2:	89a3      	ldrh	r3, [r4, #12]
 80125e4:	07db      	lsls	r3, r3, #31
 80125e6:	d5e1      	bpl.n	80125ac <__swbuf_r+0x2e>
 80125e8:	2e0a      	cmp	r6, #10
 80125ea:	d1df      	bne.n	80125ac <__swbuf_r+0x2e>
 80125ec:	4621      	mov	r1, r4
 80125ee:	4628      	mov	r0, r5
 80125f0:	f002 ff16 	bl	8015420 <_fflush_r>
 80125f4:	2800      	cmp	r0, #0
 80125f6:	d0d9      	beq.n	80125ac <__swbuf_r+0x2e>
 80125f8:	e7d6      	b.n	80125a8 <__swbuf_r+0x2a>
	...

080125fc <__swsetup_r>:
 80125fc:	b538      	push	{r3, r4, r5, lr}
 80125fe:	4b29      	ldr	r3, [pc, #164]	@ (80126a4 <__swsetup_r+0xa8>)
 8012600:	4605      	mov	r5, r0
 8012602:	6818      	ldr	r0, [r3, #0]
 8012604:	460c      	mov	r4, r1
 8012606:	b118      	cbz	r0, 8012610 <__swsetup_r+0x14>
 8012608:	6a03      	ldr	r3, [r0, #32]
 801260a:	b90b      	cbnz	r3, 8012610 <__swsetup_r+0x14>
 801260c:	f7ff fed4 	bl	80123b8 <__sinit>
 8012610:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012614:	0719      	lsls	r1, r3, #28
 8012616:	d422      	bmi.n	801265e <__swsetup_r+0x62>
 8012618:	06da      	lsls	r2, r3, #27
 801261a:	d407      	bmi.n	801262c <__swsetup_r+0x30>
 801261c:	2209      	movs	r2, #9
 801261e:	602a      	str	r2, [r5, #0]
 8012620:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012624:	81a3      	strh	r3, [r4, #12]
 8012626:	f04f 30ff 	mov.w	r0, #4294967295
 801262a:	e033      	b.n	8012694 <__swsetup_r+0x98>
 801262c:	0758      	lsls	r0, r3, #29
 801262e:	d512      	bpl.n	8012656 <__swsetup_r+0x5a>
 8012630:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012632:	b141      	cbz	r1, 8012646 <__swsetup_r+0x4a>
 8012634:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012638:	4299      	cmp	r1, r3
 801263a:	d002      	beq.n	8012642 <__swsetup_r+0x46>
 801263c:	4628      	mov	r0, r5
 801263e:	f000 ffa3 	bl	8013588 <_free_r>
 8012642:	2300      	movs	r3, #0
 8012644:	6363      	str	r3, [r4, #52]	@ 0x34
 8012646:	89a3      	ldrh	r3, [r4, #12]
 8012648:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801264c:	81a3      	strh	r3, [r4, #12]
 801264e:	2300      	movs	r3, #0
 8012650:	6063      	str	r3, [r4, #4]
 8012652:	6923      	ldr	r3, [r4, #16]
 8012654:	6023      	str	r3, [r4, #0]
 8012656:	89a3      	ldrh	r3, [r4, #12]
 8012658:	f043 0308 	orr.w	r3, r3, #8
 801265c:	81a3      	strh	r3, [r4, #12]
 801265e:	6923      	ldr	r3, [r4, #16]
 8012660:	b94b      	cbnz	r3, 8012676 <__swsetup_r+0x7a>
 8012662:	89a3      	ldrh	r3, [r4, #12]
 8012664:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012668:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801266c:	d003      	beq.n	8012676 <__swsetup_r+0x7a>
 801266e:	4621      	mov	r1, r4
 8012670:	4628      	mov	r0, r5
 8012672:	f002 ff23 	bl	80154bc <__smakebuf_r>
 8012676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801267a:	f013 0201 	ands.w	r2, r3, #1
 801267e:	d00a      	beq.n	8012696 <__swsetup_r+0x9a>
 8012680:	2200      	movs	r2, #0
 8012682:	60a2      	str	r2, [r4, #8]
 8012684:	6962      	ldr	r2, [r4, #20]
 8012686:	4252      	negs	r2, r2
 8012688:	61a2      	str	r2, [r4, #24]
 801268a:	6922      	ldr	r2, [r4, #16]
 801268c:	b942      	cbnz	r2, 80126a0 <__swsetup_r+0xa4>
 801268e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012692:	d1c5      	bne.n	8012620 <__swsetup_r+0x24>
 8012694:	bd38      	pop	{r3, r4, r5, pc}
 8012696:	0799      	lsls	r1, r3, #30
 8012698:	bf58      	it	pl
 801269a:	6962      	ldrpl	r2, [r4, #20]
 801269c:	60a2      	str	r2, [r4, #8]
 801269e:	e7f4      	b.n	801268a <__swsetup_r+0x8e>
 80126a0:	2000      	movs	r0, #0
 80126a2:	e7f7      	b.n	8012694 <__swsetup_r+0x98>
 80126a4:	20000080 	.word	0x20000080

080126a8 <memset>:
 80126a8:	4402      	add	r2, r0
 80126aa:	4603      	mov	r3, r0
 80126ac:	4293      	cmp	r3, r2
 80126ae:	d100      	bne.n	80126b2 <memset+0xa>
 80126b0:	4770      	bx	lr
 80126b2:	f803 1b01 	strb.w	r1, [r3], #1
 80126b6:	e7f9      	b.n	80126ac <memset+0x4>

080126b8 <strncat>:
 80126b8:	b530      	push	{r4, r5, lr}
 80126ba:	4604      	mov	r4, r0
 80126bc:	7825      	ldrb	r5, [r4, #0]
 80126be:	4623      	mov	r3, r4
 80126c0:	3401      	adds	r4, #1
 80126c2:	2d00      	cmp	r5, #0
 80126c4:	d1fa      	bne.n	80126bc <strncat+0x4>
 80126c6:	3a01      	subs	r2, #1
 80126c8:	d304      	bcc.n	80126d4 <strncat+0x1c>
 80126ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80126ce:	f803 4b01 	strb.w	r4, [r3], #1
 80126d2:	b904      	cbnz	r4, 80126d6 <strncat+0x1e>
 80126d4:	bd30      	pop	{r4, r5, pc}
 80126d6:	2a00      	cmp	r2, #0
 80126d8:	d1f5      	bne.n	80126c6 <strncat+0xe>
 80126da:	701a      	strb	r2, [r3, #0]
 80126dc:	e7f3      	b.n	80126c6 <strncat+0xe>

080126de <strncpy>:
 80126de:	b510      	push	{r4, lr}
 80126e0:	3901      	subs	r1, #1
 80126e2:	4603      	mov	r3, r0
 80126e4:	b132      	cbz	r2, 80126f4 <strncpy+0x16>
 80126e6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80126ea:	f803 4b01 	strb.w	r4, [r3], #1
 80126ee:	3a01      	subs	r2, #1
 80126f0:	2c00      	cmp	r4, #0
 80126f2:	d1f7      	bne.n	80126e4 <strncpy+0x6>
 80126f4:	441a      	add	r2, r3
 80126f6:	2100      	movs	r1, #0
 80126f8:	4293      	cmp	r3, r2
 80126fa:	d100      	bne.n	80126fe <strncpy+0x20>
 80126fc:	bd10      	pop	{r4, pc}
 80126fe:	f803 1b01 	strb.w	r1, [r3], #1
 8012702:	e7f9      	b.n	80126f8 <strncpy+0x1a>

08012704 <_localeconv_r>:
 8012704:	4800      	ldr	r0, [pc, #0]	@ (8012708 <_localeconv_r+0x4>)
 8012706:	4770      	bx	lr
 8012708:	200001c0 	.word	0x200001c0

0801270c <_close_r>:
 801270c:	b538      	push	{r3, r4, r5, lr}
 801270e:	4d06      	ldr	r5, [pc, #24]	@ (8012728 <_close_r+0x1c>)
 8012710:	2300      	movs	r3, #0
 8012712:	4604      	mov	r4, r0
 8012714:	4608      	mov	r0, r1
 8012716:	602b      	str	r3, [r5, #0]
 8012718:	f7ef ff98 	bl	800264c <_close>
 801271c:	1c43      	adds	r3, r0, #1
 801271e:	d102      	bne.n	8012726 <_close_r+0x1a>
 8012720:	682b      	ldr	r3, [r5, #0]
 8012722:	b103      	cbz	r3, 8012726 <_close_r+0x1a>
 8012724:	6023      	str	r3, [r4, #0]
 8012726:	bd38      	pop	{r3, r4, r5, pc}
 8012728:	20005efc 	.word	0x20005efc

0801272c <_reclaim_reent>:
 801272c:	4b2d      	ldr	r3, [pc, #180]	@ (80127e4 <_reclaim_reent+0xb8>)
 801272e:	681b      	ldr	r3, [r3, #0]
 8012730:	4283      	cmp	r3, r0
 8012732:	b570      	push	{r4, r5, r6, lr}
 8012734:	4604      	mov	r4, r0
 8012736:	d053      	beq.n	80127e0 <_reclaim_reent+0xb4>
 8012738:	69c3      	ldr	r3, [r0, #28]
 801273a:	b31b      	cbz	r3, 8012784 <_reclaim_reent+0x58>
 801273c:	68db      	ldr	r3, [r3, #12]
 801273e:	b163      	cbz	r3, 801275a <_reclaim_reent+0x2e>
 8012740:	2500      	movs	r5, #0
 8012742:	69e3      	ldr	r3, [r4, #28]
 8012744:	68db      	ldr	r3, [r3, #12]
 8012746:	5959      	ldr	r1, [r3, r5]
 8012748:	b9b1      	cbnz	r1, 8012778 <_reclaim_reent+0x4c>
 801274a:	3504      	adds	r5, #4
 801274c:	2d80      	cmp	r5, #128	@ 0x80
 801274e:	d1f8      	bne.n	8012742 <_reclaim_reent+0x16>
 8012750:	69e3      	ldr	r3, [r4, #28]
 8012752:	4620      	mov	r0, r4
 8012754:	68d9      	ldr	r1, [r3, #12]
 8012756:	f000 ff17 	bl	8013588 <_free_r>
 801275a:	69e3      	ldr	r3, [r4, #28]
 801275c:	6819      	ldr	r1, [r3, #0]
 801275e:	b111      	cbz	r1, 8012766 <_reclaim_reent+0x3a>
 8012760:	4620      	mov	r0, r4
 8012762:	f000 ff11 	bl	8013588 <_free_r>
 8012766:	69e3      	ldr	r3, [r4, #28]
 8012768:	689d      	ldr	r5, [r3, #8]
 801276a:	b15d      	cbz	r5, 8012784 <_reclaim_reent+0x58>
 801276c:	4629      	mov	r1, r5
 801276e:	4620      	mov	r0, r4
 8012770:	682d      	ldr	r5, [r5, #0]
 8012772:	f000 ff09 	bl	8013588 <_free_r>
 8012776:	e7f8      	b.n	801276a <_reclaim_reent+0x3e>
 8012778:	680e      	ldr	r6, [r1, #0]
 801277a:	4620      	mov	r0, r4
 801277c:	f000 ff04 	bl	8013588 <_free_r>
 8012780:	4631      	mov	r1, r6
 8012782:	e7e1      	b.n	8012748 <_reclaim_reent+0x1c>
 8012784:	6961      	ldr	r1, [r4, #20]
 8012786:	b111      	cbz	r1, 801278e <_reclaim_reent+0x62>
 8012788:	4620      	mov	r0, r4
 801278a:	f000 fefd 	bl	8013588 <_free_r>
 801278e:	69e1      	ldr	r1, [r4, #28]
 8012790:	b111      	cbz	r1, 8012798 <_reclaim_reent+0x6c>
 8012792:	4620      	mov	r0, r4
 8012794:	f000 fef8 	bl	8013588 <_free_r>
 8012798:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801279a:	b111      	cbz	r1, 80127a2 <_reclaim_reent+0x76>
 801279c:	4620      	mov	r0, r4
 801279e:	f000 fef3 	bl	8013588 <_free_r>
 80127a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80127a4:	b111      	cbz	r1, 80127ac <_reclaim_reent+0x80>
 80127a6:	4620      	mov	r0, r4
 80127a8:	f000 feee 	bl	8013588 <_free_r>
 80127ac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80127ae:	b111      	cbz	r1, 80127b6 <_reclaim_reent+0x8a>
 80127b0:	4620      	mov	r0, r4
 80127b2:	f000 fee9 	bl	8013588 <_free_r>
 80127b6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80127b8:	b111      	cbz	r1, 80127c0 <_reclaim_reent+0x94>
 80127ba:	4620      	mov	r0, r4
 80127bc:	f000 fee4 	bl	8013588 <_free_r>
 80127c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80127c2:	b111      	cbz	r1, 80127ca <_reclaim_reent+0x9e>
 80127c4:	4620      	mov	r0, r4
 80127c6:	f000 fedf 	bl	8013588 <_free_r>
 80127ca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80127cc:	b111      	cbz	r1, 80127d4 <_reclaim_reent+0xa8>
 80127ce:	4620      	mov	r0, r4
 80127d0:	f000 feda 	bl	8013588 <_free_r>
 80127d4:	6a23      	ldr	r3, [r4, #32]
 80127d6:	b11b      	cbz	r3, 80127e0 <_reclaim_reent+0xb4>
 80127d8:	4620      	mov	r0, r4
 80127da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80127de:	4718      	bx	r3
 80127e0:	bd70      	pop	{r4, r5, r6, pc}
 80127e2:	bf00      	nop
 80127e4:	20000080 	.word	0x20000080

080127e8 <_lseek_r>:
 80127e8:	b538      	push	{r3, r4, r5, lr}
 80127ea:	4d07      	ldr	r5, [pc, #28]	@ (8012808 <_lseek_r+0x20>)
 80127ec:	4604      	mov	r4, r0
 80127ee:	4608      	mov	r0, r1
 80127f0:	4611      	mov	r1, r2
 80127f2:	2200      	movs	r2, #0
 80127f4:	602a      	str	r2, [r5, #0]
 80127f6:	461a      	mov	r2, r3
 80127f8:	f7ef ff4f 	bl	800269a <_lseek>
 80127fc:	1c43      	adds	r3, r0, #1
 80127fe:	d102      	bne.n	8012806 <_lseek_r+0x1e>
 8012800:	682b      	ldr	r3, [r5, #0]
 8012802:	b103      	cbz	r3, 8012806 <_lseek_r+0x1e>
 8012804:	6023      	str	r3, [r4, #0]
 8012806:	bd38      	pop	{r3, r4, r5, pc}
 8012808:	20005efc 	.word	0x20005efc

0801280c <_read_r>:
 801280c:	b538      	push	{r3, r4, r5, lr}
 801280e:	4d07      	ldr	r5, [pc, #28]	@ (801282c <_read_r+0x20>)
 8012810:	4604      	mov	r4, r0
 8012812:	4608      	mov	r0, r1
 8012814:	4611      	mov	r1, r2
 8012816:	2200      	movs	r2, #0
 8012818:	602a      	str	r2, [r5, #0]
 801281a:	461a      	mov	r2, r3
 801281c:	f7ef fef9 	bl	8002612 <_read>
 8012820:	1c43      	adds	r3, r0, #1
 8012822:	d102      	bne.n	801282a <_read_r+0x1e>
 8012824:	682b      	ldr	r3, [r5, #0]
 8012826:	b103      	cbz	r3, 801282a <_read_r+0x1e>
 8012828:	6023      	str	r3, [r4, #0]
 801282a:	bd38      	pop	{r3, r4, r5, pc}
 801282c:	20005efc 	.word	0x20005efc

08012830 <_write_r>:
 8012830:	b538      	push	{r3, r4, r5, lr}
 8012832:	4d07      	ldr	r5, [pc, #28]	@ (8012850 <_write_r+0x20>)
 8012834:	4604      	mov	r4, r0
 8012836:	4608      	mov	r0, r1
 8012838:	4611      	mov	r1, r2
 801283a:	2200      	movs	r2, #0
 801283c:	602a      	str	r2, [r5, #0]
 801283e:	461a      	mov	r2, r3
 8012840:	f7f2 f8e0 	bl	8004a04 <_write>
 8012844:	1c43      	adds	r3, r0, #1
 8012846:	d102      	bne.n	801284e <_write_r+0x1e>
 8012848:	682b      	ldr	r3, [r5, #0]
 801284a:	b103      	cbz	r3, 801284e <_write_r+0x1e>
 801284c:	6023      	str	r3, [r4, #0]
 801284e:	bd38      	pop	{r3, r4, r5, pc}
 8012850:	20005efc 	.word	0x20005efc

08012854 <__errno>:
 8012854:	4b01      	ldr	r3, [pc, #4]	@ (801285c <__errno+0x8>)
 8012856:	6818      	ldr	r0, [r3, #0]
 8012858:	4770      	bx	lr
 801285a:	bf00      	nop
 801285c:	20000080 	.word	0x20000080

08012860 <__libc_init_array>:
 8012860:	b570      	push	{r4, r5, r6, lr}
 8012862:	4d0d      	ldr	r5, [pc, #52]	@ (8012898 <__libc_init_array+0x38>)
 8012864:	4c0d      	ldr	r4, [pc, #52]	@ (801289c <__libc_init_array+0x3c>)
 8012866:	1b64      	subs	r4, r4, r5
 8012868:	10a4      	asrs	r4, r4, #2
 801286a:	2600      	movs	r6, #0
 801286c:	42a6      	cmp	r6, r4
 801286e:	d109      	bne.n	8012884 <__libc_init_array+0x24>
 8012870:	4d0b      	ldr	r5, [pc, #44]	@ (80128a0 <__libc_init_array+0x40>)
 8012872:	4c0c      	ldr	r4, [pc, #48]	@ (80128a4 <__libc_init_array+0x44>)
 8012874:	f003 fd02 	bl	801627c <_init>
 8012878:	1b64      	subs	r4, r4, r5
 801287a:	10a4      	asrs	r4, r4, #2
 801287c:	2600      	movs	r6, #0
 801287e:	42a6      	cmp	r6, r4
 8012880:	d105      	bne.n	801288e <__libc_init_array+0x2e>
 8012882:	bd70      	pop	{r4, r5, r6, pc}
 8012884:	f855 3b04 	ldr.w	r3, [r5], #4
 8012888:	4798      	blx	r3
 801288a:	3601      	adds	r6, #1
 801288c:	e7ee      	b.n	801286c <__libc_init_array+0xc>
 801288e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012892:	4798      	blx	r3
 8012894:	3601      	adds	r6, #1
 8012896:	e7f2      	b.n	801287e <__libc_init_array+0x1e>
 8012898:	08016cac 	.word	0x08016cac
 801289c:	08016cac 	.word	0x08016cac
 80128a0:	08016cac 	.word	0x08016cac
 80128a4:	08016cb0 	.word	0x08016cb0

080128a8 <__retarget_lock_init_recursive>:
 80128a8:	4770      	bx	lr

080128aa <__retarget_lock_acquire_recursive>:
 80128aa:	4770      	bx	lr

080128ac <__retarget_lock_release_recursive>:
 80128ac:	4770      	bx	lr

080128ae <memcpy>:
 80128ae:	440a      	add	r2, r1
 80128b0:	4291      	cmp	r1, r2
 80128b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80128b6:	d100      	bne.n	80128ba <memcpy+0xc>
 80128b8:	4770      	bx	lr
 80128ba:	b510      	push	{r4, lr}
 80128bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80128c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80128c4:	4291      	cmp	r1, r2
 80128c6:	d1f9      	bne.n	80128bc <memcpy+0xe>
 80128c8:	bd10      	pop	{r4, pc}
	...

080128cc <nanf>:
 80128cc:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80128d4 <nanf+0x8>
 80128d0:	4770      	bx	lr
 80128d2:	bf00      	nop
 80128d4:	7fc00000 	.word	0x7fc00000

080128d8 <quorem>:
 80128d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128dc:	6903      	ldr	r3, [r0, #16]
 80128de:	690c      	ldr	r4, [r1, #16]
 80128e0:	42a3      	cmp	r3, r4
 80128e2:	4607      	mov	r7, r0
 80128e4:	db7e      	blt.n	80129e4 <quorem+0x10c>
 80128e6:	3c01      	subs	r4, #1
 80128e8:	f101 0814 	add.w	r8, r1, #20
 80128ec:	00a3      	lsls	r3, r4, #2
 80128ee:	f100 0514 	add.w	r5, r0, #20
 80128f2:	9300      	str	r3, [sp, #0]
 80128f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80128f8:	9301      	str	r3, [sp, #4]
 80128fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80128fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012902:	3301      	adds	r3, #1
 8012904:	429a      	cmp	r2, r3
 8012906:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801290a:	fbb2 f6f3 	udiv	r6, r2, r3
 801290e:	d32e      	bcc.n	801296e <quorem+0x96>
 8012910:	f04f 0a00 	mov.w	sl, #0
 8012914:	46c4      	mov	ip, r8
 8012916:	46ae      	mov	lr, r5
 8012918:	46d3      	mov	fp, sl
 801291a:	f85c 3b04 	ldr.w	r3, [ip], #4
 801291e:	b298      	uxth	r0, r3
 8012920:	fb06 a000 	mla	r0, r6, r0, sl
 8012924:	0c02      	lsrs	r2, r0, #16
 8012926:	0c1b      	lsrs	r3, r3, #16
 8012928:	fb06 2303 	mla	r3, r6, r3, r2
 801292c:	f8de 2000 	ldr.w	r2, [lr]
 8012930:	b280      	uxth	r0, r0
 8012932:	b292      	uxth	r2, r2
 8012934:	1a12      	subs	r2, r2, r0
 8012936:	445a      	add	r2, fp
 8012938:	f8de 0000 	ldr.w	r0, [lr]
 801293c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012940:	b29b      	uxth	r3, r3
 8012942:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012946:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801294a:	b292      	uxth	r2, r2
 801294c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012950:	45e1      	cmp	r9, ip
 8012952:	f84e 2b04 	str.w	r2, [lr], #4
 8012956:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801295a:	d2de      	bcs.n	801291a <quorem+0x42>
 801295c:	9b00      	ldr	r3, [sp, #0]
 801295e:	58eb      	ldr	r3, [r5, r3]
 8012960:	b92b      	cbnz	r3, 801296e <quorem+0x96>
 8012962:	9b01      	ldr	r3, [sp, #4]
 8012964:	3b04      	subs	r3, #4
 8012966:	429d      	cmp	r5, r3
 8012968:	461a      	mov	r2, r3
 801296a:	d32f      	bcc.n	80129cc <quorem+0xf4>
 801296c:	613c      	str	r4, [r7, #16]
 801296e:	4638      	mov	r0, r7
 8012970:	f001 f9c6 	bl	8013d00 <__mcmp>
 8012974:	2800      	cmp	r0, #0
 8012976:	db25      	blt.n	80129c4 <quorem+0xec>
 8012978:	4629      	mov	r1, r5
 801297a:	2000      	movs	r0, #0
 801297c:	f858 2b04 	ldr.w	r2, [r8], #4
 8012980:	f8d1 c000 	ldr.w	ip, [r1]
 8012984:	fa1f fe82 	uxth.w	lr, r2
 8012988:	fa1f f38c 	uxth.w	r3, ip
 801298c:	eba3 030e 	sub.w	r3, r3, lr
 8012990:	4403      	add	r3, r0
 8012992:	0c12      	lsrs	r2, r2, #16
 8012994:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012998:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801299c:	b29b      	uxth	r3, r3
 801299e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80129a2:	45c1      	cmp	r9, r8
 80129a4:	f841 3b04 	str.w	r3, [r1], #4
 80129a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80129ac:	d2e6      	bcs.n	801297c <quorem+0xa4>
 80129ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80129b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80129b6:	b922      	cbnz	r2, 80129c2 <quorem+0xea>
 80129b8:	3b04      	subs	r3, #4
 80129ba:	429d      	cmp	r5, r3
 80129bc:	461a      	mov	r2, r3
 80129be:	d30b      	bcc.n	80129d8 <quorem+0x100>
 80129c0:	613c      	str	r4, [r7, #16]
 80129c2:	3601      	adds	r6, #1
 80129c4:	4630      	mov	r0, r6
 80129c6:	b003      	add	sp, #12
 80129c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129cc:	6812      	ldr	r2, [r2, #0]
 80129ce:	3b04      	subs	r3, #4
 80129d0:	2a00      	cmp	r2, #0
 80129d2:	d1cb      	bne.n	801296c <quorem+0x94>
 80129d4:	3c01      	subs	r4, #1
 80129d6:	e7c6      	b.n	8012966 <quorem+0x8e>
 80129d8:	6812      	ldr	r2, [r2, #0]
 80129da:	3b04      	subs	r3, #4
 80129dc:	2a00      	cmp	r2, #0
 80129de:	d1ef      	bne.n	80129c0 <quorem+0xe8>
 80129e0:	3c01      	subs	r4, #1
 80129e2:	e7ea      	b.n	80129ba <quorem+0xe2>
 80129e4:	2000      	movs	r0, #0
 80129e6:	e7ee      	b.n	80129c6 <quorem+0xee>

080129e8 <_dtoa_r>:
 80129e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129ec:	69c7      	ldr	r7, [r0, #28]
 80129ee:	b097      	sub	sp, #92	@ 0x5c
 80129f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80129f4:	ec55 4b10 	vmov	r4, r5, d0
 80129f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80129fa:	9107      	str	r1, [sp, #28]
 80129fc:	4681      	mov	r9, r0
 80129fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8012a00:	9311      	str	r3, [sp, #68]	@ 0x44
 8012a02:	b97f      	cbnz	r7, 8012a24 <_dtoa_r+0x3c>
 8012a04:	2010      	movs	r0, #16
 8012a06:	f000 fe09 	bl	801361c <malloc>
 8012a0a:	4602      	mov	r2, r0
 8012a0c:	f8c9 001c 	str.w	r0, [r9, #28]
 8012a10:	b920      	cbnz	r0, 8012a1c <_dtoa_r+0x34>
 8012a12:	4ba9      	ldr	r3, [pc, #676]	@ (8012cb8 <_dtoa_r+0x2d0>)
 8012a14:	21ef      	movs	r1, #239	@ 0xef
 8012a16:	48a9      	ldr	r0, [pc, #676]	@ (8012cbc <_dtoa_r+0x2d4>)
 8012a18:	f002 fdf2 	bl	8015600 <__assert_func>
 8012a1c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012a20:	6007      	str	r7, [r0, #0]
 8012a22:	60c7      	str	r7, [r0, #12]
 8012a24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012a28:	6819      	ldr	r1, [r3, #0]
 8012a2a:	b159      	cbz	r1, 8012a44 <_dtoa_r+0x5c>
 8012a2c:	685a      	ldr	r2, [r3, #4]
 8012a2e:	604a      	str	r2, [r1, #4]
 8012a30:	2301      	movs	r3, #1
 8012a32:	4093      	lsls	r3, r2
 8012a34:	608b      	str	r3, [r1, #8]
 8012a36:	4648      	mov	r0, r9
 8012a38:	f000 fee6 	bl	8013808 <_Bfree>
 8012a3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012a40:	2200      	movs	r2, #0
 8012a42:	601a      	str	r2, [r3, #0]
 8012a44:	1e2b      	subs	r3, r5, #0
 8012a46:	bfb9      	ittee	lt
 8012a48:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012a4c:	9305      	strlt	r3, [sp, #20]
 8012a4e:	2300      	movge	r3, #0
 8012a50:	6033      	strge	r3, [r6, #0]
 8012a52:	9f05      	ldr	r7, [sp, #20]
 8012a54:	4b9a      	ldr	r3, [pc, #616]	@ (8012cc0 <_dtoa_r+0x2d8>)
 8012a56:	bfbc      	itt	lt
 8012a58:	2201      	movlt	r2, #1
 8012a5a:	6032      	strlt	r2, [r6, #0]
 8012a5c:	43bb      	bics	r3, r7
 8012a5e:	d112      	bne.n	8012a86 <_dtoa_r+0x9e>
 8012a60:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012a62:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012a66:	6013      	str	r3, [r2, #0]
 8012a68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012a6c:	4323      	orrs	r3, r4
 8012a6e:	f000 855a 	beq.w	8013526 <_dtoa_r+0xb3e>
 8012a72:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012a74:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012cd4 <_dtoa_r+0x2ec>
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	f000 855c 	beq.w	8013536 <_dtoa_r+0xb4e>
 8012a7e:	f10a 0303 	add.w	r3, sl, #3
 8012a82:	f000 bd56 	b.w	8013532 <_dtoa_r+0xb4a>
 8012a86:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012a8a:	2200      	movs	r2, #0
 8012a8c:	ec51 0b17 	vmov	r0, r1, d7
 8012a90:	2300      	movs	r3, #0
 8012a92:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012a96:	f7ee f83f 	bl	8000b18 <__aeabi_dcmpeq>
 8012a9a:	4680      	mov	r8, r0
 8012a9c:	b158      	cbz	r0, 8012ab6 <_dtoa_r+0xce>
 8012a9e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012aa0:	2301      	movs	r3, #1
 8012aa2:	6013      	str	r3, [r2, #0]
 8012aa4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012aa6:	b113      	cbz	r3, 8012aae <_dtoa_r+0xc6>
 8012aa8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012aaa:	4b86      	ldr	r3, [pc, #536]	@ (8012cc4 <_dtoa_r+0x2dc>)
 8012aac:	6013      	str	r3, [r2, #0]
 8012aae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012cd8 <_dtoa_r+0x2f0>
 8012ab2:	f000 bd40 	b.w	8013536 <_dtoa_r+0xb4e>
 8012ab6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012aba:	aa14      	add	r2, sp, #80	@ 0x50
 8012abc:	a915      	add	r1, sp, #84	@ 0x54
 8012abe:	4648      	mov	r0, r9
 8012ac0:	f001 fa3e 	bl	8013f40 <__d2b>
 8012ac4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012ac8:	9002      	str	r0, [sp, #8]
 8012aca:	2e00      	cmp	r6, #0
 8012acc:	d078      	beq.n	8012bc0 <_dtoa_r+0x1d8>
 8012ace:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012ad0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012ad4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012ad8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012adc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012ae0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012ae4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012ae8:	4619      	mov	r1, r3
 8012aea:	2200      	movs	r2, #0
 8012aec:	4b76      	ldr	r3, [pc, #472]	@ (8012cc8 <_dtoa_r+0x2e0>)
 8012aee:	f7ed fbf3 	bl	80002d8 <__aeabi_dsub>
 8012af2:	a36b      	add	r3, pc, #428	@ (adr r3, 8012ca0 <_dtoa_r+0x2b8>)
 8012af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012af8:	f7ed fda6 	bl	8000648 <__aeabi_dmul>
 8012afc:	a36a      	add	r3, pc, #424	@ (adr r3, 8012ca8 <_dtoa_r+0x2c0>)
 8012afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b02:	f7ed fbeb 	bl	80002dc <__adddf3>
 8012b06:	4604      	mov	r4, r0
 8012b08:	4630      	mov	r0, r6
 8012b0a:	460d      	mov	r5, r1
 8012b0c:	f7ed fd32 	bl	8000574 <__aeabi_i2d>
 8012b10:	a367      	add	r3, pc, #412	@ (adr r3, 8012cb0 <_dtoa_r+0x2c8>)
 8012b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b16:	f7ed fd97 	bl	8000648 <__aeabi_dmul>
 8012b1a:	4602      	mov	r2, r0
 8012b1c:	460b      	mov	r3, r1
 8012b1e:	4620      	mov	r0, r4
 8012b20:	4629      	mov	r1, r5
 8012b22:	f7ed fbdb 	bl	80002dc <__adddf3>
 8012b26:	4604      	mov	r4, r0
 8012b28:	460d      	mov	r5, r1
 8012b2a:	f7ee f83d 	bl	8000ba8 <__aeabi_d2iz>
 8012b2e:	2200      	movs	r2, #0
 8012b30:	4607      	mov	r7, r0
 8012b32:	2300      	movs	r3, #0
 8012b34:	4620      	mov	r0, r4
 8012b36:	4629      	mov	r1, r5
 8012b38:	f7ed fff8 	bl	8000b2c <__aeabi_dcmplt>
 8012b3c:	b140      	cbz	r0, 8012b50 <_dtoa_r+0x168>
 8012b3e:	4638      	mov	r0, r7
 8012b40:	f7ed fd18 	bl	8000574 <__aeabi_i2d>
 8012b44:	4622      	mov	r2, r4
 8012b46:	462b      	mov	r3, r5
 8012b48:	f7ed ffe6 	bl	8000b18 <__aeabi_dcmpeq>
 8012b4c:	b900      	cbnz	r0, 8012b50 <_dtoa_r+0x168>
 8012b4e:	3f01      	subs	r7, #1
 8012b50:	2f16      	cmp	r7, #22
 8012b52:	d852      	bhi.n	8012bfa <_dtoa_r+0x212>
 8012b54:	4b5d      	ldr	r3, [pc, #372]	@ (8012ccc <_dtoa_r+0x2e4>)
 8012b56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012b62:	f7ed ffe3 	bl	8000b2c <__aeabi_dcmplt>
 8012b66:	2800      	cmp	r0, #0
 8012b68:	d049      	beq.n	8012bfe <_dtoa_r+0x216>
 8012b6a:	3f01      	subs	r7, #1
 8012b6c:	2300      	movs	r3, #0
 8012b6e:	9310      	str	r3, [sp, #64]	@ 0x40
 8012b70:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012b72:	1b9b      	subs	r3, r3, r6
 8012b74:	1e5a      	subs	r2, r3, #1
 8012b76:	bf45      	ittet	mi
 8012b78:	f1c3 0301 	rsbmi	r3, r3, #1
 8012b7c:	9300      	strmi	r3, [sp, #0]
 8012b7e:	2300      	movpl	r3, #0
 8012b80:	2300      	movmi	r3, #0
 8012b82:	9206      	str	r2, [sp, #24]
 8012b84:	bf54      	ite	pl
 8012b86:	9300      	strpl	r3, [sp, #0]
 8012b88:	9306      	strmi	r3, [sp, #24]
 8012b8a:	2f00      	cmp	r7, #0
 8012b8c:	db39      	blt.n	8012c02 <_dtoa_r+0x21a>
 8012b8e:	9b06      	ldr	r3, [sp, #24]
 8012b90:	970d      	str	r7, [sp, #52]	@ 0x34
 8012b92:	443b      	add	r3, r7
 8012b94:	9306      	str	r3, [sp, #24]
 8012b96:	2300      	movs	r3, #0
 8012b98:	9308      	str	r3, [sp, #32]
 8012b9a:	9b07      	ldr	r3, [sp, #28]
 8012b9c:	2b09      	cmp	r3, #9
 8012b9e:	d863      	bhi.n	8012c68 <_dtoa_r+0x280>
 8012ba0:	2b05      	cmp	r3, #5
 8012ba2:	bfc4      	itt	gt
 8012ba4:	3b04      	subgt	r3, #4
 8012ba6:	9307      	strgt	r3, [sp, #28]
 8012ba8:	9b07      	ldr	r3, [sp, #28]
 8012baa:	f1a3 0302 	sub.w	r3, r3, #2
 8012bae:	bfcc      	ite	gt
 8012bb0:	2400      	movgt	r4, #0
 8012bb2:	2401      	movle	r4, #1
 8012bb4:	2b03      	cmp	r3, #3
 8012bb6:	d863      	bhi.n	8012c80 <_dtoa_r+0x298>
 8012bb8:	e8df f003 	tbb	[pc, r3]
 8012bbc:	2b375452 	.word	0x2b375452
 8012bc0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012bc4:	441e      	add	r6, r3
 8012bc6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012bca:	2b20      	cmp	r3, #32
 8012bcc:	bfc1      	itttt	gt
 8012bce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012bd2:	409f      	lslgt	r7, r3
 8012bd4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012bd8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012bdc:	bfd6      	itet	le
 8012bde:	f1c3 0320 	rsble	r3, r3, #32
 8012be2:	ea47 0003 	orrgt.w	r0, r7, r3
 8012be6:	fa04 f003 	lslle.w	r0, r4, r3
 8012bea:	f7ed fcb3 	bl	8000554 <__aeabi_ui2d>
 8012bee:	2201      	movs	r2, #1
 8012bf0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012bf4:	3e01      	subs	r6, #1
 8012bf6:	9212      	str	r2, [sp, #72]	@ 0x48
 8012bf8:	e776      	b.n	8012ae8 <_dtoa_r+0x100>
 8012bfa:	2301      	movs	r3, #1
 8012bfc:	e7b7      	b.n	8012b6e <_dtoa_r+0x186>
 8012bfe:	9010      	str	r0, [sp, #64]	@ 0x40
 8012c00:	e7b6      	b.n	8012b70 <_dtoa_r+0x188>
 8012c02:	9b00      	ldr	r3, [sp, #0]
 8012c04:	1bdb      	subs	r3, r3, r7
 8012c06:	9300      	str	r3, [sp, #0]
 8012c08:	427b      	negs	r3, r7
 8012c0a:	9308      	str	r3, [sp, #32]
 8012c0c:	2300      	movs	r3, #0
 8012c0e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012c10:	e7c3      	b.n	8012b9a <_dtoa_r+0x1b2>
 8012c12:	2301      	movs	r3, #1
 8012c14:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c16:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012c18:	eb07 0b03 	add.w	fp, r7, r3
 8012c1c:	f10b 0301 	add.w	r3, fp, #1
 8012c20:	2b01      	cmp	r3, #1
 8012c22:	9303      	str	r3, [sp, #12]
 8012c24:	bfb8      	it	lt
 8012c26:	2301      	movlt	r3, #1
 8012c28:	e006      	b.n	8012c38 <_dtoa_r+0x250>
 8012c2a:	2301      	movs	r3, #1
 8012c2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012c30:	2b00      	cmp	r3, #0
 8012c32:	dd28      	ble.n	8012c86 <_dtoa_r+0x29e>
 8012c34:	469b      	mov	fp, r3
 8012c36:	9303      	str	r3, [sp, #12]
 8012c38:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012c3c:	2100      	movs	r1, #0
 8012c3e:	2204      	movs	r2, #4
 8012c40:	f102 0514 	add.w	r5, r2, #20
 8012c44:	429d      	cmp	r5, r3
 8012c46:	d926      	bls.n	8012c96 <_dtoa_r+0x2ae>
 8012c48:	6041      	str	r1, [r0, #4]
 8012c4a:	4648      	mov	r0, r9
 8012c4c:	f000 fd9c 	bl	8013788 <_Balloc>
 8012c50:	4682      	mov	sl, r0
 8012c52:	2800      	cmp	r0, #0
 8012c54:	d142      	bne.n	8012cdc <_dtoa_r+0x2f4>
 8012c56:	4b1e      	ldr	r3, [pc, #120]	@ (8012cd0 <_dtoa_r+0x2e8>)
 8012c58:	4602      	mov	r2, r0
 8012c5a:	f240 11af 	movw	r1, #431	@ 0x1af
 8012c5e:	e6da      	b.n	8012a16 <_dtoa_r+0x2e>
 8012c60:	2300      	movs	r3, #0
 8012c62:	e7e3      	b.n	8012c2c <_dtoa_r+0x244>
 8012c64:	2300      	movs	r3, #0
 8012c66:	e7d5      	b.n	8012c14 <_dtoa_r+0x22c>
 8012c68:	2401      	movs	r4, #1
 8012c6a:	2300      	movs	r3, #0
 8012c6c:	9307      	str	r3, [sp, #28]
 8012c6e:	9409      	str	r4, [sp, #36]	@ 0x24
 8012c70:	f04f 3bff 	mov.w	fp, #4294967295
 8012c74:	2200      	movs	r2, #0
 8012c76:	f8cd b00c 	str.w	fp, [sp, #12]
 8012c7a:	2312      	movs	r3, #18
 8012c7c:	920c      	str	r2, [sp, #48]	@ 0x30
 8012c7e:	e7db      	b.n	8012c38 <_dtoa_r+0x250>
 8012c80:	2301      	movs	r3, #1
 8012c82:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c84:	e7f4      	b.n	8012c70 <_dtoa_r+0x288>
 8012c86:	f04f 0b01 	mov.w	fp, #1
 8012c8a:	f8cd b00c 	str.w	fp, [sp, #12]
 8012c8e:	465b      	mov	r3, fp
 8012c90:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012c94:	e7d0      	b.n	8012c38 <_dtoa_r+0x250>
 8012c96:	3101      	adds	r1, #1
 8012c98:	0052      	lsls	r2, r2, #1
 8012c9a:	e7d1      	b.n	8012c40 <_dtoa_r+0x258>
 8012c9c:	f3af 8000 	nop.w
 8012ca0:	636f4361 	.word	0x636f4361
 8012ca4:	3fd287a7 	.word	0x3fd287a7
 8012ca8:	8b60c8b3 	.word	0x8b60c8b3
 8012cac:	3fc68a28 	.word	0x3fc68a28
 8012cb0:	509f79fb 	.word	0x509f79fb
 8012cb4:	3fd34413 	.word	0x3fd34413
 8012cb8:	080168ba 	.word	0x080168ba
 8012cbc:	080168d1 	.word	0x080168d1
 8012cc0:	7ff00000 	.word	0x7ff00000
 8012cc4:	08016885 	.word	0x08016885
 8012cc8:	3ff80000 	.word	0x3ff80000
 8012ccc:	08016a80 	.word	0x08016a80
 8012cd0:	08016929 	.word	0x08016929
 8012cd4:	080168b6 	.word	0x080168b6
 8012cd8:	08016884 	.word	0x08016884
 8012cdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012ce0:	6018      	str	r0, [r3, #0]
 8012ce2:	9b03      	ldr	r3, [sp, #12]
 8012ce4:	2b0e      	cmp	r3, #14
 8012ce6:	f200 80a1 	bhi.w	8012e2c <_dtoa_r+0x444>
 8012cea:	2c00      	cmp	r4, #0
 8012cec:	f000 809e 	beq.w	8012e2c <_dtoa_r+0x444>
 8012cf0:	2f00      	cmp	r7, #0
 8012cf2:	dd33      	ble.n	8012d5c <_dtoa_r+0x374>
 8012cf4:	4b9c      	ldr	r3, [pc, #624]	@ (8012f68 <_dtoa_r+0x580>)
 8012cf6:	f007 020f 	and.w	r2, r7, #15
 8012cfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012cfe:	ed93 7b00 	vldr	d7, [r3]
 8012d02:	05f8      	lsls	r0, r7, #23
 8012d04:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012d08:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012d0c:	d516      	bpl.n	8012d3c <_dtoa_r+0x354>
 8012d0e:	4b97      	ldr	r3, [pc, #604]	@ (8012f6c <_dtoa_r+0x584>)
 8012d10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012d14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012d18:	f7ed fdc0 	bl	800089c <__aeabi_ddiv>
 8012d1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012d20:	f004 040f 	and.w	r4, r4, #15
 8012d24:	2603      	movs	r6, #3
 8012d26:	4d91      	ldr	r5, [pc, #580]	@ (8012f6c <_dtoa_r+0x584>)
 8012d28:	b954      	cbnz	r4, 8012d40 <_dtoa_r+0x358>
 8012d2a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012d2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d32:	f7ed fdb3 	bl	800089c <__aeabi_ddiv>
 8012d36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012d3a:	e028      	b.n	8012d8e <_dtoa_r+0x3a6>
 8012d3c:	2602      	movs	r6, #2
 8012d3e:	e7f2      	b.n	8012d26 <_dtoa_r+0x33e>
 8012d40:	07e1      	lsls	r1, r4, #31
 8012d42:	d508      	bpl.n	8012d56 <_dtoa_r+0x36e>
 8012d44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012d48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012d4c:	f7ed fc7c 	bl	8000648 <__aeabi_dmul>
 8012d50:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012d54:	3601      	adds	r6, #1
 8012d56:	1064      	asrs	r4, r4, #1
 8012d58:	3508      	adds	r5, #8
 8012d5a:	e7e5      	b.n	8012d28 <_dtoa_r+0x340>
 8012d5c:	f000 80af 	beq.w	8012ebe <_dtoa_r+0x4d6>
 8012d60:	427c      	negs	r4, r7
 8012d62:	4b81      	ldr	r3, [pc, #516]	@ (8012f68 <_dtoa_r+0x580>)
 8012d64:	4d81      	ldr	r5, [pc, #516]	@ (8012f6c <_dtoa_r+0x584>)
 8012d66:	f004 020f 	and.w	r2, r4, #15
 8012d6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012d76:	f7ed fc67 	bl	8000648 <__aeabi_dmul>
 8012d7a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012d7e:	1124      	asrs	r4, r4, #4
 8012d80:	2300      	movs	r3, #0
 8012d82:	2602      	movs	r6, #2
 8012d84:	2c00      	cmp	r4, #0
 8012d86:	f040 808f 	bne.w	8012ea8 <_dtoa_r+0x4c0>
 8012d8a:	2b00      	cmp	r3, #0
 8012d8c:	d1d3      	bne.n	8012d36 <_dtoa_r+0x34e>
 8012d8e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012d90:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	f000 8094 	beq.w	8012ec2 <_dtoa_r+0x4da>
 8012d9a:	4b75      	ldr	r3, [pc, #468]	@ (8012f70 <_dtoa_r+0x588>)
 8012d9c:	2200      	movs	r2, #0
 8012d9e:	4620      	mov	r0, r4
 8012da0:	4629      	mov	r1, r5
 8012da2:	f7ed fec3 	bl	8000b2c <__aeabi_dcmplt>
 8012da6:	2800      	cmp	r0, #0
 8012da8:	f000 808b 	beq.w	8012ec2 <_dtoa_r+0x4da>
 8012dac:	9b03      	ldr	r3, [sp, #12]
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	f000 8087 	beq.w	8012ec2 <_dtoa_r+0x4da>
 8012db4:	f1bb 0f00 	cmp.w	fp, #0
 8012db8:	dd34      	ble.n	8012e24 <_dtoa_r+0x43c>
 8012dba:	4620      	mov	r0, r4
 8012dbc:	4b6d      	ldr	r3, [pc, #436]	@ (8012f74 <_dtoa_r+0x58c>)
 8012dbe:	2200      	movs	r2, #0
 8012dc0:	4629      	mov	r1, r5
 8012dc2:	f7ed fc41 	bl	8000648 <__aeabi_dmul>
 8012dc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012dca:	f107 38ff 	add.w	r8, r7, #4294967295
 8012dce:	3601      	adds	r6, #1
 8012dd0:	465c      	mov	r4, fp
 8012dd2:	4630      	mov	r0, r6
 8012dd4:	f7ed fbce 	bl	8000574 <__aeabi_i2d>
 8012dd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012ddc:	f7ed fc34 	bl	8000648 <__aeabi_dmul>
 8012de0:	4b65      	ldr	r3, [pc, #404]	@ (8012f78 <_dtoa_r+0x590>)
 8012de2:	2200      	movs	r2, #0
 8012de4:	f7ed fa7a 	bl	80002dc <__adddf3>
 8012de8:	4605      	mov	r5, r0
 8012dea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012dee:	2c00      	cmp	r4, #0
 8012df0:	d16a      	bne.n	8012ec8 <_dtoa_r+0x4e0>
 8012df2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012df6:	4b61      	ldr	r3, [pc, #388]	@ (8012f7c <_dtoa_r+0x594>)
 8012df8:	2200      	movs	r2, #0
 8012dfa:	f7ed fa6d 	bl	80002d8 <__aeabi_dsub>
 8012dfe:	4602      	mov	r2, r0
 8012e00:	460b      	mov	r3, r1
 8012e02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012e06:	462a      	mov	r2, r5
 8012e08:	4633      	mov	r3, r6
 8012e0a:	f7ed fead 	bl	8000b68 <__aeabi_dcmpgt>
 8012e0e:	2800      	cmp	r0, #0
 8012e10:	f040 8298 	bne.w	8013344 <_dtoa_r+0x95c>
 8012e14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e18:	462a      	mov	r2, r5
 8012e1a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012e1e:	f7ed fe85 	bl	8000b2c <__aeabi_dcmplt>
 8012e22:	bb38      	cbnz	r0, 8012e74 <_dtoa_r+0x48c>
 8012e24:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012e28:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012e2c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	f2c0 8157 	blt.w	80130e2 <_dtoa_r+0x6fa>
 8012e34:	2f0e      	cmp	r7, #14
 8012e36:	f300 8154 	bgt.w	80130e2 <_dtoa_r+0x6fa>
 8012e3a:	4b4b      	ldr	r3, [pc, #300]	@ (8012f68 <_dtoa_r+0x580>)
 8012e3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012e40:	ed93 7b00 	vldr	d7, [r3]
 8012e44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	ed8d 7b00 	vstr	d7, [sp]
 8012e4c:	f280 80e5 	bge.w	801301a <_dtoa_r+0x632>
 8012e50:	9b03      	ldr	r3, [sp, #12]
 8012e52:	2b00      	cmp	r3, #0
 8012e54:	f300 80e1 	bgt.w	801301a <_dtoa_r+0x632>
 8012e58:	d10c      	bne.n	8012e74 <_dtoa_r+0x48c>
 8012e5a:	4b48      	ldr	r3, [pc, #288]	@ (8012f7c <_dtoa_r+0x594>)
 8012e5c:	2200      	movs	r2, #0
 8012e5e:	ec51 0b17 	vmov	r0, r1, d7
 8012e62:	f7ed fbf1 	bl	8000648 <__aeabi_dmul>
 8012e66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e6a:	f7ed fe73 	bl	8000b54 <__aeabi_dcmpge>
 8012e6e:	2800      	cmp	r0, #0
 8012e70:	f000 8266 	beq.w	8013340 <_dtoa_r+0x958>
 8012e74:	2400      	movs	r4, #0
 8012e76:	4625      	mov	r5, r4
 8012e78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012e7a:	4656      	mov	r6, sl
 8012e7c:	ea6f 0803 	mvn.w	r8, r3
 8012e80:	2700      	movs	r7, #0
 8012e82:	4621      	mov	r1, r4
 8012e84:	4648      	mov	r0, r9
 8012e86:	f000 fcbf 	bl	8013808 <_Bfree>
 8012e8a:	2d00      	cmp	r5, #0
 8012e8c:	f000 80bd 	beq.w	801300a <_dtoa_r+0x622>
 8012e90:	b12f      	cbz	r7, 8012e9e <_dtoa_r+0x4b6>
 8012e92:	42af      	cmp	r7, r5
 8012e94:	d003      	beq.n	8012e9e <_dtoa_r+0x4b6>
 8012e96:	4639      	mov	r1, r7
 8012e98:	4648      	mov	r0, r9
 8012e9a:	f000 fcb5 	bl	8013808 <_Bfree>
 8012e9e:	4629      	mov	r1, r5
 8012ea0:	4648      	mov	r0, r9
 8012ea2:	f000 fcb1 	bl	8013808 <_Bfree>
 8012ea6:	e0b0      	b.n	801300a <_dtoa_r+0x622>
 8012ea8:	07e2      	lsls	r2, r4, #31
 8012eaa:	d505      	bpl.n	8012eb8 <_dtoa_r+0x4d0>
 8012eac:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012eb0:	f7ed fbca 	bl	8000648 <__aeabi_dmul>
 8012eb4:	3601      	adds	r6, #1
 8012eb6:	2301      	movs	r3, #1
 8012eb8:	1064      	asrs	r4, r4, #1
 8012eba:	3508      	adds	r5, #8
 8012ebc:	e762      	b.n	8012d84 <_dtoa_r+0x39c>
 8012ebe:	2602      	movs	r6, #2
 8012ec0:	e765      	b.n	8012d8e <_dtoa_r+0x3a6>
 8012ec2:	9c03      	ldr	r4, [sp, #12]
 8012ec4:	46b8      	mov	r8, r7
 8012ec6:	e784      	b.n	8012dd2 <_dtoa_r+0x3ea>
 8012ec8:	4b27      	ldr	r3, [pc, #156]	@ (8012f68 <_dtoa_r+0x580>)
 8012eca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012ecc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012ed0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012ed4:	4454      	add	r4, sl
 8012ed6:	2900      	cmp	r1, #0
 8012ed8:	d054      	beq.n	8012f84 <_dtoa_r+0x59c>
 8012eda:	4929      	ldr	r1, [pc, #164]	@ (8012f80 <_dtoa_r+0x598>)
 8012edc:	2000      	movs	r0, #0
 8012ede:	f7ed fcdd 	bl	800089c <__aeabi_ddiv>
 8012ee2:	4633      	mov	r3, r6
 8012ee4:	462a      	mov	r2, r5
 8012ee6:	f7ed f9f7 	bl	80002d8 <__aeabi_dsub>
 8012eea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012eee:	4656      	mov	r6, sl
 8012ef0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ef4:	f7ed fe58 	bl	8000ba8 <__aeabi_d2iz>
 8012ef8:	4605      	mov	r5, r0
 8012efa:	f7ed fb3b 	bl	8000574 <__aeabi_i2d>
 8012efe:	4602      	mov	r2, r0
 8012f00:	460b      	mov	r3, r1
 8012f02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f06:	f7ed f9e7 	bl	80002d8 <__aeabi_dsub>
 8012f0a:	3530      	adds	r5, #48	@ 0x30
 8012f0c:	4602      	mov	r2, r0
 8012f0e:	460b      	mov	r3, r1
 8012f10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012f14:	f806 5b01 	strb.w	r5, [r6], #1
 8012f18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012f1c:	f7ed fe06 	bl	8000b2c <__aeabi_dcmplt>
 8012f20:	2800      	cmp	r0, #0
 8012f22:	d172      	bne.n	801300a <_dtoa_r+0x622>
 8012f24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f28:	4911      	ldr	r1, [pc, #68]	@ (8012f70 <_dtoa_r+0x588>)
 8012f2a:	2000      	movs	r0, #0
 8012f2c:	f7ed f9d4 	bl	80002d8 <__aeabi_dsub>
 8012f30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012f34:	f7ed fdfa 	bl	8000b2c <__aeabi_dcmplt>
 8012f38:	2800      	cmp	r0, #0
 8012f3a:	f040 80b4 	bne.w	80130a6 <_dtoa_r+0x6be>
 8012f3e:	42a6      	cmp	r6, r4
 8012f40:	f43f af70 	beq.w	8012e24 <_dtoa_r+0x43c>
 8012f44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012f48:	4b0a      	ldr	r3, [pc, #40]	@ (8012f74 <_dtoa_r+0x58c>)
 8012f4a:	2200      	movs	r2, #0
 8012f4c:	f7ed fb7c 	bl	8000648 <__aeabi_dmul>
 8012f50:	4b08      	ldr	r3, [pc, #32]	@ (8012f74 <_dtoa_r+0x58c>)
 8012f52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012f56:	2200      	movs	r2, #0
 8012f58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f5c:	f7ed fb74 	bl	8000648 <__aeabi_dmul>
 8012f60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012f64:	e7c4      	b.n	8012ef0 <_dtoa_r+0x508>
 8012f66:	bf00      	nop
 8012f68:	08016a80 	.word	0x08016a80
 8012f6c:	08016a58 	.word	0x08016a58
 8012f70:	3ff00000 	.word	0x3ff00000
 8012f74:	40240000 	.word	0x40240000
 8012f78:	401c0000 	.word	0x401c0000
 8012f7c:	40140000 	.word	0x40140000
 8012f80:	3fe00000 	.word	0x3fe00000
 8012f84:	4631      	mov	r1, r6
 8012f86:	4628      	mov	r0, r5
 8012f88:	f7ed fb5e 	bl	8000648 <__aeabi_dmul>
 8012f8c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012f90:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012f92:	4656      	mov	r6, sl
 8012f94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f98:	f7ed fe06 	bl	8000ba8 <__aeabi_d2iz>
 8012f9c:	4605      	mov	r5, r0
 8012f9e:	f7ed fae9 	bl	8000574 <__aeabi_i2d>
 8012fa2:	4602      	mov	r2, r0
 8012fa4:	460b      	mov	r3, r1
 8012fa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012faa:	f7ed f995 	bl	80002d8 <__aeabi_dsub>
 8012fae:	3530      	adds	r5, #48	@ 0x30
 8012fb0:	f806 5b01 	strb.w	r5, [r6], #1
 8012fb4:	4602      	mov	r2, r0
 8012fb6:	460b      	mov	r3, r1
 8012fb8:	42a6      	cmp	r6, r4
 8012fba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012fbe:	f04f 0200 	mov.w	r2, #0
 8012fc2:	d124      	bne.n	801300e <_dtoa_r+0x626>
 8012fc4:	4baf      	ldr	r3, [pc, #700]	@ (8013284 <_dtoa_r+0x89c>)
 8012fc6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012fca:	f7ed f987 	bl	80002dc <__adddf3>
 8012fce:	4602      	mov	r2, r0
 8012fd0:	460b      	mov	r3, r1
 8012fd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012fd6:	f7ed fdc7 	bl	8000b68 <__aeabi_dcmpgt>
 8012fda:	2800      	cmp	r0, #0
 8012fdc:	d163      	bne.n	80130a6 <_dtoa_r+0x6be>
 8012fde:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012fe2:	49a8      	ldr	r1, [pc, #672]	@ (8013284 <_dtoa_r+0x89c>)
 8012fe4:	2000      	movs	r0, #0
 8012fe6:	f7ed f977 	bl	80002d8 <__aeabi_dsub>
 8012fea:	4602      	mov	r2, r0
 8012fec:	460b      	mov	r3, r1
 8012fee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ff2:	f7ed fd9b 	bl	8000b2c <__aeabi_dcmplt>
 8012ff6:	2800      	cmp	r0, #0
 8012ff8:	f43f af14 	beq.w	8012e24 <_dtoa_r+0x43c>
 8012ffc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012ffe:	1e73      	subs	r3, r6, #1
 8013000:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013002:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013006:	2b30      	cmp	r3, #48	@ 0x30
 8013008:	d0f8      	beq.n	8012ffc <_dtoa_r+0x614>
 801300a:	4647      	mov	r7, r8
 801300c:	e03b      	b.n	8013086 <_dtoa_r+0x69e>
 801300e:	4b9e      	ldr	r3, [pc, #632]	@ (8013288 <_dtoa_r+0x8a0>)
 8013010:	f7ed fb1a 	bl	8000648 <__aeabi_dmul>
 8013014:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013018:	e7bc      	b.n	8012f94 <_dtoa_r+0x5ac>
 801301a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801301e:	4656      	mov	r6, sl
 8013020:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013024:	4620      	mov	r0, r4
 8013026:	4629      	mov	r1, r5
 8013028:	f7ed fc38 	bl	800089c <__aeabi_ddiv>
 801302c:	f7ed fdbc 	bl	8000ba8 <__aeabi_d2iz>
 8013030:	4680      	mov	r8, r0
 8013032:	f7ed fa9f 	bl	8000574 <__aeabi_i2d>
 8013036:	e9dd 2300 	ldrd	r2, r3, [sp]
 801303a:	f7ed fb05 	bl	8000648 <__aeabi_dmul>
 801303e:	4602      	mov	r2, r0
 8013040:	460b      	mov	r3, r1
 8013042:	4620      	mov	r0, r4
 8013044:	4629      	mov	r1, r5
 8013046:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801304a:	f7ed f945 	bl	80002d8 <__aeabi_dsub>
 801304e:	f806 4b01 	strb.w	r4, [r6], #1
 8013052:	9d03      	ldr	r5, [sp, #12]
 8013054:	eba6 040a 	sub.w	r4, r6, sl
 8013058:	42a5      	cmp	r5, r4
 801305a:	4602      	mov	r2, r0
 801305c:	460b      	mov	r3, r1
 801305e:	d133      	bne.n	80130c8 <_dtoa_r+0x6e0>
 8013060:	f7ed f93c 	bl	80002dc <__adddf3>
 8013064:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013068:	4604      	mov	r4, r0
 801306a:	460d      	mov	r5, r1
 801306c:	f7ed fd7c 	bl	8000b68 <__aeabi_dcmpgt>
 8013070:	b9c0      	cbnz	r0, 80130a4 <_dtoa_r+0x6bc>
 8013072:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013076:	4620      	mov	r0, r4
 8013078:	4629      	mov	r1, r5
 801307a:	f7ed fd4d 	bl	8000b18 <__aeabi_dcmpeq>
 801307e:	b110      	cbz	r0, 8013086 <_dtoa_r+0x69e>
 8013080:	f018 0f01 	tst.w	r8, #1
 8013084:	d10e      	bne.n	80130a4 <_dtoa_r+0x6bc>
 8013086:	9902      	ldr	r1, [sp, #8]
 8013088:	4648      	mov	r0, r9
 801308a:	f000 fbbd 	bl	8013808 <_Bfree>
 801308e:	2300      	movs	r3, #0
 8013090:	7033      	strb	r3, [r6, #0]
 8013092:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8013094:	3701      	adds	r7, #1
 8013096:	601f      	str	r7, [r3, #0]
 8013098:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801309a:	2b00      	cmp	r3, #0
 801309c:	f000 824b 	beq.w	8013536 <_dtoa_r+0xb4e>
 80130a0:	601e      	str	r6, [r3, #0]
 80130a2:	e248      	b.n	8013536 <_dtoa_r+0xb4e>
 80130a4:	46b8      	mov	r8, r7
 80130a6:	4633      	mov	r3, r6
 80130a8:	461e      	mov	r6, r3
 80130aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80130ae:	2a39      	cmp	r2, #57	@ 0x39
 80130b0:	d106      	bne.n	80130c0 <_dtoa_r+0x6d8>
 80130b2:	459a      	cmp	sl, r3
 80130b4:	d1f8      	bne.n	80130a8 <_dtoa_r+0x6c0>
 80130b6:	2230      	movs	r2, #48	@ 0x30
 80130b8:	f108 0801 	add.w	r8, r8, #1
 80130bc:	f88a 2000 	strb.w	r2, [sl]
 80130c0:	781a      	ldrb	r2, [r3, #0]
 80130c2:	3201      	adds	r2, #1
 80130c4:	701a      	strb	r2, [r3, #0]
 80130c6:	e7a0      	b.n	801300a <_dtoa_r+0x622>
 80130c8:	4b6f      	ldr	r3, [pc, #444]	@ (8013288 <_dtoa_r+0x8a0>)
 80130ca:	2200      	movs	r2, #0
 80130cc:	f7ed fabc 	bl	8000648 <__aeabi_dmul>
 80130d0:	2200      	movs	r2, #0
 80130d2:	2300      	movs	r3, #0
 80130d4:	4604      	mov	r4, r0
 80130d6:	460d      	mov	r5, r1
 80130d8:	f7ed fd1e 	bl	8000b18 <__aeabi_dcmpeq>
 80130dc:	2800      	cmp	r0, #0
 80130de:	d09f      	beq.n	8013020 <_dtoa_r+0x638>
 80130e0:	e7d1      	b.n	8013086 <_dtoa_r+0x69e>
 80130e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80130e4:	2a00      	cmp	r2, #0
 80130e6:	f000 80ea 	beq.w	80132be <_dtoa_r+0x8d6>
 80130ea:	9a07      	ldr	r2, [sp, #28]
 80130ec:	2a01      	cmp	r2, #1
 80130ee:	f300 80cd 	bgt.w	801328c <_dtoa_r+0x8a4>
 80130f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80130f4:	2a00      	cmp	r2, #0
 80130f6:	f000 80c1 	beq.w	801327c <_dtoa_r+0x894>
 80130fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80130fe:	9c08      	ldr	r4, [sp, #32]
 8013100:	9e00      	ldr	r6, [sp, #0]
 8013102:	9a00      	ldr	r2, [sp, #0]
 8013104:	441a      	add	r2, r3
 8013106:	9200      	str	r2, [sp, #0]
 8013108:	9a06      	ldr	r2, [sp, #24]
 801310a:	2101      	movs	r1, #1
 801310c:	441a      	add	r2, r3
 801310e:	4648      	mov	r0, r9
 8013110:	9206      	str	r2, [sp, #24]
 8013112:	f000 fc77 	bl	8013a04 <__i2b>
 8013116:	4605      	mov	r5, r0
 8013118:	b166      	cbz	r6, 8013134 <_dtoa_r+0x74c>
 801311a:	9b06      	ldr	r3, [sp, #24]
 801311c:	2b00      	cmp	r3, #0
 801311e:	dd09      	ble.n	8013134 <_dtoa_r+0x74c>
 8013120:	42b3      	cmp	r3, r6
 8013122:	9a00      	ldr	r2, [sp, #0]
 8013124:	bfa8      	it	ge
 8013126:	4633      	movge	r3, r6
 8013128:	1ad2      	subs	r2, r2, r3
 801312a:	9200      	str	r2, [sp, #0]
 801312c:	9a06      	ldr	r2, [sp, #24]
 801312e:	1af6      	subs	r6, r6, r3
 8013130:	1ad3      	subs	r3, r2, r3
 8013132:	9306      	str	r3, [sp, #24]
 8013134:	9b08      	ldr	r3, [sp, #32]
 8013136:	b30b      	cbz	r3, 801317c <_dtoa_r+0x794>
 8013138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801313a:	2b00      	cmp	r3, #0
 801313c:	f000 80c6 	beq.w	80132cc <_dtoa_r+0x8e4>
 8013140:	2c00      	cmp	r4, #0
 8013142:	f000 80c0 	beq.w	80132c6 <_dtoa_r+0x8de>
 8013146:	4629      	mov	r1, r5
 8013148:	4622      	mov	r2, r4
 801314a:	4648      	mov	r0, r9
 801314c:	f000 fd12 	bl	8013b74 <__pow5mult>
 8013150:	9a02      	ldr	r2, [sp, #8]
 8013152:	4601      	mov	r1, r0
 8013154:	4605      	mov	r5, r0
 8013156:	4648      	mov	r0, r9
 8013158:	f000 fc6a 	bl	8013a30 <__multiply>
 801315c:	9902      	ldr	r1, [sp, #8]
 801315e:	4680      	mov	r8, r0
 8013160:	4648      	mov	r0, r9
 8013162:	f000 fb51 	bl	8013808 <_Bfree>
 8013166:	9b08      	ldr	r3, [sp, #32]
 8013168:	1b1b      	subs	r3, r3, r4
 801316a:	9308      	str	r3, [sp, #32]
 801316c:	f000 80b1 	beq.w	80132d2 <_dtoa_r+0x8ea>
 8013170:	9a08      	ldr	r2, [sp, #32]
 8013172:	4641      	mov	r1, r8
 8013174:	4648      	mov	r0, r9
 8013176:	f000 fcfd 	bl	8013b74 <__pow5mult>
 801317a:	9002      	str	r0, [sp, #8]
 801317c:	2101      	movs	r1, #1
 801317e:	4648      	mov	r0, r9
 8013180:	f000 fc40 	bl	8013a04 <__i2b>
 8013184:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013186:	4604      	mov	r4, r0
 8013188:	2b00      	cmp	r3, #0
 801318a:	f000 81d8 	beq.w	801353e <_dtoa_r+0xb56>
 801318e:	461a      	mov	r2, r3
 8013190:	4601      	mov	r1, r0
 8013192:	4648      	mov	r0, r9
 8013194:	f000 fcee 	bl	8013b74 <__pow5mult>
 8013198:	9b07      	ldr	r3, [sp, #28]
 801319a:	2b01      	cmp	r3, #1
 801319c:	4604      	mov	r4, r0
 801319e:	f300 809f 	bgt.w	80132e0 <_dtoa_r+0x8f8>
 80131a2:	9b04      	ldr	r3, [sp, #16]
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	f040 8097 	bne.w	80132d8 <_dtoa_r+0x8f0>
 80131aa:	9b05      	ldr	r3, [sp, #20]
 80131ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80131b0:	2b00      	cmp	r3, #0
 80131b2:	f040 8093 	bne.w	80132dc <_dtoa_r+0x8f4>
 80131b6:	9b05      	ldr	r3, [sp, #20]
 80131b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80131bc:	0d1b      	lsrs	r3, r3, #20
 80131be:	051b      	lsls	r3, r3, #20
 80131c0:	b133      	cbz	r3, 80131d0 <_dtoa_r+0x7e8>
 80131c2:	9b00      	ldr	r3, [sp, #0]
 80131c4:	3301      	adds	r3, #1
 80131c6:	9300      	str	r3, [sp, #0]
 80131c8:	9b06      	ldr	r3, [sp, #24]
 80131ca:	3301      	adds	r3, #1
 80131cc:	9306      	str	r3, [sp, #24]
 80131ce:	2301      	movs	r3, #1
 80131d0:	9308      	str	r3, [sp, #32]
 80131d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80131d4:	2b00      	cmp	r3, #0
 80131d6:	f000 81b8 	beq.w	801354a <_dtoa_r+0xb62>
 80131da:	6923      	ldr	r3, [r4, #16]
 80131dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80131e0:	6918      	ldr	r0, [r3, #16]
 80131e2:	f000 fbc3 	bl	801396c <__hi0bits>
 80131e6:	f1c0 0020 	rsb	r0, r0, #32
 80131ea:	9b06      	ldr	r3, [sp, #24]
 80131ec:	4418      	add	r0, r3
 80131ee:	f010 001f 	ands.w	r0, r0, #31
 80131f2:	f000 8082 	beq.w	80132fa <_dtoa_r+0x912>
 80131f6:	f1c0 0320 	rsb	r3, r0, #32
 80131fa:	2b04      	cmp	r3, #4
 80131fc:	dd73      	ble.n	80132e6 <_dtoa_r+0x8fe>
 80131fe:	9b00      	ldr	r3, [sp, #0]
 8013200:	f1c0 001c 	rsb	r0, r0, #28
 8013204:	4403      	add	r3, r0
 8013206:	9300      	str	r3, [sp, #0]
 8013208:	9b06      	ldr	r3, [sp, #24]
 801320a:	4403      	add	r3, r0
 801320c:	4406      	add	r6, r0
 801320e:	9306      	str	r3, [sp, #24]
 8013210:	9b00      	ldr	r3, [sp, #0]
 8013212:	2b00      	cmp	r3, #0
 8013214:	dd05      	ble.n	8013222 <_dtoa_r+0x83a>
 8013216:	9902      	ldr	r1, [sp, #8]
 8013218:	461a      	mov	r2, r3
 801321a:	4648      	mov	r0, r9
 801321c:	f000 fd04 	bl	8013c28 <__lshift>
 8013220:	9002      	str	r0, [sp, #8]
 8013222:	9b06      	ldr	r3, [sp, #24]
 8013224:	2b00      	cmp	r3, #0
 8013226:	dd05      	ble.n	8013234 <_dtoa_r+0x84c>
 8013228:	4621      	mov	r1, r4
 801322a:	461a      	mov	r2, r3
 801322c:	4648      	mov	r0, r9
 801322e:	f000 fcfb 	bl	8013c28 <__lshift>
 8013232:	4604      	mov	r4, r0
 8013234:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8013236:	2b00      	cmp	r3, #0
 8013238:	d061      	beq.n	80132fe <_dtoa_r+0x916>
 801323a:	9802      	ldr	r0, [sp, #8]
 801323c:	4621      	mov	r1, r4
 801323e:	f000 fd5f 	bl	8013d00 <__mcmp>
 8013242:	2800      	cmp	r0, #0
 8013244:	da5b      	bge.n	80132fe <_dtoa_r+0x916>
 8013246:	2300      	movs	r3, #0
 8013248:	9902      	ldr	r1, [sp, #8]
 801324a:	220a      	movs	r2, #10
 801324c:	4648      	mov	r0, r9
 801324e:	f000 fafd 	bl	801384c <__multadd>
 8013252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013254:	9002      	str	r0, [sp, #8]
 8013256:	f107 38ff 	add.w	r8, r7, #4294967295
 801325a:	2b00      	cmp	r3, #0
 801325c:	f000 8177 	beq.w	801354e <_dtoa_r+0xb66>
 8013260:	4629      	mov	r1, r5
 8013262:	2300      	movs	r3, #0
 8013264:	220a      	movs	r2, #10
 8013266:	4648      	mov	r0, r9
 8013268:	f000 faf0 	bl	801384c <__multadd>
 801326c:	f1bb 0f00 	cmp.w	fp, #0
 8013270:	4605      	mov	r5, r0
 8013272:	dc6f      	bgt.n	8013354 <_dtoa_r+0x96c>
 8013274:	9b07      	ldr	r3, [sp, #28]
 8013276:	2b02      	cmp	r3, #2
 8013278:	dc49      	bgt.n	801330e <_dtoa_r+0x926>
 801327a:	e06b      	b.n	8013354 <_dtoa_r+0x96c>
 801327c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801327e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8013282:	e73c      	b.n	80130fe <_dtoa_r+0x716>
 8013284:	3fe00000 	.word	0x3fe00000
 8013288:	40240000 	.word	0x40240000
 801328c:	9b03      	ldr	r3, [sp, #12]
 801328e:	1e5c      	subs	r4, r3, #1
 8013290:	9b08      	ldr	r3, [sp, #32]
 8013292:	42a3      	cmp	r3, r4
 8013294:	db09      	blt.n	80132aa <_dtoa_r+0x8c2>
 8013296:	1b1c      	subs	r4, r3, r4
 8013298:	9b03      	ldr	r3, [sp, #12]
 801329a:	2b00      	cmp	r3, #0
 801329c:	f6bf af30 	bge.w	8013100 <_dtoa_r+0x718>
 80132a0:	9b00      	ldr	r3, [sp, #0]
 80132a2:	9a03      	ldr	r2, [sp, #12]
 80132a4:	1a9e      	subs	r6, r3, r2
 80132a6:	2300      	movs	r3, #0
 80132a8:	e72b      	b.n	8013102 <_dtoa_r+0x71a>
 80132aa:	9b08      	ldr	r3, [sp, #32]
 80132ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80132ae:	9408      	str	r4, [sp, #32]
 80132b0:	1ae3      	subs	r3, r4, r3
 80132b2:	441a      	add	r2, r3
 80132b4:	9e00      	ldr	r6, [sp, #0]
 80132b6:	9b03      	ldr	r3, [sp, #12]
 80132b8:	920d      	str	r2, [sp, #52]	@ 0x34
 80132ba:	2400      	movs	r4, #0
 80132bc:	e721      	b.n	8013102 <_dtoa_r+0x71a>
 80132be:	9c08      	ldr	r4, [sp, #32]
 80132c0:	9e00      	ldr	r6, [sp, #0]
 80132c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80132c4:	e728      	b.n	8013118 <_dtoa_r+0x730>
 80132c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80132ca:	e751      	b.n	8013170 <_dtoa_r+0x788>
 80132cc:	9a08      	ldr	r2, [sp, #32]
 80132ce:	9902      	ldr	r1, [sp, #8]
 80132d0:	e750      	b.n	8013174 <_dtoa_r+0x78c>
 80132d2:	f8cd 8008 	str.w	r8, [sp, #8]
 80132d6:	e751      	b.n	801317c <_dtoa_r+0x794>
 80132d8:	2300      	movs	r3, #0
 80132da:	e779      	b.n	80131d0 <_dtoa_r+0x7e8>
 80132dc:	9b04      	ldr	r3, [sp, #16]
 80132de:	e777      	b.n	80131d0 <_dtoa_r+0x7e8>
 80132e0:	2300      	movs	r3, #0
 80132e2:	9308      	str	r3, [sp, #32]
 80132e4:	e779      	b.n	80131da <_dtoa_r+0x7f2>
 80132e6:	d093      	beq.n	8013210 <_dtoa_r+0x828>
 80132e8:	9a00      	ldr	r2, [sp, #0]
 80132ea:	331c      	adds	r3, #28
 80132ec:	441a      	add	r2, r3
 80132ee:	9200      	str	r2, [sp, #0]
 80132f0:	9a06      	ldr	r2, [sp, #24]
 80132f2:	441a      	add	r2, r3
 80132f4:	441e      	add	r6, r3
 80132f6:	9206      	str	r2, [sp, #24]
 80132f8:	e78a      	b.n	8013210 <_dtoa_r+0x828>
 80132fa:	4603      	mov	r3, r0
 80132fc:	e7f4      	b.n	80132e8 <_dtoa_r+0x900>
 80132fe:	9b03      	ldr	r3, [sp, #12]
 8013300:	2b00      	cmp	r3, #0
 8013302:	46b8      	mov	r8, r7
 8013304:	dc20      	bgt.n	8013348 <_dtoa_r+0x960>
 8013306:	469b      	mov	fp, r3
 8013308:	9b07      	ldr	r3, [sp, #28]
 801330a:	2b02      	cmp	r3, #2
 801330c:	dd1e      	ble.n	801334c <_dtoa_r+0x964>
 801330e:	f1bb 0f00 	cmp.w	fp, #0
 8013312:	f47f adb1 	bne.w	8012e78 <_dtoa_r+0x490>
 8013316:	4621      	mov	r1, r4
 8013318:	465b      	mov	r3, fp
 801331a:	2205      	movs	r2, #5
 801331c:	4648      	mov	r0, r9
 801331e:	f000 fa95 	bl	801384c <__multadd>
 8013322:	4601      	mov	r1, r0
 8013324:	4604      	mov	r4, r0
 8013326:	9802      	ldr	r0, [sp, #8]
 8013328:	f000 fcea 	bl	8013d00 <__mcmp>
 801332c:	2800      	cmp	r0, #0
 801332e:	f77f ada3 	ble.w	8012e78 <_dtoa_r+0x490>
 8013332:	4656      	mov	r6, sl
 8013334:	2331      	movs	r3, #49	@ 0x31
 8013336:	f806 3b01 	strb.w	r3, [r6], #1
 801333a:	f108 0801 	add.w	r8, r8, #1
 801333e:	e59f      	b.n	8012e80 <_dtoa_r+0x498>
 8013340:	9c03      	ldr	r4, [sp, #12]
 8013342:	46b8      	mov	r8, r7
 8013344:	4625      	mov	r5, r4
 8013346:	e7f4      	b.n	8013332 <_dtoa_r+0x94a>
 8013348:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801334c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801334e:	2b00      	cmp	r3, #0
 8013350:	f000 8101 	beq.w	8013556 <_dtoa_r+0xb6e>
 8013354:	2e00      	cmp	r6, #0
 8013356:	dd05      	ble.n	8013364 <_dtoa_r+0x97c>
 8013358:	4629      	mov	r1, r5
 801335a:	4632      	mov	r2, r6
 801335c:	4648      	mov	r0, r9
 801335e:	f000 fc63 	bl	8013c28 <__lshift>
 8013362:	4605      	mov	r5, r0
 8013364:	9b08      	ldr	r3, [sp, #32]
 8013366:	2b00      	cmp	r3, #0
 8013368:	d05c      	beq.n	8013424 <_dtoa_r+0xa3c>
 801336a:	6869      	ldr	r1, [r5, #4]
 801336c:	4648      	mov	r0, r9
 801336e:	f000 fa0b 	bl	8013788 <_Balloc>
 8013372:	4606      	mov	r6, r0
 8013374:	b928      	cbnz	r0, 8013382 <_dtoa_r+0x99a>
 8013376:	4b82      	ldr	r3, [pc, #520]	@ (8013580 <_dtoa_r+0xb98>)
 8013378:	4602      	mov	r2, r0
 801337a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801337e:	f7ff bb4a 	b.w	8012a16 <_dtoa_r+0x2e>
 8013382:	692a      	ldr	r2, [r5, #16]
 8013384:	3202      	adds	r2, #2
 8013386:	0092      	lsls	r2, r2, #2
 8013388:	f105 010c 	add.w	r1, r5, #12
 801338c:	300c      	adds	r0, #12
 801338e:	f7ff fa8e 	bl	80128ae <memcpy>
 8013392:	2201      	movs	r2, #1
 8013394:	4631      	mov	r1, r6
 8013396:	4648      	mov	r0, r9
 8013398:	f000 fc46 	bl	8013c28 <__lshift>
 801339c:	f10a 0301 	add.w	r3, sl, #1
 80133a0:	9300      	str	r3, [sp, #0]
 80133a2:	eb0a 030b 	add.w	r3, sl, fp
 80133a6:	9308      	str	r3, [sp, #32]
 80133a8:	9b04      	ldr	r3, [sp, #16]
 80133aa:	f003 0301 	and.w	r3, r3, #1
 80133ae:	462f      	mov	r7, r5
 80133b0:	9306      	str	r3, [sp, #24]
 80133b2:	4605      	mov	r5, r0
 80133b4:	9b00      	ldr	r3, [sp, #0]
 80133b6:	9802      	ldr	r0, [sp, #8]
 80133b8:	4621      	mov	r1, r4
 80133ba:	f103 3bff 	add.w	fp, r3, #4294967295
 80133be:	f7ff fa8b 	bl	80128d8 <quorem>
 80133c2:	4603      	mov	r3, r0
 80133c4:	3330      	adds	r3, #48	@ 0x30
 80133c6:	9003      	str	r0, [sp, #12]
 80133c8:	4639      	mov	r1, r7
 80133ca:	9802      	ldr	r0, [sp, #8]
 80133cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80133ce:	f000 fc97 	bl	8013d00 <__mcmp>
 80133d2:	462a      	mov	r2, r5
 80133d4:	9004      	str	r0, [sp, #16]
 80133d6:	4621      	mov	r1, r4
 80133d8:	4648      	mov	r0, r9
 80133da:	f000 fcad 	bl	8013d38 <__mdiff>
 80133de:	68c2      	ldr	r2, [r0, #12]
 80133e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133e2:	4606      	mov	r6, r0
 80133e4:	bb02      	cbnz	r2, 8013428 <_dtoa_r+0xa40>
 80133e6:	4601      	mov	r1, r0
 80133e8:	9802      	ldr	r0, [sp, #8]
 80133ea:	f000 fc89 	bl	8013d00 <__mcmp>
 80133ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133f0:	4602      	mov	r2, r0
 80133f2:	4631      	mov	r1, r6
 80133f4:	4648      	mov	r0, r9
 80133f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80133f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80133fa:	f000 fa05 	bl	8013808 <_Bfree>
 80133fe:	9b07      	ldr	r3, [sp, #28]
 8013400:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013402:	9e00      	ldr	r6, [sp, #0]
 8013404:	ea42 0103 	orr.w	r1, r2, r3
 8013408:	9b06      	ldr	r3, [sp, #24]
 801340a:	4319      	orrs	r1, r3
 801340c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801340e:	d10d      	bne.n	801342c <_dtoa_r+0xa44>
 8013410:	2b39      	cmp	r3, #57	@ 0x39
 8013412:	d027      	beq.n	8013464 <_dtoa_r+0xa7c>
 8013414:	9a04      	ldr	r2, [sp, #16]
 8013416:	2a00      	cmp	r2, #0
 8013418:	dd01      	ble.n	801341e <_dtoa_r+0xa36>
 801341a:	9b03      	ldr	r3, [sp, #12]
 801341c:	3331      	adds	r3, #49	@ 0x31
 801341e:	f88b 3000 	strb.w	r3, [fp]
 8013422:	e52e      	b.n	8012e82 <_dtoa_r+0x49a>
 8013424:	4628      	mov	r0, r5
 8013426:	e7b9      	b.n	801339c <_dtoa_r+0x9b4>
 8013428:	2201      	movs	r2, #1
 801342a:	e7e2      	b.n	80133f2 <_dtoa_r+0xa0a>
 801342c:	9904      	ldr	r1, [sp, #16]
 801342e:	2900      	cmp	r1, #0
 8013430:	db04      	blt.n	801343c <_dtoa_r+0xa54>
 8013432:	9807      	ldr	r0, [sp, #28]
 8013434:	4301      	orrs	r1, r0
 8013436:	9806      	ldr	r0, [sp, #24]
 8013438:	4301      	orrs	r1, r0
 801343a:	d120      	bne.n	801347e <_dtoa_r+0xa96>
 801343c:	2a00      	cmp	r2, #0
 801343e:	ddee      	ble.n	801341e <_dtoa_r+0xa36>
 8013440:	9902      	ldr	r1, [sp, #8]
 8013442:	9300      	str	r3, [sp, #0]
 8013444:	2201      	movs	r2, #1
 8013446:	4648      	mov	r0, r9
 8013448:	f000 fbee 	bl	8013c28 <__lshift>
 801344c:	4621      	mov	r1, r4
 801344e:	9002      	str	r0, [sp, #8]
 8013450:	f000 fc56 	bl	8013d00 <__mcmp>
 8013454:	2800      	cmp	r0, #0
 8013456:	9b00      	ldr	r3, [sp, #0]
 8013458:	dc02      	bgt.n	8013460 <_dtoa_r+0xa78>
 801345a:	d1e0      	bne.n	801341e <_dtoa_r+0xa36>
 801345c:	07da      	lsls	r2, r3, #31
 801345e:	d5de      	bpl.n	801341e <_dtoa_r+0xa36>
 8013460:	2b39      	cmp	r3, #57	@ 0x39
 8013462:	d1da      	bne.n	801341a <_dtoa_r+0xa32>
 8013464:	2339      	movs	r3, #57	@ 0x39
 8013466:	f88b 3000 	strb.w	r3, [fp]
 801346a:	4633      	mov	r3, r6
 801346c:	461e      	mov	r6, r3
 801346e:	3b01      	subs	r3, #1
 8013470:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013474:	2a39      	cmp	r2, #57	@ 0x39
 8013476:	d04e      	beq.n	8013516 <_dtoa_r+0xb2e>
 8013478:	3201      	adds	r2, #1
 801347a:	701a      	strb	r2, [r3, #0]
 801347c:	e501      	b.n	8012e82 <_dtoa_r+0x49a>
 801347e:	2a00      	cmp	r2, #0
 8013480:	dd03      	ble.n	801348a <_dtoa_r+0xaa2>
 8013482:	2b39      	cmp	r3, #57	@ 0x39
 8013484:	d0ee      	beq.n	8013464 <_dtoa_r+0xa7c>
 8013486:	3301      	adds	r3, #1
 8013488:	e7c9      	b.n	801341e <_dtoa_r+0xa36>
 801348a:	9a00      	ldr	r2, [sp, #0]
 801348c:	9908      	ldr	r1, [sp, #32]
 801348e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013492:	428a      	cmp	r2, r1
 8013494:	d028      	beq.n	80134e8 <_dtoa_r+0xb00>
 8013496:	9902      	ldr	r1, [sp, #8]
 8013498:	2300      	movs	r3, #0
 801349a:	220a      	movs	r2, #10
 801349c:	4648      	mov	r0, r9
 801349e:	f000 f9d5 	bl	801384c <__multadd>
 80134a2:	42af      	cmp	r7, r5
 80134a4:	9002      	str	r0, [sp, #8]
 80134a6:	f04f 0300 	mov.w	r3, #0
 80134aa:	f04f 020a 	mov.w	r2, #10
 80134ae:	4639      	mov	r1, r7
 80134b0:	4648      	mov	r0, r9
 80134b2:	d107      	bne.n	80134c4 <_dtoa_r+0xadc>
 80134b4:	f000 f9ca 	bl	801384c <__multadd>
 80134b8:	4607      	mov	r7, r0
 80134ba:	4605      	mov	r5, r0
 80134bc:	9b00      	ldr	r3, [sp, #0]
 80134be:	3301      	adds	r3, #1
 80134c0:	9300      	str	r3, [sp, #0]
 80134c2:	e777      	b.n	80133b4 <_dtoa_r+0x9cc>
 80134c4:	f000 f9c2 	bl	801384c <__multadd>
 80134c8:	4629      	mov	r1, r5
 80134ca:	4607      	mov	r7, r0
 80134cc:	2300      	movs	r3, #0
 80134ce:	220a      	movs	r2, #10
 80134d0:	4648      	mov	r0, r9
 80134d2:	f000 f9bb 	bl	801384c <__multadd>
 80134d6:	4605      	mov	r5, r0
 80134d8:	e7f0      	b.n	80134bc <_dtoa_r+0xad4>
 80134da:	f1bb 0f00 	cmp.w	fp, #0
 80134de:	bfcc      	ite	gt
 80134e0:	465e      	movgt	r6, fp
 80134e2:	2601      	movle	r6, #1
 80134e4:	4456      	add	r6, sl
 80134e6:	2700      	movs	r7, #0
 80134e8:	9902      	ldr	r1, [sp, #8]
 80134ea:	9300      	str	r3, [sp, #0]
 80134ec:	2201      	movs	r2, #1
 80134ee:	4648      	mov	r0, r9
 80134f0:	f000 fb9a 	bl	8013c28 <__lshift>
 80134f4:	4621      	mov	r1, r4
 80134f6:	9002      	str	r0, [sp, #8]
 80134f8:	f000 fc02 	bl	8013d00 <__mcmp>
 80134fc:	2800      	cmp	r0, #0
 80134fe:	dcb4      	bgt.n	801346a <_dtoa_r+0xa82>
 8013500:	d102      	bne.n	8013508 <_dtoa_r+0xb20>
 8013502:	9b00      	ldr	r3, [sp, #0]
 8013504:	07db      	lsls	r3, r3, #31
 8013506:	d4b0      	bmi.n	801346a <_dtoa_r+0xa82>
 8013508:	4633      	mov	r3, r6
 801350a:	461e      	mov	r6, r3
 801350c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013510:	2a30      	cmp	r2, #48	@ 0x30
 8013512:	d0fa      	beq.n	801350a <_dtoa_r+0xb22>
 8013514:	e4b5      	b.n	8012e82 <_dtoa_r+0x49a>
 8013516:	459a      	cmp	sl, r3
 8013518:	d1a8      	bne.n	801346c <_dtoa_r+0xa84>
 801351a:	2331      	movs	r3, #49	@ 0x31
 801351c:	f108 0801 	add.w	r8, r8, #1
 8013520:	f88a 3000 	strb.w	r3, [sl]
 8013524:	e4ad      	b.n	8012e82 <_dtoa_r+0x49a>
 8013526:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013528:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013584 <_dtoa_r+0xb9c>
 801352c:	b11b      	cbz	r3, 8013536 <_dtoa_r+0xb4e>
 801352e:	f10a 0308 	add.w	r3, sl, #8
 8013532:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013534:	6013      	str	r3, [r2, #0]
 8013536:	4650      	mov	r0, sl
 8013538:	b017      	add	sp, #92	@ 0x5c
 801353a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801353e:	9b07      	ldr	r3, [sp, #28]
 8013540:	2b01      	cmp	r3, #1
 8013542:	f77f ae2e 	ble.w	80131a2 <_dtoa_r+0x7ba>
 8013546:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013548:	9308      	str	r3, [sp, #32]
 801354a:	2001      	movs	r0, #1
 801354c:	e64d      	b.n	80131ea <_dtoa_r+0x802>
 801354e:	f1bb 0f00 	cmp.w	fp, #0
 8013552:	f77f aed9 	ble.w	8013308 <_dtoa_r+0x920>
 8013556:	4656      	mov	r6, sl
 8013558:	9802      	ldr	r0, [sp, #8]
 801355a:	4621      	mov	r1, r4
 801355c:	f7ff f9bc 	bl	80128d8 <quorem>
 8013560:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8013564:	f806 3b01 	strb.w	r3, [r6], #1
 8013568:	eba6 020a 	sub.w	r2, r6, sl
 801356c:	4593      	cmp	fp, r2
 801356e:	ddb4      	ble.n	80134da <_dtoa_r+0xaf2>
 8013570:	9902      	ldr	r1, [sp, #8]
 8013572:	2300      	movs	r3, #0
 8013574:	220a      	movs	r2, #10
 8013576:	4648      	mov	r0, r9
 8013578:	f000 f968 	bl	801384c <__multadd>
 801357c:	9002      	str	r0, [sp, #8]
 801357e:	e7eb      	b.n	8013558 <_dtoa_r+0xb70>
 8013580:	08016929 	.word	0x08016929
 8013584:	080168ad 	.word	0x080168ad

08013588 <_free_r>:
 8013588:	b538      	push	{r3, r4, r5, lr}
 801358a:	4605      	mov	r5, r0
 801358c:	2900      	cmp	r1, #0
 801358e:	d041      	beq.n	8013614 <_free_r+0x8c>
 8013590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013594:	1f0c      	subs	r4, r1, #4
 8013596:	2b00      	cmp	r3, #0
 8013598:	bfb8      	it	lt
 801359a:	18e4      	addlt	r4, r4, r3
 801359c:	f000 f8e8 	bl	8013770 <__malloc_lock>
 80135a0:	4a1d      	ldr	r2, [pc, #116]	@ (8013618 <_free_r+0x90>)
 80135a2:	6813      	ldr	r3, [r2, #0]
 80135a4:	b933      	cbnz	r3, 80135b4 <_free_r+0x2c>
 80135a6:	6063      	str	r3, [r4, #4]
 80135a8:	6014      	str	r4, [r2, #0]
 80135aa:	4628      	mov	r0, r5
 80135ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80135b0:	f000 b8e4 	b.w	801377c <__malloc_unlock>
 80135b4:	42a3      	cmp	r3, r4
 80135b6:	d908      	bls.n	80135ca <_free_r+0x42>
 80135b8:	6820      	ldr	r0, [r4, #0]
 80135ba:	1821      	adds	r1, r4, r0
 80135bc:	428b      	cmp	r3, r1
 80135be:	bf01      	itttt	eq
 80135c0:	6819      	ldreq	r1, [r3, #0]
 80135c2:	685b      	ldreq	r3, [r3, #4]
 80135c4:	1809      	addeq	r1, r1, r0
 80135c6:	6021      	streq	r1, [r4, #0]
 80135c8:	e7ed      	b.n	80135a6 <_free_r+0x1e>
 80135ca:	461a      	mov	r2, r3
 80135cc:	685b      	ldr	r3, [r3, #4]
 80135ce:	b10b      	cbz	r3, 80135d4 <_free_r+0x4c>
 80135d0:	42a3      	cmp	r3, r4
 80135d2:	d9fa      	bls.n	80135ca <_free_r+0x42>
 80135d4:	6811      	ldr	r1, [r2, #0]
 80135d6:	1850      	adds	r0, r2, r1
 80135d8:	42a0      	cmp	r0, r4
 80135da:	d10b      	bne.n	80135f4 <_free_r+0x6c>
 80135dc:	6820      	ldr	r0, [r4, #0]
 80135de:	4401      	add	r1, r0
 80135e0:	1850      	adds	r0, r2, r1
 80135e2:	4283      	cmp	r3, r0
 80135e4:	6011      	str	r1, [r2, #0]
 80135e6:	d1e0      	bne.n	80135aa <_free_r+0x22>
 80135e8:	6818      	ldr	r0, [r3, #0]
 80135ea:	685b      	ldr	r3, [r3, #4]
 80135ec:	6053      	str	r3, [r2, #4]
 80135ee:	4408      	add	r0, r1
 80135f0:	6010      	str	r0, [r2, #0]
 80135f2:	e7da      	b.n	80135aa <_free_r+0x22>
 80135f4:	d902      	bls.n	80135fc <_free_r+0x74>
 80135f6:	230c      	movs	r3, #12
 80135f8:	602b      	str	r3, [r5, #0]
 80135fa:	e7d6      	b.n	80135aa <_free_r+0x22>
 80135fc:	6820      	ldr	r0, [r4, #0]
 80135fe:	1821      	adds	r1, r4, r0
 8013600:	428b      	cmp	r3, r1
 8013602:	bf04      	itt	eq
 8013604:	6819      	ldreq	r1, [r3, #0]
 8013606:	685b      	ldreq	r3, [r3, #4]
 8013608:	6063      	str	r3, [r4, #4]
 801360a:	bf04      	itt	eq
 801360c:	1809      	addeq	r1, r1, r0
 801360e:	6021      	streq	r1, [r4, #0]
 8013610:	6054      	str	r4, [r2, #4]
 8013612:	e7ca      	b.n	80135aa <_free_r+0x22>
 8013614:	bd38      	pop	{r3, r4, r5, pc}
 8013616:	bf00      	nop
 8013618:	20005f08 	.word	0x20005f08

0801361c <malloc>:
 801361c:	4b02      	ldr	r3, [pc, #8]	@ (8013628 <malloc+0xc>)
 801361e:	4601      	mov	r1, r0
 8013620:	6818      	ldr	r0, [r3, #0]
 8013622:	f000 b825 	b.w	8013670 <_malloc_r>
 8013626:	bf00      	nop
 8013628:	20000080 	.word	0x20000080

0801362c <sbrk_aligned>:
 801362c:	b570      	push	{r4, r5, r6, lr}
 801362e:	4e0f      	ldr	r6, [pc, #60]	@ (801366c <sbrk_aligned+0x40>)
 8013630:	460c      	mov	r4, r1
 8013632:	6831      	ldr	r1, [r6, #0]
 8013634:	4605      	mov	r5, r0
 8013636:	b911      	cbnz	r1, 801363e <sbrk_aligned+0x12>
 8013638:	f001 ffca 	bl	80155d0 <_sbrk_r>
 801363c:	6030      	str	r0, [r6, #0]
 801363e:	4621      	mov	r1, r4
 8013640:	4628      	mov	r0, r5
 8013642:	f001 ffc5 	bl	80155d0 <_sbrk_r>
 8013646:	1c43      	adds	r3, r0, #1
 8013648:	d103      	bne.n	8013652 <sbrk_aligned+0x26>
 801364a:	f04f 34ff 	mov.w	r4, #4294967295
 801364e:	4620      	mov	r0, r4
 8013650:	bd70      	pop	{r4, r5, r6, pc}
 8013652:	1cc4      	adds	r4, r0, #3
 8013654:	f024 0403 	bic.w	r4, r4, #3
 8013658:	42a0      	cmp	r0, r4
 801365a:	d0f8      	beq.n	801364e <sbrk_aligned+0x22>
 801365c:	1a21      	subs	r1, r4, r0
 801365e:	4628      	mov	r0, r5
 8013660:	f001 ffb6 	bl	80155d0 <_sbrk_r>
 8013664:	3001      	adds	r0, #1
 8013666:	d1f2      	bne.n	801364e <sbrk_aligned+0x22>
 8013668:	e7ef      	b.n	801364a <sbrk_aligned+0x1e>
 801366a:	bf00      	nop
 801366c:	20005f04 	.word	0x20005f04

08013670 <_malloc_r>:
 8013670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013674:	1ccd      	adds	r5, r1, #3
 8013676:	f025 0503 	bic.w	r5, r5, #3
 801367a:	3508      	adds	r5, #8
 801367c:	2d0c      	cmp	r5, #12
 801367e:	bf38      	it	cc
 8013680:	250c      	movcc	r5, #12
 8013682:	2d00      	cmp	r5, #0
 8013684:	4606      	mov	r6, r0
 8013686:	db01      	blt.n	801368c <_malloc_r+0x1c>
 8013688:	42a9      	cmp	r1, r5
 801368a:	d904      	bls.n	8013696 <_malloc_r+0x26>
 801368c:	230c      	movs	r3, #12
 801368e:	6033      	str	r3, [r6, #0]
 8013690:	2000      	movs	r0, #0
 8013692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013696:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801376c <_malloc_r+0xfc>
 801369a:	f000 f869 	bl	8013770 <__malloc_lock>
 801369e:	f8d8 3000 	ldr.w	r3, [r8]
 80136a2:	461c      	mov	r4, r3
 80136a4:	bb44      	cbnz	r4, 80136f8 <_malloc_r+0x88>
 80136a6:	4629      	mov	r1, r5
 80136a8:	4630      	mov	r0, r6
 80136aa:	f7ff ffbf 	bl	801362c <sbrk_aligned>
 80136ae:	1c43      	adds	r3, r0, #1
 80136b0:	4604      	mov	r4, r0
 80136b2:	d158      	bne.n	8013766 <_malloc_r+0xf6>
 80136b4:	f8d8 4000 	ldr.w	r4, [r8]
 80136b8:	4627      	mov	r7, r4
 80136ba:	2f00      	cmp	r7, #0
 80136bc:	d143      	bne.n	8013746 <_malloc_r+0xd6>
 80136be:	2c00      	cmp	r4, #0
 80136c0:	d04b      	beq.n	801375a <_malloc_r+0xea>
 80136c2:	6823      	ldr	r3, [r4, #0]
 80136c4:	4639      	mov	r1, r7
 80136c6:	4630      	mov	r0, r6
 80136c8:	eb04 0903 	add.w	r9, r4, r3
 80136cc:	f001 ff80 	bl	80155d0 <_sbrk_r>
 80136d0:	4581      	cmp	r9, r0
 80136d2:	d142      	bne.n	801375a <_malloc_r+0xea>
 80136d4:	6821      	ldr	r1, [r4, #0]
 80136d6:	1a6d      	subs	r5, r5, r1
 80136d8:	4629      	mov	r1, r5
 80136da:	4630      	mov	r0, r6
 80136dc:	f7ff ffa6 	bl	801362c <sbrk_aligned>
 80136e0:	3001      	adds	r0, #1
 80136e2:	d03a      	beq.n	801375a <_malloc_r+0xea>
 80136e4:	6823      	ldr	r3, [r4, #0]
 80136e6:	442b      	add	r3, r5
 80136e8:	6023      	str	r3, [r4, #0]
 80136ea:	f8d8 3000 	ldr.w	r3, [r8]
 80136ee:	685a      	ldr	r2, [r3, #4]
 80136f0:	bb62      	cbnz	r2, 801374c <_malloc_r+0xdc>
 80136f2:	f8c8 7000 	str.w	r7, [r8]
 80136f6:	e00f      	b.n	8013718 <_malloc_r+0xa8>
 80136f8:	6822      	ldr	r2, [r4, #0]
 80136fa:	1b52      	subs	r2, r2, r5
 80136fc:	d420      	bmi.n	8013740 <_malloc_r+0xd0>
 80136fe:	2a0b      	cmp	r2, #11
 8013700:	d917      	bls.n	8013732 <_malloc_r+0xc2>
 8013702:	1961      	adds	r1, r4, r5
 8013704:	42a3      	cmp	r3, r4
 8013706:	6025      	str	r5, [r4, #0]
 8013708:	bf18      	it	ne
 801370a:	6059      	strne	r1, [r3, #4]
 801370c:	6863      	ldr	r3, [r4, #4]
 801370e:	bf08      	it	eq
 8013710:	f8c8 1000 	streq.w	r1, [r8]
 8013714:	5162      	str	r2, [r4, r5]
 8013716:	604b      	str	r3, [r1, #4]
 8013718:	4630      	mov	r0, r6
 801371a:	f000 f82f 	bl	801377c <__malloc_unlock>
 801371e:	f104 000b 	add.w	r0, r4, #11
 8013722:	1d23      	adds	r3, r4, #4
 8013724:	f020 0007 	bic.w	r0, r0, #7
 8013728:	1ac2      	subs	r2, r0, r3
 801372a:	bf1c      	itt	ne
 801372c:	1a1b      	subne	r3, r3, r0
 801372e:	50a3      	strne	r3, [r4, r2]
 8013730:	e7af      	b.n	8013692 <_malloc_r+0x22>
 8013732:	6862      	ldr	r2, [r4, #4]
 8013734:	42a3      	cmp	r3, r4
 8013736:	bf0c      	ite	eq
 8013738:	f8c8 2000 	streq.w	r2, [r8]
 801373c:	605a      	strne	r2, [r3, #4]
 801373e:	e7eb      	b.n	8013718 <_malloc_r+0xa8>
 8013740:	4623      	mov	r3, r4
 8013742:	6864      	ldr	r4, [r4, #4]
 8013744:	e7ae      	b.n	80136a4 <_malloc_r+0x34>
 8013746:	463c      	mov	r4, r7
 8013748:	687f      	ldr	r7, [r7, #4]
 801374a:	e7b6      	b.n	80136ba <_malloc_r+0x4a>
 801374c:	461a      	mov	r2, r3
 801374e:	685b      	ldr	r3, [r3, #4]
 8013750:	42a3      	cmp	r3, r4
 8013752:	d1fb      	bne.n	801374c <_malloc_r+0xdc>
 8013754:	2300      	movs	r3, #0
 8013756:	6053      	str	r3, [r2, #4]
 8013758:	e7de      	b.n	8013718 <_malloc_r+0xa8>
 801375a:	230c      	movs	r3, #12
 801375c:	6033      	str	r3, [r6, #0]
 801375e:	4630      	mov	r0, r6
 8013760:	f000 f80c 	bl	801377c <__malloc_unlock>
 8013764:	e794      	b.n	8013690 <_malloc_r+0x20>
 8013766:	6005      	str	r5, [r0, #0]
 8013768:	e7d6      	b.n	8013718 <_malloc_r+0xa8>
 801376a:	bf00      	nop
 801376c:	20005f08 	.word	0x20005f08

08013770 <__malloc_lock>:
 8013770:	4801      	ldr	r0, [pc, #4]	@ (8013778 <__malloc_lock+0x8>)
 8013772:	f7ff b89a 	b.w	80128aa <__retarget_lock_acquire_recursive>
 8013776:	bf00      	nop
 8013778:	20005f00 	.word	0x20005f00

0801377c <__malloc_unlock>:
 801377c:	4801      	ldr	r0, [pc, #4]	@ (8013784 <__malloc_unlock+0x8>)
 801377e:	f7ff b895 	b.w	80128ac <__retarget_lock_release_recursive>
 8013782:	bf00      	nop
 8013784:	20005f00 	.word	0x20005f00

08013788 <_Balloc>:
 8013788:	b570      	push	{r4, r5, r6, lr}
 801378a:	69c6      	ldr	r6, [r0, #28]
 801378c:	4604      	mov	r4, r0
 801378e:	460d      	mov	r5, r1
 8013790:	b976      	cbnz	r6, 80137b0 <_Balloc+0x28>
 8013792:	2010      	movs	r0, #16
 8013794:	f7ff ff42 	bl	801361c <malloc>
 8013798:	4602      	mov	r2, r0
 801379a:	61e0      	str	r0, [r4, #28]
 801379c:	b920      	cbnz	r0, 80137a8 <_Balloc+0x20>
 801379e:	4b18      	ldr	r3, [pc, #96]	@ (8013800 <_Balloc+0x78>)
 80137a0:	4818      	ldr	r0, [pc, #96]	@ (8013804 <_Balloc+0x7c>)
 80137a2:	216b      	movs	r1, #107	@ 0x6b
 80137a4:	f001 ff2c 	bl	8015600 <__assert_func>
 80137a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80137ac:	6006      	str	r6, [r0, #0]
 80137ae:	60c6      	str	r6, [r0, #12]
 80137b0:	69e6      	ldr	r6, [r4, #28]
 80137b2:	68f3      	ldr	r3, [r6, #12]
 80137b4:	b183      	cbz	r3, 80137d8 <_Balloc+0x50>
 80137b6:	69e3      	ldr	r3, [r4, #28]
 80137b8:	68db      	ldr	r3, [r3, #12]
 80137ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80137be:	b9b8      	cbnz	r0, 80137f0 <_Balloc+0x68>
 80137c0:	2101      	movs	r1, #1
 80137c2:	fa01 f605 	lsl.w	r6, r1, r5
 80137c6:	1d72      	adds	r2, r6, #5
 80137c8:	0092      	lsls	r2, r2, #2
 80137ca:	4620      	mov	r0, r4
 80137cc:	f001 ff36 	bl	801563c <_calloc_r>
 80137d0:	b160      	cbz	r0, 80137ec <_Balloc+0x64>
 80137d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80137d6:	e00e      	b.n	80137f6 <_Balloc+0x6e>
 80137d8:	2221      	movs	r2, #33	@ 0x21
 80137da:	2104      	movs	r1, #4
 80137dc:	4620      	mov	r0, r4
 80137de:	f001 ff2d 	bl	801563c <_calloc_r>
 80137e2:	69e3      	ldr	r3, [r4, #28]
 80137e4:	60f0      	str	r0, [r6, #12]
 80137e6:	68db      	ldr	r3, [r3, #12]
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d1e4      	bne.n	80137b6 <_Balloc+0x2e>
 80137ec:	2000      	movs	r0, #0
 80137ee:	bd70      	pop	{r4, r5, r6, pc}
 80137f0:	6802      	ldr	r2, [r0, #0]
 80137f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80137f6:	2300      	movs	r3, #0
 80137f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80137fc:	e7f7      	b.n	80137ee <_Balloc+0x66>
 80137fe:	bf00      	nop
 8013800:	080168ba 	.word	0x080168ba
 8013804:	0801693a 	.word	0x0801693a

08013808 <_Bfree>:
 8013808:	b570      	push	{r4, r5, r6, lr}
 801380a:	69c6      	ldr	r6, [r0, #28]
 801380c:	4605      	mov	r5, r0
 801380e:	460c      	mov	r4, r1
 8013810:	b976      	cbnz	r6, 8013830 <_Bfree+0x28>
 8013812:	2010      	movs	r0, #16
 8013814:	f7ff ff02 	bl	801361c <malloc>
 8013818:	4602      	mov	r2, r0
 801381a:	61e8      	str	r0, [r5, #28]
 801381c:	b920      	cbnz	r0, 8013828 <_Bfree+0x20>
 801381e:	4b09      	ldr	r3, [pc, #36]	@ (8013844 <_Bfree+0x3c>)
 8013820:	4809      	ldr	r0, [pc, #36]	@ (8013848 <_Bfree+0x40>)
 8013822:	218f      	movs	r1, #143	@ 0x8f
 8013824:	f001 feec 	bl	8015600 <__assert_func>
 8013828:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801382c:	6006      	str	r6, [r0, #0]
 801382e:	60c6      	str	r6, [r0, #12]
 8013830:	b13c      	cbz	r4, 8013842 <_Bfree+0x3a>
 8013832:	69eb      	ldr	r3, [r5, #28]
 8013834:	6862      	ldr	r2, [r4, #4]
 8013836:	68db      	ldr	r3, [r3, #12]
 8013838:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801383c:	6021      	str	r1, [r4, #0]
 801383e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013842:	bd70      	pop	{r4, r5, r6, pc}
 8013844:	080168ba 	.word	0x080168ba
 8013848:	0801693a 	.word	0x0801693a

0801384c <__multadd>:
 801384c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013850:	690d      	ldr	r5, [r1, #16]
 8013852:	4607      	mov	r7, r0
 8013854:	460c      	mov	r4, r1
 8013856:	461e      	mov	r6, r3
 8013858:	f101 0c14 	add.w	ip, r1, #20
 801385c:	2000      	movs	r0, #0
 801385e:	f8dc 3000 	ldr.w	r3, [ip]
 8013862:	b299      	uxth	r1, r3
 8013864:	fb02 6101 	mla	r1, r2, r1, r6
 8013868:	0c1e      	lsrs	r6, r3, #16
 801386a:	0c0b      	lsrs	r3, r1, #16
 801386c:	fb02 3306 	mla	r3, r2, r6, r3
 8013870:	b289      	uxth	r1, r1
 8013872:	3001      	adds	r0, #1
 8013874:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013878:	4285      	cmp	r5, r0
 801387a:	f84c 1b04 	str.w	r1, [ip], #4
 801387e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013882:	dcec      	bgt.n	801385e <__multadd+0x12>
 8013884:	b30e      	cbz	r6, 80138ca <__multadd+0x7e>
 8013886:	68a3      	ldr	r3, [r4, #8]
 8013888:	42ab      	cmp	r3, r5
 801388a:	dc19      	bgt.n	80138c0 <__multadd+0x74>
 801388c:	6861      	ldr	r1, [r4, #4]
 801388e:	4638      	mov	r0, r7
 8013890:	3101      	adds	r1, #1
 8013892:	f7ff ff79 	bl	8013788 <_Balloc>
 8013896:	4680      	mov	r8, r0
 8013898:	b928      	cbnz	r0, 80138a6 <__multadd+0x5a>
 801389a:	4602      	mov	r2, r0
 801389c:	4b0c      	ldr	r3, [pc, #48]	@ (80138d0 <__multadd+0x84>)
 801389e:	480d      	ldr	r0, [pc, #52]	@ (80138d4 <__multadd+0x88>)
 80138a0:	21ba      	movs	r1, #186	@ 0xba
 80138a2:	f001 fead 	bl	8015600 <__assert_func>
 80138a6:	6922      	ldr	r2, [r4, #16]
 80138a8:	3202      	adds	r2, #2
 80138aa:	f104 010c 	add.w	r1, r4, #12
 80138ae:	0092      	lsls	r2, r2, #2
 80138b0:	300c      	adds	r0, #12
 80138b2:	f7fe fffc 	bl	80128ae <memcpy>
 80138b6:	4621      	mov	r1, r4
 80138b8:	4638      	mov	r0, r7
 80138ba:	f7ff ffa5 	bl	8013808 <_Bfree>
 80138be:	4644      	mov	r4, r8
 80138c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80138c4:	3501      	adds	r5, #1
 80138c6:	615e      	str	r6, [r3, #20]
 80138c8:	6125      	str	r5, [r4, #16]
 80138ca:	4620      	mov	r0, r4
 80138cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80138d0:	08016929 	.word	0x08016929
 80138d4:	0801693a 	.word	0x0801693a

080138d8 <__s2b>:
 80138d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138dc:	460c      	mov	r4, r1
 80138de:	4615      	mov	r5, r2
 80138e0:	461f      	mov	r7, r3
 80138e2:	2209      	movs	r2, #9
 80138e4:	3308      	adds	r3, #8
 80138e6:	4606      	mov	r6, r0
 80138e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80138ec:	2100      	movs	r1, #0
 80138ee:	2201      	movs	r2, #1
 80138f0:	429a      	cmp	r2, r3
 80138f2:	db09      	blt.n	8013908 <__s2b+0x30>
 80138f4:	4630      	mov	r0, r6
 80138f6:	f7ff ff47 	bl	8013788 <_Balloc>
 80138fa:	b940      	cbnz	r0, 801390e <__s2b+0x36>
 80138fc:	4602      	mov	r2, r0
 80138fe:	4b19      	ldr	r3, [pc, #100]	@ (8013964 <__s2b+0x8c>)
 8013900:	4819      	ldr	r0, [pc, #100]	@ (8013968 <__s2b+0x90>)
 8013902:	21d3      	movs	r1, #211	@ 0xd3
 8013904:	f001 fe7c 	bl	8015600 <__assert_func>
 8013908:	0052      	lsls	r2, r2, #1
 801390a:	3101      	adds	r1, #1
 801390c:	e7f0      	b.n	80138f0 <__s2b+0x18>
 801390e:	9b08      	ldr	r3, [sp, #32]
 8013910:	6143      	str	r3, [r0, #20]
 8013912:	2d09      	cmp	r5, #9
 8013914:	f04f 0301 	mov.w	r3, #1
 8013918:	6103      	str	r3, [r0, #16]
 801391a:	dd16      	ble.n	801394a <__s2b+0x72>
 801391c:	f104 0909 	add.w	r9, r4, #9
 8013920:	46c8      	mov	r8, r9
 8013922:	442c      	add	r4, r5
 8013924:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013928:	4601      	mov	r1, r0
 801392a:	3b30      	subs	r3, #48	@ 0x30
 801392c:	220a      	movs	r2, #10
 801392e:	4630      	mov	r0, r6
 8013930:	f7ff ff8c 	bl	801384c <__multadd>
 8013934:	45a0      	cmp	r8, r4
 8013936:	d1f5      	bne.n	8013924 <__s2b+0x4c>
 8013938:	f1a5 0408 	sub.w	r4, r5, #8
 801393c:	444c      	add	r4, r9
 801393e:	1b2d      	subs	r5, r5, r4
 8013940:	1963      	adds	r3, r4, r5
 8013942:	42bb      	cmp	r3, r7
 8013944:	db04      	blt.n	8013950 <__s2b+0x78>
 8013946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801394a:	340a      	adds	r4, #10
 801394c:	2509      	movs	r5, #9
 801394e:	e7f6      	b.n	801393e <__s2b+0x66>
 8013950:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013954:	4601      	mov	r1, r0
 8013956:	3b30      	subs	r3, #48	@ 0x30
 8013958:	220a      	movs	r2, #10
 801395a:	4630      	mov	r0, r6
 801395c:	f7ff ff76 	bl	801384c <__multadd>
 8013960:	e7ee      	b.n	8013940 <__s2b+0x68>
 8013962:	bf00      	nop
 8013964:	08016929 	.word	0x08016929
 8013968:	0801693a 	.word	0x0801693a

0801396c <__hi0bits>:
 801396c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013970:	4603      	mov	r3, r0
 8013972:	bf36      	itet	cc
 8013974:	0403      	lslcc	r3, r0, #16
 8013976:	2000      	movcs	r0, #0
 8013978:	2010      	movcc	r0, #16
 801397a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801397e:	bf3c      	itt	cc
 8013980:	021b      	lslcc	r3, r3, #8
 8013982:	3008      	addcc	r0, #8
 8013984:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013988:	bf3c      	itt	cc
 801398a:	011b      	lslcc	r3, r3, #4
 801398c:	3004      	addcc	r0, #4
 801398e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013992:	bf3c      	itt	cc
 8013994:	009b      	lslcc	r3, r3, #2
 8013996:	3002      	addcc	r0, #2
 8013998:	2b00      	cmp	r3, #0
 801399a:	db05      	blt.n	80139a8 <__hi0bits+0x3c>
 801399c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80139a0:	f100 0001 	add.w	r0, r0, #1
 80139a4:	bf08      	it	eq
 80139a6:	2020      	moveq	r0, #32
 80139a8:	4770      	bx	lr

080139aa <__lo0bits>:
 80139aa:	6803      	ldr	r3, [r0, #0]
 80139ac:	4602      	mov	r2, r0
 80139ae:	f013 0007 	ands.w	r0, r3, #7
 80139b2:	d00b      	beq.n	80139cc <__lo0bits+0x22>
 80139b4:	07d9      	lsls	r1, r3, #31
 80139b6:	d421      	bmi.n	80139fc <__lo0bits+0x52>
 80139b8:	0798      	lsls	r0, r3, #30
 80139ba:	bf49      	itett	mi
 80139bc:	085b      	lsrmi	r3, r3, #1
 80139be:	089b      	lsrpl	r3, r3, #2
 80139c0:	2001      	movmi	r0, #1
 80139c2:	6013      	strmi	r3, [r2, #0]
 80139c4:	bf5c      	itt	pl
 80139c6:	6013      	strpl	r3, [r2, #0]
 80139c8:	2002      	movpl	r0, #2
 80139ca:	4770      	bx	lr
 80139cc:	b299      	uxth	r1, r3
 80139ce:	b909      	cbnz	r1, 80139d4 <__lo0bits+0x2a>
 80139d0:	0c1b      	lsrs	r3, r3, #16
 80139d2:	2010      	movs	r0, #16
 80139d4:	b2d9      	uxtb	r1, r3
 80139d6:	b909      	cbnz	r1, 80139dc <__lo0bits+0x32>
 80139d8:	3008      	adds	r0, #8
 80139da:	0a1b      	lsrs	r3, r3, #8
 80139dc:	0719      	lsls	r1, r3, #28
 80139de:	bf04      	itt	eq
 80139e0:	091b      	lsreq	r3, r3, #4
 80139e2:	3004      	addeq	r0, #4
 80139e4:	0799      	lsls	r1, r3, #30
 80139e6:	bf04      	itt	eq
 80139e8:	089b      	lsreq	r3, r3, #2
 80139ea:	3002      	addeq	r0, #2
 80139ec:	07d9      	lsls	r1, r3, #31
 80139ee:	d403      	bmi.n	80139f8 <__lo0bits+0x4e>
 80139f0:	085b      	lsrs	r3, r3, #1
 80139f2:	f100 0001 	add.w	r0, r0, #1
 80139f6:	d003      	beq.n	8013a00 <__lo0bits+0x56>
 80139f8:	6013      	str	r3, [r2, #0]
 80139fa:	4770      	bx	lr
 80139fc:	2000      	movs	r0, #0
 80139fe:	4770      	bx	lr
 8013a00:	2020      	movs	r0, #32
 8013a02:	4770      	bx	lr

08013a04 <__i2b>:
 8013a04:	b510      	push	{r4, lr}
 8013a06:	460c      	mov	r4, r1
 8013a08:	2101      	movs	r1, #1
 8013a0a:	f7ff febd 	bl	8013788 <_Balloc>
 8013a0e:	4602      	mov	r2, r0
 8013a10:	b928      	cbnz	r0, 8013a1e <__i2b+0x1a>
 8013a12:	4b05      	ldr	r3, [pc, #20]	@ (8013a28 <__i2b+0x24>)
 8013a14:	4805      	ldr	r0, [pc, #20]	@ (8013a2c <__i2b+0x28>)
 8013a16:	f240 1145 	movw	r1, #325	@ 0x145
 8013a1a:	f001 fdf1 	bl	8015600 <__assert_func>
 8013a1e:	2301      	movs	r3, #1
 8013a20:	6144      	str	r4, [r0, #20]
 8013a22:	6103      	str	r3, [r0, #16]
 8013a24:	bd10      	pop	{r4, pc}
 8013a26:	bf00      	nop
 8013a28:	08016929 	.word	0x08016929
 8013a2c:	0801693a 	.word	0x0801693a

08013a30 <__multiply>:
 8013a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a34:	4617      	mov	r7, r2
 8013a36:	690a      	ldr	r2, [r1, #16]
 8013a38:	693b      	ldr	r3, [r7, #16]
 8013a3a:	429a      	cmp	r2, r3
 8013a3c:	bfa8      	it	ge
 8013a3e:	463b      	movge	r3, r7
 8013a40:	4689      	mov	r9, r1
 8013a42:	bfa4      	itt	ge
 8013a44:	460f      	movge	r7, r1
 8013a46:	4699      	movge	r9, r3
 8013a48:	693d      	ldr	r5, [r7, #16]
 8013a4a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013a4e:	68bb      	ldr	r3, [r7, #8]
 8013a50:	6879      	ldr	r1, [r7, #4]
 8013a52:	eb05 060a 	add.w	r6, r5, sl
 8013a56:	42b3      	cmp	r3, r6
 8013a58:	b085      	sub	sp, #20
 8013a5a:	bfb8      	it	lt
 8013a5c:	3101      	addlt	r1, #1
 8013a5e:	f7ff fe93 	bl	8013788 <_Balloc>
 8013a62:	b930      	cbnz	r0, 8013a72 <__multiply+0x42>
 8013a64:	4602      	mov	r2, r0
 8013a66:	4b41      	ldr	r3, [pc, #260]	@ (8013b6c <__multiply+0x13c>)
 8013a68:	4841      	ldr	r0, [pc, #260]	@ (8013b70 <__multiply+0x140>)
 8013a6a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013a6e:	f001 fdc7 	bl	8015600 <__assert_func>
 8013a72:	f100 0414 	add.w	r4, r0, #20
 8013a76:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013a7a:	4623      	mov	r3, r4
 8013a7c:	2200      	movs	r2, #0
 8013a7e:	4573      	cmp	r3, lr
 8013a80:	d320      	bcc.n	8013ac4 <__multiply+0x94>
 8013a82:	f107 0814 	add.w	r8, r7, #20
 8013a86:	f109 0114 	add.w	r1, r9, #20
 8013a8a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013a8e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013a92:	9302      	str	r3, [sp, #8]
 8013a94:	1beb      	subs	r3, r5, r7
 8013a96:	3b15      	subs	r3, #21
 8013a98:	f023 0303 	bic.w	r3, r3, #3
 8013a9c:	3304      	adds	r3, #4
 8013a9e:	3715      	adds	r7, #21
 8013aa0:	42bd      	cmp	r5, r7
 8013aa2:	bf38      	it	cc
 8013aa4:	2304      	movcc	r3, #4
 8013aa6:	9301      	str	r3, [sp, #4]
 8013aa8:	9b02      	ldr	r3, [sp, #8]
 8013aaa:	9103      	str	r1, [sp, #12]
 8013aac:	428b      	cmp	r3, r1
 8013aae:	d80c      	bhi.n	8013aca <__multiply+0x9a>
 8013ab0:	2e00      	cmp	r6, #0
 8013ab2:	dd03      	ble.n	8013abc <__multiply+0x8c>
 8013ab4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	d055      	beq.n	8013b68 <__multiply+0x138>
 8013abc:	6106      	str	r6, [r0, #16]
 8013abe:	b005      	add	sp, #20
 8013ac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ac4:	f843 2b04 	str.w	r2, [r3], #4
 8013ac8:	e7d9      	b.n	8013a7e <__multiply+0x4e>
 8013aca:	f8b1 a000 	ldrh.w	sl, [r1]
 8013ace:	f1ba 0f00 	cmp.w	sl, #0
 8013ad2:	d01f      	beq.n	8013b14 <__multiply+0xe4>
 8013ad4:	46c4      	mov	ip, r8
 8013ad6:	46a1      	mov	r9, r4
 8013ad8:	2700      	movs	r7, #0
 8013ada:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013ade:	f8d9 3000 	ldr.w	r3, [r9]
 8013ae2:	fa1f fb82 	uxth.w	fp, r2
 8013ae6:	b29b      	uxth	r3, r3
 8013ae8:	fb0a 330b 	mla	r3, sl, fp, r3
 8013aec:	443b      	add	r3, r7
 8013aee:	f8d9 7000 	ldr.w	r7, [r9]
 8013af2:	0c12      	lsrs	r2, r2, #16
 8013af4:	0c3f      	lsrs	r7, r7, #16
 8013af6:	fb0a 7202 	mla	r2, sl, r2, r7
 8013afa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013afe:	b29b      	uxth	r3, r3
 8013b00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013b04:	4565      	cmp	r5, ip
 8013b06:	f849 3b04 	str.w	r3, [r9], #4
 8013b0a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013b0e:	d8e4      	bhi.n	8013ada <__multiply+0xaa>
 8013b10:	9b01      	ldr	r3, [sp, #4]
 8013b12:	50e7      	str	r7, [r4, r3]
 8013b14:	9b03      	ldr	r3, [sp, #12]
 8013b16:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013b1a:	3104      	adds	r1, #4
 8013b1c:	f1b9 0f00 	cmp.w	r9, #0
 8013b20:	d020      	beq.n	8013b64 <__multiply+0x134>
 8013b22:	6823      	ldr	r3, [r4, #0]
 8013b24:	4647      	mov	r7, r8
 8013b26:	46a4      	mov	ip, r4
 8013b28:	f04f 0a00 	mov.w	sl, #0
 8013b2c:	f8b7 b000 	ldrh.w	fp, [r7]
 8013b30:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013b34:	fb09 220b 	mla	r2, r9, fp, r2
 8013b38:	4452      	add	r2, sl
 8013b3a:	b29b      	uxth	r3, r3
 8013b3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013b40:	f84c 3b04 	str.w	r3, [ip], #4
 8013b44:	f857 3b04 	ldr.w	r3, [r7], #4
 8013b48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013b4c:	f8bc 3000 	ldrh.w	r3, [ip]
 8013b50:	fb09 330a 	mla	r3, r9, sl, r3
 8013b54:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013b58:	42bd      	cmp	r5, r7
 8013b5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013b5e:	d8e5      	bhi.n	8013b2c <__multiply+0xfc>
 8013b60:	9a01      	ldr	r2, [sp, #4]
 8013b62:	50a3      	str	r3, [r4, r2]
 8013b64:	3404      	adds	r4, #4
 8013b66:	e79f      	b.n	8013aa8 <__multiply+0x78>
 8013b68:	3e01      	subs	r6, #1
 8013b6a:	e7a1      	b.n	8013ab0 <__multiply+0x80>
 8013b6c:	08016929 	.word	0x08016929
 8013b70:	0801693a 	.word	0x0801693a

08013b74 <__pow5mult>:
 8013b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b78:	4615      	mov	r5, r2
 8013b7a:	f012 0203 	ands.w	r2, r2, #3
 8013b7e:	4607      	mov	r7, r0
 8013b80:	460e      	mov	r6, r1
 8013b82:	d007      	beq.n	8013b94 <__pow5mult+0x20>
 8013b84:	4c25      	ldr	r4, [pc, #148]	@ (8013c1c <__pow5mult+0xa8>)
 8013b86:	3a01      	subs	r2, #1
 8013b88:	2300      	movs	r3, #0
 8013b8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013b8e:	f7ff fe5d 	bl	801384c <__multadd>
 8013b92:	4606      	mov	r6, r0
 8013b94:	10ad      	asrs	r5, r5, #2
 8013b96:	d03d      	beq.n	8013c14 <__pow5mult+0xa0>
 8013b98:	69fc      	ldr	r4, [r7, #28]
 8013b9a:	b97c      	cbnz	r4, 8013bbc <__pow5mult+0x48>
 8013b9c:	2010      	movs	r0, #16
 8013b9e:	f7ff fd3d 	bl	801361c <malloc>
 8013ba2:	4602      	mov	r2, r0
 8013ba4:	61f8      	str	r0, [r7, #28]
 8013ba6:	b928      	cbnz	r0, 8013bb4 <__pow5mult+0x40>
 8013ba8:	4b1d      	ldr	r3, [pc, #116]	@ (8013c20 <__pow5mult+0xac>)
 8013baa:	481e      	ldr	r0, [pc, #120]	@ (8013c24 <__pow5mult+0xb0>)
 8013bac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013bb0:	f001 fd26 	bl	8015600 <__assert_func>
 8013bb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013bb8:	6004      	str	r4, [r0, #0]
 8013bba:	60c4      	str	r4, [r0, #12]
 8013bbc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013bc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013bc4:	b94c      	cbnz	r4, 8013bda <__pow5mult+0x66>
 8013bc6:	f240 2171 	movw	r1, #625	@ 0x271
 8013bca:	4638      	mov	r0, r7
 8013bcc:	f7ff ff1a 	bl	8013a04 <__i2b>
 8013bd0:	2300      	movs	r3, #0
 8013bd2:	f8c8 0008 	str.w	r0, [r8, #8]
 8013bd6:	4604      	mov	r4, r0
 8013bd8:	6003      	str	r3, [r0, #0]
 8013bda:	f04f 0900 	mov.w	r9, #0
 8013bde:	07eb      	lsls	r3, r5, #31
 8013be0:	d50a      	bpl.n	8013bf8 <__pow5mult+0x84>
 8013be2:	4631      	mov	r1, r6
 8013be4:	4622      	mov	r2, r4
 8013be6:	4638      	mov	r0, r7
 8013be8:	f7ff ff22 	bl	8013a30 <__multiply>
 8013bec:	4631      	mov	r1, r6
 8013bee:	4680      	mov	r8, r0
 8013bf0:	4638      	mov	r0, r7
 8013bf2:	f7ff fe09 	bl	8013808 <_Bfree>
 8013bf6:	4646      	mov	r6, r8
 8013bf8:	106d      	asrs	r5, r5, #1
 8013bfa:	d00b      	beq.n	8013c14 <__pow5mult+0xa0>
 8013bfc:	6820      	ldr	r0, [r4, #0]
 8013bfe:	b938      	cbnz	r0, 8013c10 <__pow5mult+0x9c>
 8013c00:	4622      	mov	r2, r4
 8013c02:	4621      	mov	r1, r4
 8013c04:	4638      	mov	r0, r7
 8013c06:	f7ff ff13 	bl	8013a30 <__multiply>
 8013c0a:	6020      	str	r0, [r4, #0]
 8013c0c:	f8c0 9000 	str.w	r9, [r0]
 8013c10:	4604      	mov	r4, r0
 8013c12:	e7e4      	b.n	8013bde <__pow5mult+0x6a>
 8013c14:	4630      	mov	r0, r6
 8013c16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013c1a:	bf00      	nop
 8013c1c:	08016a4c 	.word	0x08016a4c
 8013c20:	080168ba 	.word	0x080168ba
 8013c24:	0801693a 	.word	0x0801693a

08013c28 <__lshift>:
 8013c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013c2c:	460c      	mov	r4, r1
 8013c2e:	6849      	ldr	r1, [r1, #4]
 8013c30:	6923      	ldr	r3, [r4, #16]
 8013c32:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013c36:	68a3      	ldr	r3, [r4, #8]
 8013c38:	4607      	mov	r7, r0
 8013c3a:	4691      	mov	r9, r2
 8013c3c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013c40:	f108 0601 	add.w	r6, r8, #1
 8013c44:	42b3      	cmp	r3, r6
 8013c46:	db0b      	blt.n	8013c60 <__lshift+0x38>
 8013c48:	4638      	mov	r0, r7
 8013c4a:	f7ff fd9d 	bl	8013788 <_Balloc>
 8013c4e:	4605      	mov	r5, r0
 8013c50:	b948      	cbnz	r0, 8013c66 <__lshift+0x3e>
 8013c52:	4602      	mov	r2, r0
 8013c54:	4b28      	ldr	r3, [pc, #160]	@ (8013cf8 <__lshift+0xd0>)
 8013c56:	4829      	ldr	r0, [pc, #164]	@ (8013cfc <__lshift+0xd4>)
 8013c58:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013c5c:	f001 fcd0 	bl	8015600 <__assert_func>
 8013c60:	3101      	adds	r1, #1
 8013c62:	005b      	lsls	r3, r3, #1
 8013c64:	e7ee      	b.n	8013c44 <__lshift+0x1c>
 8013c66:	2300      	movs	r3, #0
 8013c68:	f100 0114 	add.w	r1, r0, #20
 8013c6c:	f100 0210 	add.w	r2, r0, #16
 8013c70:	4618      	mov	r0, r3
 8013c72:	4553      	cmp	r3, sl
 8013c74:	db33      	blt.n	8013cde <__lshift+0xb6>
 8013c76:	6920      	ldr	r0, [r4, #16]
 8013c78:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013c7c:	f104 0314 	add.w	r3, r4, #20
 8013c80:	f019 091f 	ands.w	r9, r9, #31
 8013c84:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013c88:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013c8c:	d02b      	beq.n	8013ce6 <__lshift+0xbe>
 8013c8e:	f1c9 0e20 	rsb	lr, r9, #32
 8013c92:	468a      	mov	sl, r1
 8013c94:	2200      	movs	r2, #0
 8013c96:	6818      	ldr	r0, [r3, #0]
 8013c98:	fa00 f009 	lsl.w	r0, r0, r9
 8013c9c:	4310      	orrs	r0, r2
 8013c9e:	f84a 0b04 	str.w	r0, [sl], #4
 8013ca2:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ca6:	459c      	cmp	ip, r3
 8013ca8:	fa22 f20e 	lsr.w	r2, r2, lr
 8013cac:	d8f3      	bhi.n	8013c96 <__lshift+0x6e>
 8013cae:	ebac 0304 	sub.w	r3, ip, r4
 8013cb2:	3b15      	subs	r3, #21
 8013cb4:	f023 0303 	bic.w	r3, r3, #3
 8013cb8:	3304      	adds	r3, #4
 8013cba:	f104 0015 	add.w	r0, r4, #21
 8013cbe:	4560      	cmp	r0, ip
 8013cc0:	bf88      	it	hi
 8013cc2:	2304      	movhi	r3, #4
 8013cc4:	50ca      	str	r2, [r1, r3]
 8013cc6:	b10a      	cbz	r2, 8013ccc <__lshift+0xa4>
 8013cc8:	f108 0602 	add.w	r6, r8, #2
 8013ccc:	3e01      	subs	r6, #1
 8013cce:	4638      	mov	r0, r7
 8013cd0:	612e      	str	r6, [r5, #16]
 8013cd2:	4621      	mov	r1, r4
 8013cd4:	f7ff fd98 	bl	8013808 <_Bfree>
 8013cd8:	4628      	mov	r0, r5
 8013cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013cde:	f842 0f04 	str.w	r0, [r2, #4]!
 8013ce2:	3301      	adds	r3, #1
 8013ce4:	e7c5      	b.n	8013c72 <__lshift+0x4a>
 8013ce6:	3904      	subs	r1, #4
 8013ce8:	f853 2b04 	ldr.w	r2, [r3], #4
 8013cec:	f841 2f04 	str.w	r2, [r1, #4]!
 8013cf0:	459c      	cmp	ip, r3
 8013cf2:	d8f9      	bhi.n	8013ce8 <__lshift+0xc0>
 8013cf4:	e7ea      	b.n	8013ccc <__lshift+0xa4>
 8013cf6:	bf00      	nop
 8013cf8:	08016929 	.word	0x08016929
 8013cfc:	0801693a 	.word	0x0801693a

08013d00 <__mcmp>:
 8013d00:	690a      	ldr	r2, [r1, #16]
 8013d02:	4603      	mov	r3, r0
 8013d04:	6900      	ldr	r0, [r0, #16]
 8013d06:	1a80      	subs	r0, r0, r2
 8013d08:	b530      	push	{r4, r5, lr}
 8013d0a:	d10e      	bne.n	8013d2a <__mcmp+0x2a>
 8013d0c:	3314      	adds	r3, #20
 8013d0e:	3114      	adds	r1, #20
 8013d10:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013d14:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013d18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013d1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013d20:	4295      	cmp	r5, r2
 8013d22:	d003      	beq.n	8013d2c <__mcmp+0x2c>
 8013d24:	d205      	bcs.n	8013d32 <__mcmp+0x32>
 8013d26:	f04f 30ff 	mov.w	r0, #4294967295
 8013d2a:	bd30      	pop	{r4, r5, pc}
 8013d2c:	42a3      	cmp	r3, r4
 8013d2e:	d3f3      	bcc.n	8013d18 <__mcmp+0x18>
 8013d30:	e7fb      	b.n	8013d2a <__mcmp+0x2a>
 8013d32:	2001      	movs	r0, #1
 8013d34:	e7f9      	b.n	8013d2a <__mcmp+0x2a>
	...

08013d38 <__mdiff>:
 8013d38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d3c:	4689      	mov	r9, r1
 8013d3e:	4606      	mov	r6, r0
 8013d40:	4611      	mov	r1, r2
 8013d42:	4648      	mov	r0, r9
 8013d44:	4614      	mov	r4, r2
 8013d46:	f7ff ffdb 	bl	8013d00 <__mcmp>
 8013d4a:	1e05      	subs	r5, r0, #0
 8013d4c:	d112      	bne.n	8013d74 <__mdiff+0x3c>
 8013d4e:	4629      	mov	r1, r5
 8013d50:	4630      	mov	r0, r6
 8013d52:	f7ff fd19 	bl	8013788 <_Balloc>
 8013d56:	4602      	mov	r2, r0
 8013d58:	b928      	cbnz	r0, 8013d66 <__mdiff+0x2e>
 8013d5a:	4b3f      	ldr	r3, [pc, #252]	@ (8013e58 <__mdiff+0x120>)
 8013d5c:	f240 2137 	movw	r1, #567	@ 0x237
 8013d60:	483e      	ldr	r0, [pc, #248]	@ (8013e5c <__mdiff+0x124>)
 8013d62:	f001 fc4d 	bl	8015600 <__assert_func>
 8013d66:	2301      	movs	r3, #1
 8013d68:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013d6c:	4610      	mov	r0, r2
 8013d6e:	b003      	add	sp, #12
 8013d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d74:	bfbc      	itt	lt
 8013d76:	464b      	movlt	r3, r9
 8013d78:	46a1      	movlt	r9, r4
 8013d7a:	4630      	mov	r0, r6
 8013d7c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013d80:	bfba      	itte	lt
 8013d82:	461c      	movlt	r4, r3
 8013d84:	2501      	movlt	r5, #1
 8013d86:	2500      	movge	r5, #0
 8013d88:	f7ff fcfe 	bl	8013788 <_Balloc>
 8013d8c:	4602      	mov	r2, r0
 8013d8e:	b918      	cbnz	r0, 8013d98 <__mdiff+0x60>
 8013d90:	4b31      	ldr	r3, [pc, #196]	@ (8013e58 <__mdiff+0x120>)
 8013d92:	f240 2145 	movw	r1, #581	@ 0x245
 8013d96:	e7e3      	b.n	8013d60 <__mdiff+0x28>
 8013d98:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013d9c:	6926      	ldr	r6, [r4, #16]
 8013d9e:	60c5      	str	r5, [r0, #12]
 8013da0:	f109 0310 	add.w	r3, r9, #16
 8013da4:	f109 0514 	add.w	r5, r9, #20
 8013da8:	f104 0e14 	add.w	lr, r4, #20
 8013dac:	f100 0b14 	add.w	fp, r0, #20
 8013db0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013db4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013db8:	9301      	str	r3, [sp, #4]
 8013dba:	46d9      	mov	r9, fp
 8013dbc:	f04f 0c00 	mov.w	ip, #0
 8013dc0:	9b01      	ldr	r3, [sp, #4]
 8013dc2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013dc6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013dca:	9301      	str	r3, [sp, #4]
 8013dcc:	fa1f f38a 	uxth.w	r3, sl
 8013dd0:	4619      	mov	r1, r3
 8013dd2:	b283      	uxth	r3, r0
 8013dd4:	1acb      	subs	r3, r1, r3
 8013dd6:	0c00      	lsrs	r0, r0, #16
 8013dd8:	4463      	add	r3, ip
 8013dda:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013dde:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013de2:	b29b      	uxth	r3, r3
 8013de4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013de8:	4576      	cmp	r6, lr
 8013dea:	f849 3b04 	str.w	r3, [r9], #4
 8013dee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013df2:	d8e5      	bhi.n	8013dc0 <__mdiff+0x88>
 8013df4:	1b33      	subs	r3, r6, r4
 8013df6:	3b15      	subs	r3, #21
 8013df8:	f023 0303 	bic.w	r3, r3, #3
 8013dfc:	3415      	adds	r4, #21
 8013dfe:	3304      	adds	r3, #4
 8013e00:	42a6      	cmp	r6, r4
 8013e02:	bf38      	it	cc
 8013e04:	2304      	movcc	r3, #4
 8013e06:	441d      	add	r5, r3
 8013e08:	445b      	add	r3, fp
 8013e0a:	461e      	mov	r6, r3
 8013e0c:	462c      	mov	r4, r5
 8013e0e:	4544      	cmp	r4, r8
 8013e10:	d30e      	bcc.n	8013e30 <__mdiff+0xf8>
 8013e12:	f108 0103 	add.w	r1, r8, #3
 8013e16:	1b49      	subs	r1, r1, r5
 8013e18:	f021 0103 	bic.w	r1, r1, #3
 8013e1c:	3d03      	subs	r5, #3
 8013e1e:	45a8      	cmp	r8, r5
 8013e20:	bf38      	it	cc
 8013e22:	2100      	movcc	r1, #0
 8013e24:	440b      	add	r3, r1
 8013e26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013e2a:	b191      	cbz	r1, 8013e52 <__mdiff+0x11a>
 8013e2c:	6117      	str	r7, [r2, #16]
 8013e2e:	e79d      	b.n	8013d6c <__mdiff+0x34>
 8013e30:	f854 1b04 	ldr.w	r1, [r4], #4
 8013e34:	46e6      	mov	lr, ip
 8013e36:	0c08      	lsrs	r0, r1, #16
 8013e38:	fa1c fc81 	uxtah	ip, ip, r1
 8013e3c:	4471      	add	r1, lr
 8013e3e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013e42:	b289      	uxth	r1, r1
 8013e44:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013e48:	f846 1b04 	str.w	r1, [r6], #4
 8013e4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013e50:	e7dd      	b.n	8013e0e <__mdiff+0xd6>
 8013e52:	3f01      	subs	r7, #1
 8013e54:	e7e7      	b.n	8013e26 <__mdiff+0xee>
 8013e56:	bf00      	nop
 8013e58:	08016929 	.word	0x08016929
 8013e5c:	0801693a 	.word	0x0801693a

08013e60 <__ulp>:
 8013e60:	b082      	sub	sp, #8
 8013e62:	ed8d 0b00 	vstr	d0, [sp]
 8013e66:	9a01      	ldr	r2, [sp, #4]
 8013e68:	4b0f      	ldr	r3, [pc, #60]	@ (8013ea8 <__ulp+0x48>)
 8013e6a:	4013      	ands	r3, r2
 8013e6c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	dc08      	bgt.n	8013e86 <__ulp+0x26>
 8013e74:	425b      	negs	r3, r3
 8013e76:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8013e7a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013e7e:	da04      	bge.n	8013e8a <__ulp+0x2a>
 8013e80:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013e84:	4113      	asrs	r3, r2
 8013e86:	2200      	movs	r2, #0
 8013e88:	e008      	b.n	8013e9c <__ulp+0x3c>
 8013e8a:	f1a2 0314 	sub.w	r3, r2, #20
 8013e8e:	2b1e      	cmp	r3, #30
 8013e90:	bfda      	itte	le
 8013e92:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8013e96:	40da      	lsrle	r2, r3
 8013e98:	2201      	movgt	r2, #1
 8013e9a:	2300      	movs	r3, #0
 8013e9c:	4619      	mov	r1, r3
 8013e9e:	4610      	mov	r0, r2
 8013ea0:	ec41 0b10 	vmov	d0, r0, r1
 8013ea4:	b002      	add	sp, #8
 8013ea6:	4770      	bx	lr
 8013ea8:	7ff00000 	.word	0x7ff00000

08013eac <__b2d>:
 8013eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013eb0:	6906      	ldr	r6, [r0, #16]
 8013eb2:	f100 0814 	add.w	r8, r0, #20
 8013eb6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013eba:	1f37      	subs	r7, r6, #4
 8013ebc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013ec0:	4610      	mov	r0, r2
 8013ec2:	f7ff fd53 	bl	801396c <__hi0bits>
 8013ec6:	f1c0 0320 	rsb	r3, r0, #32
 8013eca:	280a      	cmp	r0, #10
 8013ecc:	600b      	str	r3, [r1, #0]
 8013ece:	491b      	ldr	r1, [pc, #108]	@ (8013f3c <__b2d+0x90>)
 8013ed0:	dc15      	bgt.n	8013efe <__b2d+0x52>
 8013ed2:	f1c0 0c0b 	rsb	ip, r0, #11
 8013ed6:	fa22 f30c 	lsr.w	r3, r2, ip
 8013eda:	45b8      	cmp	r8, r7
 8013edc:	ea43 0501 	orr.w	r5, r3, r1
 8013ee0:	bf34      	ite	cc
 8013ee2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013ee6:	2300      	movcs	r3, #0
 8013ee8:	3015      	adds	r0, #21
 8013eea:	fa02 f000 	lsl.w	r0, r2, r0
 8013eee:	fa23 f30c 	lsr.w	r3, r3, ip
 8013ef2:	4303      	orrs	r3, r0
 8013ef4:	461c      	mov	r4, r3
 8013ef6:	ec45 4b10 	vmov	d0, r4, r5
 8013efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013efe:	45b8      	cmp	r8, r7
 8013f00:	bf3a      	itte	cc
 8013f02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013f06:	f1a6 0708 	subcc.w	r7, r6, #8
 8013f0a:	2300      	movcs	r3, #0
 8013f0c:	380b      	subs	r0, #11
 8013f0e:	d012      	beq.n	8013f36 <__b2d+0x8a>
 8013f10:	f1c0 0120 	rsb	r1, r0, #32
 8013f14:	fa23 f401 	lsr.w	r4, r3, r1
 8013f18:	4082      	lsls	r2, r0
 8013f1a:	4322      	orrs	r2, r4
 8013f1c:	4547      	cmp	r7, r8
 8013f1e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8013f22:	bf8c      	ite	hi
 8013f24:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013f28:	2200      	movls	r2, #0
 8013f2a:	4083      	lsls	r3, r0
 8013f2c:	40ca      	lsrs	r2, r1
 8013f2e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8013f32:	4313      	orrs	r3, r2
 8013f34:	e7de      	b.n	8013ef4 <__b2d+0x48>
 8013f36:	ea42 0501 	orr.w	r5, r2, r1
 8013f3a:	e7db      	b.n	8013ef4 <__b2d+0x48>
 8013f3c:	3ff00000 	.word	0x3ff00000

08013f40 <__d2b>:
 8013f40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013f44:	460f      	mov	r7, r1
 8013f46:	2101      	movs	r1, #1
 8013f48:	ec59 8b10 	vmov	r8, r9, d0
 8013f4c:	4616      	mov	r6, r2
 8013f4e:	f7ff fc1b 	bl	8013788 <_Balloc>
 8013f52:	4604      	mov	r4, r0
 8013f54:	b930      	cbnz	r0, 8013f64 <__d2b+0x24>
 8013f56:	4602      	mov	r2, r0
 8013f58:	4b23      	ldr	r3, [pc, #140]	@ (8013fe8 <__d2b+0xa8>)
 8013f5a:	4824      	ldr	r0, [pc, #144]	@ (8013fec <__d2b+0xac>)
 8013f5c:	f240 310f 	movw	r1, #783	@ 0x30f
 8013f60:	f001 fb4e 	bl	8015600 <__assert_func>
 8013f64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013f68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013f6c:	b10d      	cbz	r5, 8013f72 <__d2b+0x32>
 8013f6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013f72:	9301      	str	r3, [sp, #4]
 8013f74:	f1b8 0300 	subs.w	r3, r8, #0
 8013f78:	d023      	beq.n	8013fc2 <__d2b+0x82>
 8013f7a:	4668      	mov	r0, sp
 8013f7c:	9300      	str	r3, [sp, #0]
 8013f7e:	f7ff fd14 	bl	80139aa <__lo0bits>
 8013f82:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013f86:	b1d0      	cbz	r0, 8013fbe <__d2b+0x7e>
 8013f88:	f1c0 0320 	rsb	r3, r0, #32
 8013f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8013f90:	430b      	orrs	r3, r1
 8013f92:	40c2      	lsrs	r2, r0
 8013f94:	6163      	str	r3, [r4, #20]
 8013f96:	9201      	str	r2, [sp, #4]
 8013f98:	9b01      	ldr	r3, [sp, #4]
 8013f9a:	61a3      	str	r3, [r4, #24]
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	bf0c      	ite	eq
 8013fa0:	2201      	moveq	r2, #1
 8013fa2:	2202      	movne	r2, #2
 8013fa4:	6122      	str	r2, [r4, #16]
 8013fa6:	b1a5      	cbz	r5, 8013fd2 <__d2b+0x92>
 8013fa8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013fac:	4405      	add	r5, r0
 8013fae:	603d      	str	r5, [r7, #0]
 8013fb0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013fb4:	6030      	str	r0, [r6, #0]
 8013fb6:	4620      	mov	r0, r4
 8013fb8:	b003      	add	sp, #12
 8013fba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013fbe:	6161      	str	r1, [r4, #20]
 8013fc0:	e7ea      	b.n	8013f98 <__d2b+0x58>
 8013fc2:	a801      	add	r0, sp, #4
 8013fc4:	f7ff fcf1 	bl	80139aa <__lo0bits>
 8013fc8:	9b01      	ldr	r3, [sp, #4]
 8013fca:	6163      	str	r3, [r4, #20]
 8013fcc:	3020      	adds	r0, #32
 8013fce:	2201      	movs	r2, #1
 8013fd0:	e7e8      	b.n	8013fa4 <__d2b+0x64>
 8013fd2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013fd6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013fda:	6038      	str	r0, [r7, #0]
 8013fdc:	6918      	ldr	r0, [r3, #16]
 8013fde:	f7ff fcc5 	bl	801396c <__hi0bits>
 8013fe2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013fe6:	e7e5      	b.n	8013fb4 <__d2b+0x74>
 8013fe8:	08016929 	.word	0x08016929
 8013fec:	0801693a 	.word	0x0801693a

08013ff0 <__ratio>:
 8013ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ff4:	b085      	sub	sp, #20
 8013ff6:	e9cd 1000 	strd	r1, r0, [sp]
 8013ffa:	a902      	add	r1, sp, #8
 8013ffc:	f7ff ff56 	bl	8013eac <__b2d>
 8014000:	9800      	ldr	r0, [sp, #0]
 8014002:	a903      	add	r1, sp, #12
 8014004:	ec55 4b10 	vmov	r4, r5, d0
 8014008:	f7ff ff50 	bl	8013eac <__b2d>
 801400c:	9b01      	ldr	r3, [sp, #4]
 801400e:	6919      	ldr	r1, [r3, #16]
 8014010:	9b00      	ldr	r3, [sp, #0]
 8014012:	691b      	ldr	r3, [r3, #16]
 8014014:	1ac9      	subs	r1, r1, r3
 8014016:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801401a:	1a9b      	subs	r3, r3, r2
 801401c:	ec5b ab10 	vmov	sl, fp, d0
 8014020:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8014024:	2b00      	cmp	r3, #0
 8014026:	bfce      	itee	gt
 8014028:	462a      	movgt	r2, r5
 801402a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801402e:	465a      	movle	r2, fp
 8014030:	462f      	mov	r7, r5
 8014032:	46d9      	mov	r9, fp
 8014034:	bfcc      	ite	gt
 8014036:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801403a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801403e:	464b      	mov	r3, r9
 8014040:	4652      	mov	r2, sl
 8014042:	4620      	mov	r0, r4
 8014044:	4639      	mov	r1, r7
 8014046:	f7ec fc29 	bl	800089c <__aeabi_ddiv>
 801404a:	ec41 0b10 	vmov	d0, r0, r1
 801404e:	b005      	add	sp, #20
 8014050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014054 <__copybits>:
 8014054:	3901      	subs	r1, #1
 8014056:	b570      	push	{r4, r5, r6, lr}
 8014058:	1149      	asrs	r1, r1, #5
 801405a:	6914      	ldr	r4, [r2, #16]
 801405c:	3101      	adds	r1, #1
 801405e:	f102 0314 	add.w	r3, r2, #20
 8014062:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014066:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801406a:	1f05      	subs	r5, r0, #4
 801406c:	42a3      	cmp	r3, r4
 801406e:	d30c      	bcc.n	801408a <__copybits+0x36>
 8014070:	1aa3      	subs	r3, r4, r2
 8014072:	3b11      	subs	r3, #17
 8014074:	f023 0303 	bic.w	r3, r3, #3
 8014078:	3211      	adds	r2, #17
 801407a:	42a2      	cmp	r2, r4
 801407c:	bf88      	it	hi
 801407e:	2300      	movhi	r3, #0
 8014080:	4418      	add	r0, r3
 8014082:	2300      	movs	r3, #0
 8014084:	4288      	cmp	r0, r1
 8014086:	d305      	bcc.n	8014094 <__copybits+0x40>
 8014088:	bd70      	pop	{r4, r5, r6, pc}
 801408a:	f853 6b04 	ldr.w	r6, [r3], #4
 801408e:	f845 6f04 	str.w	r6, [r5, #4]!
 8014092:	e7eb      	b.n	801406c <__copybits+0x18>
 8014094:	f840 3b04 	str.w	r3, [r0], #4
 8014098:	e7f4      	b.n	8014084 <__copybits+0x30>

0801409a <__any_on>:
 801409a:	f100 0214 	add.w	r2, r0, #20
 801409e:	6900      	ldr	r0, [r0, #16]
 80140a0:	114b      	asrs	r3, r1, #5
 80140a2:	4298      	cmp	r0, r3
 80140a4:	b510      	push	{r4, lr}
 80140a6:	db11      	blt.n	80140cc <__any_on+0x32>
 80140a8:	dd0a      	ble.n	80140c0 <__any_on+0x26>
 80140aa:	f011 011f 	ands.w	r1, r1, #31
 80140ae:	d007      	beq.n	80140c0 <__any_on+0x26>
 80140b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80140b4:	fa24 f001 	lsr.w	r0, r4, r1
 80140b8:	fa00 f101 	lsl.w	r1, r0, r1
 80140bc:	428c      	cmp	r4, r1
 80140be:	d10b      	bne.n	80140d8 <__any_on+0x3e>
 80140c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80140c4:	4293      	cmp	r3, r2
 80140c6:	d803      	bhi.n	80140d0 <__any_on+0x36>
 80140c8:	2000      	movs	r0, #0
 80140ca:	bd10      	pop	{r4, pc}
 80140cc:	4603      	mov	r3, r0
 80140ce:	e7f7      	b.n	80140c0 <__any_on+0x26>
 80140d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80140d4:	2900      	cmp	r1, #0
 80140d6:	d0f5      	beq.n	80140c4 <__any_on+0x2a>
 80140d8:	2001      	movs	r0, #1
 80140da:	e7f6      	b.n	80140ca <__any_on+0x30>

080140dc <sulp>:
 80140dc:	b570      	push	{r4, r5, r6, lr}
 80140de:	4604      	mov	r4, r0
 80140e0:	460d      	mov	r5, r1
 80140e2:	ec45 4b10 	vmov	d0, r4, r5
 80140e6:	4616      	mov	r6, r2
 80140e8:	f7ff feba 	bl	8013e60 <__ulp>
 80140ec:	ec51 0b10 	vmov	r0, r1, d0
 80140f0:	b17e      	cbz	r6, 8014112 <sulp+0x36>
 80140f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80140f6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	dd09      	ble.n	8014112 <sulp+0x36>
 80140fe:	051b      	lsls	r3, r3, #20
 8014100:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8014104:	2400      	movs	r4, #0
 8014106:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801410a:	4622      	mov	r2, r4
 801410c:	462b      	mov	r3, r5
 801410e:	f7ec fa9b 	bl	8000648 <__aeabi_dmul>
 8014112:	ec41 0b10 	vmov	d0, r0, r1
 8014116:	bd70      	pop	{r4, r5, r6, pc}

08014118 <_strtod_l>:
 8014118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801411c:	b09f      	sub	sp, #124	@ 0x7c
 801411e:	460c      	mov	r4, r1
 8014120:	9217      	str	r2, [sp, #92]	@ 0x5c
 8014122:	2200      	movs	r2, #0
 8014124:	921a      	str	r2, [sp, #104]	@ 0x68
 8014126:	9005      	str	r0, [sp, #20]
 8014128:	f04f 0a00 	mov.w	sl, #0
 801412c:	f04f 0b00 	mov.w	fp, #0
 8014130:	460a      	mov	r2, r1
 8014132:	9219      	str	r2, [sp, #100]	@ 0x64
 8014134:	7811      	ldrb	r1, [r2, #0]
 8014136:	292b      	cmp	r1, #43	@ 0x2b
 8014138:	d04a      	beq.n	80141d0 <_strtod_l+0xb8>
 801413a:	d838      	bhi.n	80141ae <_strtod_l+0x96>
 801413c:	290d      	cmp	r1, #13
 801413e:	d832      	bhi.n	80141a6 <_strtod_l+0x8e>
 8014140:	2908      	cmp	r1, #8
 8014142:	d832      	bhi.n	80141aa <_strtod_l+0x92>
 8014144:	2900      	cmp	r1, #0
 8014146:	d03b      	beq.n	80141c0 <_strtod_l+0xa8>
 8014148:	2200      	movs	r2, #0
 801414a:	920e      	str	r2, [sp, #56]	@ 0x38
 801414c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801414e:	782a      	ldrb	r2, [r5, #0]
 8014150:	2a30      	cmp	r2, #48	@ 0x30
 8014152:	f040 80b2 	bne.w	80142ba <_strtod_l+0x1a2>
 8014156:	786a      	ldrb	r2, [r5, #1]
 8014158:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801415c:	2a58      	cmp	r2, #88	@ 0x58
 801415e:	d16e      	bne.n	801423e <_strtod_l+0x126>
 8014160:	9302      	str	r3, [sp, #8]
 8014162:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014164:	9301      	str	r3, [sp, #4]
 8014166:	ab1a      	add	r3, sp, #104	@ 0x68
 8014168:	9300      	str	r3, [sp, #0]
 801416a:	4a8f      	ldr	r2, [pc, #572]	@ (80143a8 <_strtod_l+0x290>)
 801416c:	9805      	ldr	r0, [sp, #20]
 801416e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8014170:	a919      	add	r1, sp, #100	@ 0x64
 8014172:	f001 fadf 	bl	8015734 <__gethex>
 8014176:	f010 060f 	ands.w	r6, r0, #15
 801417a:	4604      	mov	r4, r0
 801417c:	d005      	beq.n	801418a <_strtod_l+0x72>
 801417e:	2e06      	cmp	r6, #6
 8014180:	d128      	bne.n	80141d4 <_strtod_l+0xbc>
 8014182:	3501      	adds	r5, #1
 8014184:	2300      	movs	r3, #0
 8014186:	9519      	str	r5, [sp, #100]	@ 0x64
 8014188:	930e      	str	r3, [sp, #56]	@ 0x38
 801418a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801418c:	2b00      	cmp	r3, #0
 801418e:	f040 858e 	bne.w	8014cae <_strtod_l+0xb96>
 8014192:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014194:	b1cb      	cbz	r3, 80141ca <_strtod_l+0xb2>
 8014196:	4652      	mov	r2, sl
 8014198:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801419c:	ec43 2b10 	vmov	d0, r2, r3
 80141a0:	b01f      	add	sp, #124	@ 0x7c
 80141a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141a6:	2920      	cmp	r1, #32
 80141a8:	d1ce      	bne.n	8014148 <_strtod_l+0x30>
 80141aa:	3201      	adds	r2, #1
 80141ac:	e7c1      	b.n	8014132 <_strtod_l+0x1a>
 80141ae:	292d      	cmp	r1, #45	@ 0x2d
 80141b0:	d1ca      	bne.n	8014148 <_strtod_l+0x30>
 80141b2:	2101      	movs	r1, #1
 80141b4:	910e      	str	r1, [sp, #56]	@ 0x38
 80141b6:	1c51      	adds	r1, r2, #1
 80141b8:	9119      	str	r1, [sp, #100]	@ 0x64
 80141ba:	7852      	ldrb	r2, [r2, #1]
 80141bc:	2a00      	cmp	r2, #0
 80141be:	d1c5      	bne.n	801414c <_strtod_l+0x34>
 80141c0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80141c2:	9419      	str	r4, [sp, #100]	@ 0x64
 80141c4:	2b00      	cmp	r3, #0
 80141c6:	f040 8570 	bne.w	8014caa <_strtod_l+0xb92>
 80141ca:	4652      	mov	r2, sl
 80141cc:	465b      	mov	r3, fp
 80141ce:	e7e5      	b.n	801419c <_strtod_l+0x84>
 80141d0:	2100      	movs	r1, #0
 80141d2:	e7ef      	b.n	80141b4 <_strtod_l+0x9c>
 80141d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80141d6:	b13a      	cbz	r2, 80141e8 <_strtod_l+0xd0>
 80141d8:	2135      	movs	r1, #53	@ 0x35
 80141da:	a81c      	add	r0, sp, #112	@ 0x70
 80141dc:	f7ff ff3a 	bl	8014054 <__copybits>
 80141e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80141e2:	9805      	ldr	r0, [sp, #20]
 80141e4:	f7ff fb10 	bl	8013808 <_Bfree>
 80141e8:	3e01      	subs	r6, #1
 80141ea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80141ec:	2e04      	cmp	r6, #4
 80141ee:	d806      	bhi.n	80141fe <_strtod_l+0xe6>
 80141f0:	e8df f006 	tbb	[pc, r6]
 80141f4:	201d0314 	.word	0x201d0314
 80141f8:	14          	.byte	0x14
 80141f9:	00          	.byte	0x00
 80141fa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80141fe:	05e1      	lsls	r1, r4, #23
 8014200:	bf48      	it	mi
 8014202:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8014206:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801420a:	0d1b      	lsrs	r3, r3, #20
 801420c:	051b      	lsls	r3, r3, #20
 801420e:	2b00      	cmp	r3, #0
 8014210:	d1bb      	bne.n	801418a <_strtod_l+0x72>
 8014212:	f7fe fb1f 	bl	8012854 <__errno>
 8014216:	2322      	movs	r3, #34	@ 0x22
 8014218:	6003      	str	r3, [r0, #0]
 801421a:	e7b6      	b.n	801418a <_strtod_l+0x72>
 801421c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8014220:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014224:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8014228:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801422c:	e7e7      	b.n	80141fe <_strtod_l+0xe6>
 801422e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80143b0 <_strtod_l+0x298>
 8014232:	e7e4      	b.n	80141fe <_strtod_l+0xe6>
 8014234:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8014238:	f04f 3aff 	mov.w	sl, #4294967295
 801423c:	e7df      	b.n	80141fe <_strtod_l+0xe6>
 801423e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014240:	1c5a      	adds	r2, r3, #1
 8014242:	9219      	str	r2, [sp, #100]	@ 0x64
 8014244:	785b      	ldrb	r3, [r3, #1]
 8014246:	2b30      	cmp	r3, #48	@ 0x30
 8014248:	d0f9      	beq.n	801423e <_strtod_l+0x126>
 801424a:	2b00      	cmp	r3, #0
 801424c:	d09d      	beq.n	801418a <_strtod_l+0x72>
 801424e:	2301      	movs	r3, #1
 8014250:	2700      	movs	r7, #0
 8014252:	9308      	str	r3, [sp, #32]
 8014254:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014256:	930c      	str	r3, [sp, #48]	@ 0x30
 8014258:	970b      	str	r7, [sp, #44]	@ 0x2c
 801425a:	46b9      	mov	r9, r7
 801425c:	220a      	movs	r2, #10
 801425e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8014260:	7805      	ldrb	r5, [r0, #0]
 8014262:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8014266:	b2d9      	uxtb	r1, r3
 8014268:	2909      	cmp	r1, #9
 801426a:	d928      	bls.n	80142be <_strtod_l+0x1a6>
 801426c:	494f      	ldr	r1, [pc, #316]	@ (80143ac <_strtod_l+0x294>)
 801426e:	2201      	movs	r2, #1
 8014270:	f001 f97a 	bl	8015568 <strncmp>
 8014274:	2800      	cmp	r0, #0
 8014276:	d032      	beq.n	80142de <_strtod_l+0x1c6>
 8014278:	2000      	movs	r0, #0
 801427a:	462a      	mov	r2, r5
 801427c:	900a      	str	r0, [sp, #40]	@ 0x28
 801427e:	464d      	mov	r5, r9
 8014280:	4603      	mov	r3, r0
 8014282:	2a65      	cmp	r2, #101	@ 0x65
 8014284:	d001      	beq.n	801428a <_strtod_l+0x172>
 8014286:	2a45      	cmp	r2, #69	@ 0x45
 8014288:	d114      	bne.n	80142b4 <_strtod_l+0x19c>
 801428a:	b91d      	cbnz	r5, 8014294 <_strtod_l+0x17c>
 801428c:	9a08      	ldr	r2, [sp, #32]
 801428e:	4302      	orrs	r2, r0
 8014290:	d096      	beq.n	80141c0 <_strtod_l+0xa8>
 8014292:	2500      	movs	r5, #0
 8014294:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8014296:	1c62      	adds	r2, r4, #1
 8014298:	9219      	str	r2, [sp, #100]	@ 0x64
 801429a:	7862      	ldrb	r2, [r4, #1]
 801429c:	2a2b      	cmp	r2, #43	@ 0x2b
 801429e:	d07a      	beq.n	8014396 <_strtod_l+0x27e>
 80142a0:	2a2d      	cmp	r2, #45	@ 0x2d
 80142a2:	d07e      	beq.n	80143a2 <_strtod_l+0x28a>
 80142a4:	f04f 0c00 	mov.w	ip, #0
 80142a8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80142ac:	2909      	cmp	r1, #9
 80142ae:	f240 8085 	bls.w	80143bc <_strtod_l+0x2a4>
 80142b2:	9419      	str	r4, [sp, #100]	@ 0x64
 80142b4:	f04f 0800 	mov.w	r8, #0
 80142b8:	e0a5      	b.n	8014406 <_strtod_l+0x2ee>
 80142ba:	2300      	movs	r3, #0
 80142bc:	e7c8      	b.n	8014250 <_strtod_l+0x138>
 80142be:	f1b9 0f08 	cmp.w	r9, #8
 80142c2:	bfd8      	it	le
 80142c4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80142c6:	f100 0001 	add.w	r0, r0, #1
 80142ca:	bfda      	itte	le
 80142cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80142d0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80142d2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80142d6:	f109 0901 	add.w	r9, r9, #1
 80142da:	9019      	str	r0, [sp, #100]	@ 0x64
 80142dc:	e7bf      	b.n	801425e <_strtod_l+0x146>
 80142de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80142e0:	1c5a      	adds	r2, r3, #1
 80142e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80142e4:	785a      	ldrb	r2, [r3, #1]
 80142e6:	f1b9 0f00 	cmp.w	r9, #0
 80142ea:	d03b      	beq.n	8014364 <_strtod_l+0x24c>
 80142ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80142ee:	464d      	mov	r5, r9
 80142f0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80142f4:	2b09      	cmp	r3, #9
 80142f6:	d912      	bls.n	801431e <_strtod_l+0x206>
 80142f8:	2301      	movs	r3, #1
 80142fa:	e7c2      	b.n	8014282 <_strtod_l+0x16a>
 80142fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80142fe:	1c5a      	adds	r2, r3, #1
 8014300:	9219      	str	r2, [sp, #100]	@ 0x64
 8014302:	785a      	ldrb	r2, [r3, #1]
 8014304:	3001      	adds	r0, #1
 8014306:	2a30      	cmp	r2, #48	@ 0x30
 8014308:	d0f8      	beq.n	80142fc <_strtod_l+0x1e4>
 801430a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801430e:	2b08      	cmp	r3, #8
 8014310:	f200 84d2 	bhi.w	8014cb8 <_strtod_l+0xba0>
 8014314:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014316:	900a      	str	r0, [sp, #40]	@ 0x28
 8014318:	2000      	movs	r0, #0
 801431a:	930c      	str	r3, [sp, #48]	@ 0x30
 801431c:	4605      	mov	r5, r0
 801431e:	3a30      	subs	r2, #48	@ 0x30
 8014320:	f100 0301 	add.w	r3, r0, #1
 8014324:	d018      	beq.n	8014358 <_strtod_l+0x240>
 8014326:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8014328:	4419      	add	r1, r3
 801432a:	910a      	str	r1, [sp, #40]	@ 0x28
 801432c:	462e      	mov	r6, r5
 801432e:	f04f 0e0a 	mov.w	lr, #10
 8014332:	1c71      	adds	r1, r6, #1
 8014334:	eba1 0c05 	sub.w	ip, r1, r5
 8014338:	4563      	cmp	r3, ip
 801433a:	dc15      	bgt.n	8014368 <_strtod_l+0x250>
 801433c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8014340:	182b      	adds	r3, r5, r0
 8014342:	2b08      	cmp	r3, #8
 8014344:	f105 0501 	add.w	r5, r5, #1
 8014348:	4405      	add	r5, r0
 801434a:	dc1a      	bgt.n	8014382 <_strtod_l+0x26a>
 801434c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801434e:	230a      	movs	r3, #10
 8014350:	fb03 2301 	mla	r3, r3, r1, r2
 8014354:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014356:	2300      	movs	r3, #0
 8014358:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801435a:	1c51      	adds	r1, r2, #1
 801435c:	9119      	str	r1, [sp, #100]	@ 0x64
 801435e:	7852      	ldrb	r2, [r2, #1]
 8014360:	4618      	mov	r0, r3
 8014362:	e7c5      	b.n	80142f0 <_strtod_l+0x1d8>
 8014364:	4648      	mov	r0, r9
 8014366:	e7ce      	b.n	8014306 <_strtod_l+0x1ee>
 8014368:	2e08      	cmp	r6, #8
 801436a:	dc05      	bgt.n	8014378 <_strtod_l+0x260>
 801436c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801436e:	fb0e f606 	mul.w	r6, lr, r6
 8014372:	960b      	str	r6, [sp, #44]	@ 0x2c
 8014374:	460e      	mov	r6, r1
 8014376:	e7dc      	b.n	8014332 <_strtod_l+0x21a>
 8014378:	2910      	cmp	r1, #16
 801437a:	bfd8      	it	le
 801437c:	fb0e f707 	mulle.w	r7, lr, r7
 8014380:	e7f8      	b.n	8014374 <_strtod_l+0x25c>
 8014382:	2b0f      	cmp	r3, #15
 8014384:	bfdc      	itt	le
 8014386:	230a      	movle	r3, #10
 8014388:	fb03 2707 	mlale	r7, r3, r7, r2
 801438c:	e7e3      	b.n	8014356 <_strtod_l+0x23e>
 801438e:	2300      	movs	r3, #0
 8014390:	930a      	str	r3, [sp, #40]	@ 0x28
 8014392:	2301      	movs	r3, #1
 8014394:	e77a      	b.n	801428c <_strtod_l+0x174>
 8014396:	f04f 0c00 	mov.w	ip, #0
 801439a:	1ca2      	adds	r2, r4, #2
 801439c:	9219      	str	r2, [sp, #100]	@ 0x64
 801439e:	78a2      	ldrb	r2, [r4, #2]
 80143a0:	e782      	b.n	80142a8 <_strtod_l+0x190>
 80143a2:	f04f 0c01 	mov.w	ip, #1
 80143a6:	e7f8      	b.n	801439a <_strtod_l+0x282>
 80143a8:	08016b5c 	.word	0x08016b5c
 80143ac:	08016993 	.word	0x08016993
 80143b0:	7ff00000 	.word	0x7ff00000
 80143b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80143b6:	1c51      	adds	r1, r2, #1
 80143b8:	9119      	str	r1, [sp, #100]	@ 0x64
 80143ba:	7852      	ldrb	r2, [r2, #1]
 80143bc:	2a30      	cmp	r2, #48	@ 0x30
 80143be:	d0f9      	beq.n	80143b4 <_strtod_l+0x29c>
 80143c0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80143c4:	2908      	cmp	r1, #8
 80143c6:	f63f af75 	bhi.w	80142b4 <_strtod_l+0x19c>
 80143ca:	3a30      	subs	r2, #48	@ 0x30
 80143cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80143ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80143d0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80143d2:	f04f 080a 	mov.w	r8, #10
 80143d6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80143d8:	1c56      	adds	r6, r2, #1
 80143da:	9619      	str	r6, [sp, #100]	@ 0x64
 80143dc:	7852      	ldrb	r2, [r2, #1]
 80143de:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80143e2:	f1be 0f09 	cmp.w	lr, #9
 80143e6:	d939      	bls.n	801445c <_strtod_l+0x344>
 80143e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80143ea:	1a76      	subs	r6, r6, r1
 80143ec:	2e08      	cmp	r6, #8
 80143ee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80143f2:	dc03      	bgt.n	80143fc <_strtod_l+0x2e4>
 80143f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80143f6:	4588      	cmp	r8, r1
 80143f8:	bfa8      	it	ge
 80143fa:	4688      	movge	r8, r1
 80143fc:	f1bc 0f00 	cmp.w	ip, #0
 8014400:	d001      	beq.n	8014406 <_strtod_l+0x2ee>
 8014402:	f1c8 0800 	rsb	r8, r8, #0
 8014406:	2d00      	cmp	r5, #0
 8014408:	d14e      	bne.n	80144a8 <_strtod_l+0x390>
 801440a:	9908      	ldr	r1, [sp, #32]
 801440c:	4308      	orrs	r0, r1
 801440e:	f47f aebc 	bne.w	801418a <_strtod_l+0x72>
 8014412:	2b00      	cmp	r3, #0
 8014414:	f47f aed4 	bne.w	80141c0 <_strtod_l+0xa8>
 8014418:	2a69      	cmp	r2, #105	@ 0x69
 801441a:	d028      	beq.n	801446e <_strtod_l+0x356>
 801441c:	dc25      	bgt.n	801446a <_strtod_l+0x352>
 801441e:	2a49      	cmp	r2, #73	@ 0x49
 8014420:	d025      	beq.n	801446e <_strtod_l+0x356>
 8014422:	2a4e      	cmp	r2, #78	@ 0x4e
 8014424:	f47f aecc 	bne.w	80141c0 <_strtod_l+0xa8>
 8014428:	499a      	ldr	r1, [pc, #616]	@ (8014694 <_strtod_l+0x57c>)
 801442a:	a819      	add	r0, sp, #100	@ 0x64
 801442c:	f001 fba4 	bl	8015b78 <__match>
 8014430:	2800      	cmp	r0, #0
 8014432:	f43f aec5 	beq.w	80141c0 <_strtod_l+0xa8>
 8014436:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014438:	781b      	ldrb	r3, [r3, #0]
 801443a:	2b28      	cmp	r3, #40	@ 0x28
 801443c:	d12e      	bne.n	801449c <_strtod_l+0x384>
 801443e:	4996      	ldr	r1, [pc, #600]	@ (8014698 <_strtod_l+0x580>)
 8014440:	aa1c      	add	r2, sp, #112	@ 0x70
 8014442:	a819      	add	r0, sp, #100	@ 0x64
 8014444:	f001 fbac 	bl	8015ba0 <__hexnan>
 8014448:	2805      	cmp	r0, #5
 801444a:	d127      	bne.n	801449c <_strtod_l+0x384>
 801444c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801444e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8014452:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8014456:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801445a:	e696      	b.n	801418a <_strtod_l+0x72>
 801445c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801445e:	fb08 2101 	mla	r1, r8, r1, r2
 8014462:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8014466:	9209      	str	r2, [sp, #36]	@ 0x24
 8014468:	e7b5      	b.n	80143d6 <_strtod_l+0x2be>
 801446a:	2a6e      	cmp	r2, #110	@ 0x6e
 801446c:	e7da      	b.n	8014424 <_strtod_l+0x30c>
 801446e:	498b      	ldr	r1, [pc, #556]	@ (801469c <_strtod_l+0x584>)
 8014470:	a819      	add	r0, sp, #100	@ 0x64
 8014472:	f001 fb81 	bl	8015b78 <__match>
 8014476:	2800      	cmp	r0, #0
 8014478:	f43f aea2 	beq.w	80141c0 <_strtod_l+0xa8>
 801447c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801447e:	4988      	ldr	r1, [pc, #544]	@ (80146a0 <_strtod_l+0x588>)
 8014480:	3b01      	subs	r3, #1
 8014482:	a819      	add	r0, sp, #100	@ 0x64
 8014484:	9319      	str	r3, [sp, #100]	@ 0x64
 8014486:	f001 fb77 	bl	8015b78 <__match>
 801448a:	b910      	cbnz	r0, 8014492 <_strtod_l+0x37a>
 801448c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801448e:	3301      	adds	r3, #1
 8014490:	9319      	str	r3, [sp, #100]	@ 0x64
 8014492:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80146b0 <_strtod_l+0x598>
 8014496:	f04f 0a00 	mov.w	sl, #0
 801449a:	e676      	b.n	801418a <_strtod_l+0x72>
 801449c:	4881      	ldr	r0, [pc, #516]	@ (80146a4 <_strtod_l+0x58c>)
 801449e:	f001 f8a7 	bl	80155f0 <nan>
 80144a2:	ec5b ab10 	vmov	sl, fp, d0
 80144a6:	e670      	b.n	801418a <_strtod_l+0x72>
 80144a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80144aa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80144ac:	eba8 0303 	sub.w	r3, r8, r3
 80144b0:	f1b9 0f00 	cmp.w	r9, #0
 80144b4:	bf08      	it	eq
 80144b6:	46a9      	moveq	r9, r5
 80144b8:	2d10      	cmp	r5, #16
 80144ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80144bc:	462c      	mov	r4, r5
 80144be:	bfa8      	it	ge
 80144c0:	2410      	movge	r4, #16
 80144c2:	f7ec f847 	bl	8000554 <__aeabi_ui2d>
 80144c6:	2d09      	cmp	r5, #9
 80144c8:	4682      	mov	sl, r0
 80144ca:	468b      	mov	fp, r1
 80144cc:	dc13      	bgt.n	80144f6 <_strtod_l+0x3de>
 80144ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	f43f ae5a 	beq.w	801418a <_strtod_l+0x72>
 80144d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80144d8:	dd78      	ble.n	80145cc <_strtod_l+0x4b4>
 80144da:	2b16      	cmp	r3, #22
 80144dc:	dc5f      	bgt.n	801459e <_strtod_l+0x486>
 80144de:	4972      	ldr	r1, [pc, #456]	@ (80146a8 <_strtod_l+0x590>)
 80144e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80144e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80144e8:	4652      	mov	r2, sl
 80144ea:	465b      	mov	r3, fp
 80144ec:	f7ec f8ac 	bl	8000648 <__aeabi_dmul>
 80144f0:	4682      	mov	sl, r0
 80144f2:	468b      	mov	fp, r1
 80144f4:	e649      	b.n	801418a <_strtod_l+0x72>
 80144f6:	4b6c      	ldr	r3, [pc, #432]	@ (80146a8 <_strtod_l+0x590>)
 80144f8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80144fc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8014500:	f7ec f8a2 	bl	8000648 <__aeabi_dmul>
 8014504:	4682      	mov	sl, r0
 8014506:	4638      	mov	r0, r7
 8014508:	468b      	mov	fp, r1
 801450a:	f7ec f823 	bl	8000554 <__aeabi_ui2d>
 801450e:	4602      	mov	r2, r0
 8014510:	460b      	mov	r3, r1
 8014512:	4650      	mov	r0, sl
 8014514:	4659      	mov	r1, fp
 8014516:	f7eb fee1 	bl	80002dc <__adddf3>
 801451a:	2d0f      	cmp	r5, #15
 801451c:	4682      	mov	sl, r0
 801451e:	468b      	mov	fp, r1
 8014520:	ddd5      	ble.n	80144ce <_strtod_l+0x3b6>
 8014522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014524:	1b2c      	subs	r4, r5, r4
 8014526:	441c      	add	r4, r3
 8014528:	2c00      	cmp	r4, #0
 801452a:	f340 8093 	ble.w	8014654 <_strtod_l+0x53c>
 801452e:	f014 030f 	ands.w	r3, r4, #15
 8014532:	d00a      	beq.n	801454a <_strtod_l+0x432>
 8014534:	495c      	ldr	r1, [pc, #368]	@ (80146a8 <_strtod_l+0x590>)
 8014536:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801453a:	4652      	mov	r2, sl
 801453c:	465b      	mov	r3, fp
 801453e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014542:	f7ec f881 	bl	8000648 <__aeabi_dmul>
 8014546:	4682      	mov	sl, r0
 8014548:	468b      	mov	fp, r1
 801454a:	f034 040f 	bics.w	r4, r4, #15
 801454e:	d073      	beq.n	8014638 <_strtod_l+0x520>
 8014550:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8014554:	dd49      	ble.n	80145ea <_strtod_l+0x4d2>
 8014556:	2400      	movs	r4, #0
 8014558:	46a0      	mov	r8, r4
 801455a:	940b      	str	r4, [sp, #44]	@ 0x2c
 801455c:	46a1      	mov	r9, r4
 801455e:	9a05      	ldr	r2, [sp, #20]
 8014560:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80146b0 <_strtod_l+0x598>
 8014564:	2322      	movs	r3, #34	@ 0x22
 8014566:	6013      	str	r3, [r2, #0]
 8014568:	f04f 0a00 	mov.w	sl, #0
 801456c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801456e:	2b00      	cmp	r3, #0
 8014570:	f43f ae0b 	beq.w	801418a <_strtod_l+0x72>
 8014574:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014576:	9805      	ldr	r0, [sp, #20]
 8014578:	f7ff f946 	bl	8013808 <_Bfree>
 801457c:	9805      	ldr	r0, [sp, #20]
 801457e:	4649      	mov	r1, r9
 8014580:	f7ff f942 	bl	8013808 <_Bfree>
 8014584:	9805      	ldr	r0, [sp, #20]
 8014586:	4641      	mov	r1, r8
 8014588:	f7ff f93e 	bl	8013808 <_Bfree>
 801458c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801458e:	9805      	ldr	r0, [sp, #20]
 8014590:	f7ff f93a 	bl	8013808 <_Bfree>
 8014594:	9805      	ldr	r0, [sp, #20]
 8014596:	4621      	mov	r1, r4
 8014598:	f7ff f936 	bl	8013808 <_Bfree>
 801459c:	e5f5      	b.n	801418a <_strtod_l+0x72>
 801459e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80145a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80145a4:	4293      	cmp	r3, r2
 80145a6:	dbbc      	blt.n	8014522 <_strtod_l+0x40a>
 80145a8:	4c3f      	ldr	r4, [pc, #252]	@ (80146a8 <_strtod_l+0x590>)
 80145aa:	f1c5 050f 	rsb	r5, r5, #15
 80145ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80145b2:	4652      	mov	r2, sl
 80145b4:	465b      	mov	r3, fp
 80145b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80145ba:	f7ec f845 	bl	8000648 <__aeabi_dmul>
 80145be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145c0:	1b5d      	subs	r5, r3, r5
 80145c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80145c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80145ca:	e78f      	b.n	80144ec <_strtod_l+0x3d4>
 80145cc:	3316      	adds	r3, #22
 80145ce:	dba8      	blt.n	8014522 <_strtod_l+0x40a>
 80145d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80145d2:	eba3 0808 	sub.w	r8, r3, r8
 80145d6:	4b34      	ldr	r3, [pc, #208]	@ (80146a8 <_strtod_l+0x590>)
 80145d8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80145dc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80145e0:	4650      	mov	r0, sl
 80145e2:	4659      	mov	r1, fp
 80145e4:	f7ec f95a 	bl	800089c <__aeabi_ddiv>
 80145e8:	e782      	b.n	80144f0 <_strtod_l+0x3d8>
 80145ea:	2300      	movs	r3, #0
 80145ec:	4f2f      	ldr	r7, [pc, #188]	@ (80146ac <_strtod_l+0x594>)
 80145ee:	1124      	asrs	r4, r4, #4
 80145f0:	4650      	mov	r0, sl
 80145f2:	4659      	mov	r1, fp
 80145f4:	461e      	mov	r6, r3
 80145f6:	2c01      	cmp	r4, #1
 80145f8:	dc21      	bgt.n	801463e <_strtod_l+0x526>
 80145fa:	b10b      	cbz	r3, 8014600 <_strtod_l+0x4e8>
 80145fc:	4682      	mov	sl, r0
 80145fe:	468b      	mov	fp, r1
 8014600:	492a      	ldr	r1, [pc, #168]	@ (80146ac <_strtod_l+0x594>)
 8014602:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8014606:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801460a:	4652      	mov	r2, sl
 801460c:	465b      	mov	r3, fp
 801460e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014612:	f7ec f819 	bl	8000648 <__aeabi_dmul>
 8014616:	4b26      	ldr	r3, [pc, #152]	@ (80146b0 <_strtod_l+0x598>)
 8014618:	460a      	mov	r2, r1
 801461a:	400b      	ands	r3, r1
 801461c:	4925      	ldr	r1, [pc, #148]	@ (80146b4 <_strtod_l+0x59c>)
 801461e:	428b      	cmp	r3, r1
 8014620:	4682      	mov	sl, r0
 8014622:	d898      	bhi.n	8014556 <_strtod_l+0x43e>
 8014624:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8014628:	428b      	cmp	r3, r1
 801462a:	bf86      	itte	hi
 801462c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80146b8 <_strtod_l+0x5a0>
 8014630:	f04f 3aff 	movhi.w	sl, #4294967295
 8014634:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8014638:	2300      	movs	r3, #0
 801463a:	9308      	str	r3, [sp, #32]
 801463c:	e076      	b.n	801472c <_strtod_l+0x614>
 801463e:	07e2      	lsls	r2, r4, #31
 8014640:	d504      	bpl.n	801464c <_strtod_l+0x534>
 8014642:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014646:	f7eb ffff 	bl	8000648 <__aeabi_dmul>
 801464a:	2301      	movs	r3, #1
 801464c:	3601      	adds	r6, #1
 801464e:	1064      	asrs	r4, r4, #1
 8014650:	3708      	adds	r7, #8
 8014652:	e7d0      	b.n	80145f6 <_strtod_l+0x4de>
 8014654:	d0f0      	beq.n	8014638 <_strtod_l+0x520>
 8014656:	4264      	negs	r4, r4
 8014658:	f014 020f 	ands.w	r2, r4, #15
 801465c:	d00a      	beq.n	8014674 <_strtod_l+0x55c>
 801465e:	4b12      	ldr	r3, [pc, #72]	@ (80146a8 <_strtod_l+0x590>)
 8014660:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014664:	4650      	mov	r0, sl
 8014666:	4659      	mov	r1, fp
 8014668:	e9d3 2300 	ldrd	r2, r3, [r3]
 801466c:	f7ec f916 	bl	800089c <__aeabi_ddiv>
 8014670:	4682      	mov	sl, r0
 8014672:	468b      	mov	fp, r1
 8014674:	1124      	asrs	r4, r4, #4
 8014676:	d0df      	beq.n	8014638 <_strtod_l+0x520>
 8014678:	2c1f      	cmp	r4, #31
 801467a:	dd1f      	ble.n	80146bc <_strtod_l+0x5a4>
 801467c:	2400      	movs	r4, #0
 801467e:	46a0      	mov	r8, r4
 8014680:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014682:	46a1      	mov	r9, r4
 8014684:	9a05      	ldr	r2, [sp, #20]
 8014686:	2322      	movs	r3, #34	@ 0x22
 8014688:	f04f 0a00 	mov.w	sl, #0
 801468c:	f04f 0b00 	mov.w	fp, #0
 8014690:	6013      	str	r3, [r2, #0]
 8014692:	e76b      	b.n	801456c <_strtod_l+0x454>
 8014694:	08016881 	.word	0x08016881
 8014698:	08016b48 	.word	0x08016b48
 801469c:	08016879 	.word	0x08016879
 80146a0:	080168b0 	.word	0x080168b0
 80146a4:	080169e9 	.word	0x080169e9
 80146a8:	08016a80 	.word	0x08016a80
 80146ac:	08016a58 	.word	0x08016a58
 80146b0:	7ff00000 	.word	0x7ff00000
 80146b4:	7ca00000 	.word	0x7ca00000
 80146b8:	7fefffff 	.word	0x7fefffff
 80146bc:	f014 0310 	ands.w	r3, r4, #16
 80146c0:	bf18      	it	ne
 80146c2:	236a      	movne	r3, #106	@ 0x6a
 80146c4:	4ea9      	ldr	r6, [pc, #676]	@ (801496c <_strtod_l+0x854>)
 80146c6:	9308      	str	r3, [sp, #32]
 80146c8:	4650      	mov	r0, sl
 80146ca:	4659      	mov	r1, fp
 80146cc:	2300      	movs	r3, #0
 80146ce:	07e7      	lsls	r7, r4, #31
 80146d0:	d504      	bpl.n	80146dc <_strtod_l+0x5c4>
 80146d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80146d6:	f7eb ffb7 	bl	8000648 <__aeabi_dmul>
 80146da:	2301      	movs	r3, #1
 80146dc:	1064      	asrs	r4, r4, #1
 80146de:	f106 0608 	add.w	r6, r6, #8
 80146e2:	d1f4      	bne.n	80146ce <_strtod_l+0x5b6>
 80146e4:	b10b      	cbz	r3, 80146ea <_strtod_l+0x5d2>
 80146e6:	4682      	mov	sl, r0
 80146e8:	468b      	mov	fp, r1
 80146ea:	9b08      	ldr	r3, [sp, #32]
 80146ec:	b1b3      	cbz	r3, 801471c <_strtod_l+0x604>
 80146ee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80146f2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	4659      	mov	r1, fp
 80146fa:	dd0f      	ble.n	801471c <_strtod_l+0x604>
 80146fc:	2b1f      	cmp	r3, #31
 80146fe:	dd56      	ble.n	80147ae <_strtod_l+0x696>
 8014700:	2b34      	cmp	r3, #52	@ 0x34
 8014702:	bfde      	ittt	le
 8014704:	f04f 33ff 	movle.w	r3, #4294967295
 8014708:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801470c:	4093      	lslle	r3, r2
 801470e:	f04f 0a00 	mov.w	sl, #0
 8014712:	bfcc      	ite	gt
 8014714:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8014718:	ea03 0b01 	andle.w	fp, r3, r1
 801471c:	2200      	movs	r2, #0
 801471e:	2300      	movs	r3, #0
 8014720:	4650      	mov	r0, sl
 8014722:	4659      	mov	r1, fp
 8014724:	f7ec f9f8 	bl	8000b18 <__aeabi_dcmpeq>
 8014728:	2800      	cmp	r0, #0
 801472a:	d1a7      	bne.n	801467c <_strtod_l+0x564>
 801472c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801472e:	9300      	str	r3, [sp, #0]
 8014730:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014732:	9805      	ldr	r0, [sp, #20]
 8014734:	462b      	mov	r3, r5
 8014736:	464a      	mov	r2, r9
 8014738:	f7ff f8ce 	bl	80138d8 <__s2b>
 801473c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801473e:	2800      	cmp	r0, #0
 8014740:	f43f af09 	beq.w	8014556 <_strtod_l+0x43e>
 8014744:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014746:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014748:	2a00      	cmp	r2, #0
 801474a:	eba3 0308 	sub.w	r3, r3, r8
 801474e:	bfa8      	it	ge
 8014750:	2300      	movge	r3, #0
 8014752:	9312      	str	r3, [sp, #72]	@ 0x48
 8014754:	2400      	movs	r4, #0
 8014756:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801475a:	9316      	str	r3, [sp, #88]	@ 0x58
 801475c:	46a0      	mov	r8, r4
 801475e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014760:	9805      	ldr	r0, [sp, #20]
 8014762:	6859      	ldr	r1, [r3, #4]
 8014764:	f7ff f810 	bl	8013788 <_Balloc>
 8014768:	4681      	mov	r9, r0
 801476a:	2800      	cmp	r0, #0
 801476c:	f43f aef7 	beq.w	801455e <_strtod_l+0x446>
 8014770:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014772:	691a      	ldr	r2, [r3, #16]
 8014774:	3202      	adds	r2, #2
 8014776:	f103 010c 	add.w	r1, r3, #12
 801477a:	0092      	lsls	r2, r2, #2
 801477c:	300c      	adds	r0, #12
 801477e:	f7fe f896 	bl	80128ae <memcpy>
 8014782:	ec4b ab10 	vmov	d0, sl, fp
 8014786:	9805      	ldr	r0, [sp, #20]
 8014788:	aa1c      	add	r2, sp, #112	@ 0x70
 801478a:	a91b      	add	r1, sp, #108	@ 0x6c
 801478c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8014790:	f7ff fbd6 	bl	8013f40 <__d2b>
 8014794:	901a      	str	r0, [sp, #104]	@ 0x68
 8014796:	2800      	cmp	r0, #0
 8014798:	f43f aee1 	beq.w	801455e <_strtod_l+0x446>
 801479c:	9805      	ldr	r0, [sp, #20]
 801479e:	2101      	movs	r1, #1
 80147a0:	f7ff f930 	bl	8013a04 <__i2b>
 80147a4:	4680      	mov	r8, r0
 80147a6:	b948      	cbnz	r0, 80147bc <_strtod_l+0x6a4>
 80147a8:	f04f 0800 	mov.w	r8, #0
 80147ac:	e6d7      	b.n	801455e <_strtod_l+0x446>
 80147ae:	f04f 32ff 	mov.w	r2, #4294967295
 80147b2:	fa02 f303 	lsl.w	r3, r2, r3
 80147b6:	ea03 0a0a 	and.w	sl, r3, sl
 80147ba:	e7af      	b.n	801471c <_strtod_l+0x604>
 80147bc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80147be:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80147c0:	2d00      	cmp	r5, #0
 80147c2:	bfab      	itete	ge
 80147c4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80147c6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80147c8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80147ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80147cc:	bfac      	ite	ge
 80147ce:	18ef      	addge	r7, r5, r3
 80147d0:	1b5e      	sublt	r6, r3, r5
 80147d2:	9b08      	ldr	r3, [sp, #32]
 80147d4:	1aed      	subs	r5, r5, r3
 80147d6:	4415      	add	r5, r2
 80147d8:	4b65      	ldr	r3, [pc, #404]	@ (8014970 <_strtod_l+0x858>)
 80147da:	3d01      	subs	r5, #1
 80147dc:	429d      	cmp	r5, r3
 80147de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80147e2:	da50      	bge.n	8014886 <_strtod_l+0x76e>
 80147e4:	1b5b      	subs	r3, r3, r5
 80147e6:	2b1f      	cmp	r3, #31
 80147e8:	eba2 0203 	sub.w	r2, r2, r3
 80147ec:	f04f 0101 	mov.w	r1, #1
 80147f0:	dc3d      	bgt.n	801486e <_strtod_l+0x756>
 80147f2:	fa01 f303 	lsl.w	r3, r1, r3
 80147f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80147f8:	2300      	movs	r3, #0
 80147fa:	9310      	str	r3, [sp, #64]	@ 0x40
 80147fc:	18bd      	adds	r5, r7, r2
 80147fe:	9b08      	ldr	r3, [sp, #32]
 8014800:	42af      	cmp	r7, r5
 8014802:	4416      	add	r6, r2
 8014804:	441e      	add	r6, r3
 8014806:	463b      	mov	r3, r7
 8014808:	bfa8      	it	ge
 801480a:	462b      	movge	r3, r5
 801480c:	42b3      	cmp	r3, r6
 801480e:	bfa8      	it	ge
 8014810:	4633      	movge	r3, r6
 8014812:	2b00      	cmp	r3, #0
 8014814:	bfc2      	ittt	gt
 8014816:	1aed      	subgt	r5, r5, r3
 8014818:	1af6      	subgt	r6, r6, r3
 801481a:	1aff      	subgt	r7, r7, r3
 801481c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801481e:	2b00      	cmp	r3, #0
 8014820:	dd16      	ble.n	8014850 <_strtod_l+0x738>
 8014822:	4641      	mov	r1, r8
 8014824:	9805      	ldr	r0, [sp, #20]
 8014826:	461a      	mov	r2, r3
 8014828:	f7ff f9a4 	bl	8013b74 <__pow5mult>
 801482c:	4680      	mov	r8, r0
 801482e:	2800      	cmp	r0, #0
 8014830:	d0ba      	beq.n	80147a8 <_strtod_l+0x690>
 8014832:	4601      	mov	r1, r0
 8014834:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8014836:	9805      	ldr	r0, [sp, #20]
 8014838:	f7ff f8fa 	bl	8013a30 <__multiply>
 801483c:	900a      	str	r0, [sp, #40]	@ 0x28
 801483e:	2800      	cmp	r0, #0
 8014840:	f43f ae8d 	beq.w	801455e <_strtod_l+0x446>
 8014844:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014846:	9805      	ldr	r0, [sp, #20]
 8014848:	f7fe ffde 	bl	8013808 <_Bfree>
 801484c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801484e:	931a      	str	r3, [sp, #104]	@ 0x68
 8014850:	2d00      	cmp	r5, #0
 8014852:	dc1d      	bgt.n	8014890 <_strtod_l+0x778>
 8014854:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014856:	2b00      	cmp	r3, #0
 8014858:	dd23      	ble.n	80148a2 <_strtod_l+0x78a>
 801485a:	4649      	mov	r1, r9
 801485c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801485e:	9805      	ldr	r0, [sp, #20]
 8014860:	f7ff f988 	bl	8013b74 <__pow5mult>
 8014864:	4681      	mov	r9, r0
 8014866:	b9e0      	cbnz	r0, 80148a2 <_strtod_l+0x78a>
 8014868:	f04f 0900 	mov.w	r9, #0
 801486c:	e677      	b.n	801455e <_strtod_l+0x446>
 801486e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8014872:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8014876:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801487a:	35e2      	adds	r5, #226	@ 0xe2
 801487c:	fa01 f305 	lsl.w	r3, r1, r5
 8014880:	9310      	str	r3, [sp, #64]	@ 0x40
 8014882:	9113      	str	r1, [sp, #76]	@ 0x4c
 8014884:	e7ba      	b.n	80147fc <_strtod_l+0x6e4>
 8014886:	2300      	movs	r3, #0
 8014888:	9310      	str	r3, [sp, #64]	@ 0x40
 801488a:	2301      	movs	r3, #1
 801488c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801488e:	e7b5      	b.n	80147fc <_strtod_l+0x6e4>
 8014890:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014892:	9805      	ldr	r0, [sp, #20]
 8014894:	462a      	mov	r2, r5
 8014896:	f7ff f9c7 	bl	8013c28 <__lshift>
 801489a:	901a      	str	r0, [sp, #104]	@ 0x68
 801489c:	2800      	cmp	r0, #0
 801489e:	d1d9      	bne.n	8014854 <_strtod_l+0x73c>
 80148a0:	e65d      	b.n	801455e <_strtod_l+0x446>
 80148a2:	2e00      	cmp	r6, #0
 80148a4:	dd07      	ble.n	80148b6 <_strtod_l+0x79e>
 80148a6:	4649      	mov	r1, r9
 80148a8:	9805      	ldr	r0, [sp, #20]
 80148aa:	4632      	mov	r2, r6
 80148ac:	f7ff f9bc 	bl	8013c28 <__lshift>
 80148b0:	4681      	mov	r9, r0
 80148b2:	2800      	cmp	r0, #0
 80148b4:	d0d8      	beq.n	8014868 <_strtod_l+0x750>
 80148b6:	2f00      	cmp	r7, #0
 80148b8:	dd08      	ble.n	80148cc <_strtod_l+0x7b4>
 80148ba:	4641      	mov	r1, r8
 80148bc:	9805      	ldr	r0, [sp, #20]
 80148be:	463a      	mov	r2, r7
 80148c0:	f7ff f9b2 	bl	8013c28 <__lshift>
 80148c4:	4680      	mov	r8, r0
 80148c6:	2800      	cmp	r0, #0
 80148c8:	f43f ae49 	beq.w	801455e <_strtod_l+0x446>
 80148cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80148ce:	9805      	ldr	r0, [sp, #20]
 80148d0:	464a      	mov	r2, r9
 80148d2:	f7ff fa31 	bl	8013d38 <__mdiff>
 80148d6:	4604      	mov	r4, r0
 80148d8:	2800      	cmp	r0, #0
 80148da:	f43f ae40 	beq.w	801455e <_strtod_l+0x446>
 80148de:	68c3      	ldr	r3, [r0, #12]
 80148e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80148e2:	2300      	movs	r3, #0
 80148e4:	60c3      	str	r3, [r0, #12]
 80148e6:	4641      	mov	r1, r8
 80148e8:	f7ff fa0a 	bl	8013d00 <__mcmp>
 80148ec:	2800      	cmp	r0, #0
 80148ee:	da45      	bge.n	801497c <_strtod_l+0x864>
 80148f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80148f2:	ea53 030a 	orrs.w	r3, r3, sl
 80148f6:	d16b      	bne.n	80149d0 <_strtod_l+0x8b8>
 80148f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80148fc:	2b00      	cmp	r3, #0
 80148fe:	d167      	bne.n	80149d0 <_strtod_l+0x8b8>
 8014900:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014904:	0d1b      	lsrs	r3, r3, #20
 8014906:	051b      	lsls	r3, r3, #20
 8014908:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801490c:	d960      	bls.n	80149d0 <_strtod_l+0x8b8>
 801490e:	6963      	ldr	r3, [r4, #20]
 8014910:	b913      	cbnz	r3, 8014918 <_strtod_l+0x800>
 8014912:	6923      	ldr	r3, [r4, #16]
 8014914:	2b01      	cmp	r3, #1
 8014916:	dd5b      	ble.n	80149d0 <_strtod_l+0x8b8>
 8014918:	4621      	mov	r1, r4
 801491a:	2201      	movs	r2, #1
 801491c:	9805      	ldr	r0, [sp, #20]
 801491e:	f7ff f983 	bl	8013c28 <__lshift>
 8014922:	4641      	mov	r1, r8
 8014924:	4604      	mov	r4, r0
 8014926:	f7ff f9eb 	bl	8013d00 <__mcmp>
 801492a:	2800      	cmp	r0, #0
 801492c:	dd50      	ble.n	80149d0 <_strtod_l+0x8b8>
 801492e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014932:	9a08      	ldr	r2, [sp, #32]
 8014934:	0d1b      	lsrs	r3, r3, #20
 8014936:	051b      	lsls	r3, r3, #20
 8014938:	2a00      	cmp	r2, #0
 801493a:	d06a      	beq.n	8014a12 <_strtod_l+0x8fa>
 801493c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014940:	d867      	bhi.n	8014a12 <_strtod_l+0x8fa>
 8014942:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8014946:	f67f ae9d 	bls.w	8014684 <_strtod_l+0x56c>
 801494a:	4b0a      	ldr	r3, [pc, #40]	@ (8014974 <_strtod_l+0x85c>)
 801494c:	4650      	mov	r0, sl
 801494e:	4659      	mov	r1, fp
 8014950:	2200      	movs	r2, #0
 8014952:	f7eb fe79 	bl	8000648 <__aeabi_dmul>
 8014956:	4b08      	ldr	r3, [pc, #32]	@ (8014978 <_strtod_l+0x860>)
 8014958:	400b      	ands	r3, r1
 801495a:	4682      	mov	sl, r0
 801495c:	468b      	mov	fp, r1
 801495e:	2b00      	cmp	r3, #0
 8014960:	f47f ae08 	bne.w	8014574 <_strtod_l+0x45c>
 8014964:	9a05      	ldr	r2, [sp, #20]
 8014966:	2322      	movs	r3, #34	@ 0x22
 8014968:	6013      	str	r3, [r2, #0]
 801496a:	e603      	b.n	8014574 <_strtod_l+0x45c>
 801496c:	08016b70 	.word	0x08016b70
 8014970:	fffffc02 	.word	0xfffffc02
 8014974:	39500000 	.word	0x39500000
 8014978:	7ff00000 	.word	0x7ff00000
 801497c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8014980:	d165      	bne.n	8014a4e <_strtod_l+0x936>
 8014982:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014984:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014988:	b35a      	cbz	r2, 80149e2 <_strtod_l+0x8ca>
 801498a:	4a9f      	ldr	r2, [pc, #636]	@ (8014c08 <_strtod_l+0xaf0>)
 801498c:	4293      	cmp	r3, r2
 801498e:	d12b      	bne.n	80149e8 <_strtod_l+0x8d0>
 8014990:	9b08      	ldr	r3, [sp, #32]
 8014992:	4651      	mov	r1, sl
 8014994:	b303      	cbz	r3, 80149d8 <_strtod_l+0x8c0>
 8014996:	4b9d      	ldr	r3, [pc, #628]	@ (8014c0c <_strtod_l+0xaf4>)
 8014998:	465a      	mov	r2, fp
 801499a:	4013      	ands	r3, r2
 801499c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80149a0:	f04f 32ff 	mov.w	r2, #4294967295
 80149a4:	d81b      	bhi.n	80149de <_strtod_l+0x8c6>
 80149a6:	0d1b      	lsrs	r3, r3, #20
 80149a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80149ac:	fa02 f303 	lsl.w	r3, r2, r3
 80149b0:	4299      	cmp	r1, r3
 80149b2:	d119      	bne.n	80149e8 <_strtod_l+0x8d0>
 80149b4:	4b96      	ldr	r3, [pc, #600]	@ (8014c10 <_strtod_l+0xaf8>)
 80149b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80149b8:	429a      	cmp	r2, r3
 80149ba:	d102      	bne.n	80149c2 <_strtod_l+0x8aa>
 80149bc:	3101      	adds	r1, #1
 80149be:	f43f adce 	beq.w	801455e <_strtod_l+0x446>
 80149c2:	4b92      	ldr	r3, [pc, #584]	@ (8014c0c <_strtod_l+0xaf4>)
 80149c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80149c6:	401a      	ands	r2, r3
 80149c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80149cc:	f04f 0a00 	mov.w	sl, #0
 80149d0:	9b08      	ldr	r3, [sp, #32]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d1b9      	bne.n	801494a <_strtod_l+0x832>
 80149d6:	e5cd      	b.n	8014574 <_strtod_l+0x45c>
 80149d8:	f04f 33ff 	mov.w	r3, #4294967295
 80149dc:	e7e8      	b.n	80149b0 <_strtod_l+0x898>
 80149de:	4613      	mov	r3, r2
 80149e0:	e7e6      	b.n	80149b0 <_strtod_l+0x898>
 80149e2:	ea53 030a 	orrs.w	r3, r3, sl
 80149e6:	d0a2      	beq.n	801492e <_strtod_l+0x816>
 80149e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80149ea:	b1db      	cbz	r3, 8014a24 <_strtod_l+0x90c>
 80149ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80149ee:	4213      	tst	r3, r2
 80149f0:	d0ee      	beq.n	80149d0 <_strtod_l+0x8b8>
 80149f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80149f4:	9a08      	ldr	r2, [sp, #32]
 80149f6:	4650      	mov	r0, sl
 80149f8:	4659      	mov	r1, fp
 80149fa:	b1bb      	cbz	r3, 8014a2c <_strtod_l+0x914>
 80149fc:	f7ff fb6e 	bl	80140dc <sulp>
 8014a00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014a04:	ec53 2b10 	vmov	r2, r3, d0
 8014a08:	f7eb fc68 	bl	80002dc <__adddf3>
 8014a0c:	4682      	mov	sl, r0
 8014a0e:	468b      	mov	fp, r1
 8014a10:	e7de      	b.n	80149d0 <_strtod_l+0x8b8>
 8014a12:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014a16:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014a1a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014a1e:	f04f 3aff 	mov.w	sl, #4294967295
 8014a22:	e7d5      	b.n	80149d0 <_strtod_l+0x8b8>
 8014a24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014a26:	ea13 0f0a 	tst.w	r3, sl
 8014a2a:	e7e1      	b.n	80149f0 <_strtod_l+0x8d8>
 8014a2c:	f7ff fb56 	bl	80140dc <sulp>
 8014a30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014a34:	ec53 2b10 	vmov	r2, r3, d0
 8014a38:	f7eb fc4e 	bl	80002d8 <__aeabi_dsub>
 8014a3c:	2200      	movs	r2, #0
 8014a3e:	2300      	movs	r3, #0
 8014a40:	4682      	mov	sl, r0
 8014a42:	468b      	mov	fp, r1
 8014a44:	f7ec f868 	bl	8000b18 <__aeabi_dcmpeq>
 8014a48:	2800      	cmp	r0, #0
 8014a4a:	d0c1      	beq.n	80149d0 <_strtod_l+0x8b8>
 8014a4c:	e61a      	b.n	8014684 <_strtod_l+0x56c>
 8014a4e:	4641      	mov	r1, r8
 8014a50:	4620      	mov	r0, r4
 8014a52:	f7ff facd 	bl	8013ff0 <__ratio>
 8014a56:	ec57 6b10 	vmov	r6, r7, d0
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8014a60:	4630      	mov	r0, r6
 8014a62:	4639      	mov	r1, r7
 8014a64:	f7ec f86c 	bl	8000b40 <__aeabi_dcmple>
 8014a68:	2800      	cmp	r0, #0
 8014a6a:	d06f      	beq.n	8014b4c <_strtod_l+0xa34>
 8014a6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	d17a      	bne.n	8014b68 <_strtod_l+0xa50>
 8014a72:	f1ba 0f00 	cmp.w	sl, #0
 8014a76:	d158      	bne.n	8014b2a <_strtod_l+0xa12>
 8014a78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014a7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014a7e:	2b00      	cmp	r3, #0
 8014a80:	d15a      	bne.n	8014b38 <_strtod_l+0xa20>
 8014a82:	4b64      	ldr	r3, [pc, #400]	@ (8014c14 <_strtod_l+0xafc>)
 8014a84:	2200      	movs	r2, #0
 8014a86:	4630      	mov	r0, r6
 8014a88:	4639      	mov	r1, r7
 8014a8a:	f7ec f84f 	bl	8000b2c <__aeabi_dcmplt>
 8014a8e:	2800      	cmp	r0, #0
 8014a90:	d159      	bne.n	8014b46 <_strtod_l+0xa2e>
 8014a92:	4630      	mov	r0, r6
 8014a94:	4639      	mov	r1, r7
 8014a96:	4b60      	ldr	r3, [pc, #384]	@ (8014c18 <_strtod_l+0xb00>)
 8014a98:	2200      	movs	r2, #0
 8014a9a:	f7eb fdd5 	bl	8000648 <__aeabi_dmul>
 8014a9e:	4606      	mov	r6, r0
 8014aa0:	460f      	mov	r7, r1
 8014aa2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8014aa6:	9606      	str	r6, [sp, #24]
 8014aa8:	9307      	str	r3, [sp, #28]
 8014aaa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014aae:	4d57      	ldr	r5, [pc, #348]	@ (8014c0c <_strtod_l+0xaf4>)
 8014ab0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014ab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014ab6:	401d      	ands	r5, r3
 8014ab8:	4b58      	ldr	r3, [pc, #352]	@ (8014c1c <_strtod_l+0xb04>)
 8014aba:	429d      	cmp	r5, r3
 8014abc:	f040 80b2 	bne.w	8014c24 <_strtod_l+0xb0c>
 8014ac0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014ac2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8014ac6:	ec4b ab10 	vmov	d0, sl, fp
 8014aca:	f7ff f9c9 	bl	8013e60 <__ulp>
 8014ace:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014ad2:	ec51 0b10 	vmov	r0, r1, d0
 8014ad6:	f7eb fdb7 	bl	8000648 <__aeabi_dmul>
 8014ada:	4652      	mov	r2, sl
 8014adc:	465b      	mov	r3, fp
 8014ade:	f7eb fbfd 	bl	80002dc <__adddf3>
 8014ae2:	460b      	mov	r3, r1
 8014ae4:	4949      	ldr	r1, [pc, #292]	@ (8014c0c <_strtod_l+0xaf4>)
 8014ae6:	4a4e      	ldr	r2, [pc, #312]	@ (8014c20 <_strtod_l+0xb08>)
 8014ae8:	4019      	ands	r1, r3
 8014aea:	4291      	cmp	r1, r2
 8014aec:	4682      	mov	sl, r0
 8014aee:	d942      	bls.n	8014b76 <_strtod_l+0xa5e>
 8014af0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014af2:	4b47      	ldr	r3, [pc, #284]	@ (8014c10 <_strtod_l+0xaf8>)
 8014af4:	429a      	cmp	r2, r3
 8014af6:	d103      	bne.n	8014b00 <_strtod_l+0x9e8>
 8014af8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014afa:	3301      	adds	r3, #1
 8014afc:	f43f ad2f 	beq.w	801455e <_strtod_l+0x446>
 8014b00:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8014c10 <_strtod_l+0xaf8>
 8014b04:	f04f 3aff 	mov.w	sl, #4294967295
 8014b08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014b0a:	9805      	ldr	r0, [sp, #20]
 8014b0c:	f7fe fe7c 	bl	8013808 <_Bfree>
 8014b10:	9805      	ldr	r0, [sp, #20]
 8014b12:	4649      	mov	r1, r9
 8014b14:	f7fe fe78 	bl	8013808 <_Bfree>
 8014b18:	9805      	ldr	r0, [sp, #20]
 8014b1a:	4641      	mov	r1, r8
 8014b1c:	f7fe fe74 	bl	8013808 <_Bfree>
 8014b20:	9805      	ldr	r0, [sp, #20]
 8014b22:	4621      	mov	r1, r4
 8014b24:	f7fe fe70 	bl	8013808 <_Bfree>
 8014b28:	e619      	b.n	801475e <_strtod_l+0x646>
 8014b2a:	f1ba 0f01 	cmp.w	sl, #1
 8014b2e:	d103      	bne.n	8014b38 <_strtod_l+0xa20>
 8014b30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014b32:	2b00      	cmp	r3, #0
 8014b34:	f43f ada6 	beq.w	8014684 <_strtod_l+0x56c>
 8014b38:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8014be8 <_strtod_l+0xad0>
 8014b3c:	4f35      	ldr	r7, [pc, #212]	@ (8014c14 <_strtod_l+0xafc>)
 8014b3e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014b42:	2600      	movs	r6, #0
 8014b44:	e7b1      	b.n	8014aaa <_strtod_l+0x992>
 8014b46:	4f34      	ldr	r7, [pc, #208]	@ (8014c18 <_strtod_l+0xb00>)
 8014b48:	2600      	movs	r6, #0
 8014b4a:	e7aa      	b.n	8014aa2 <_strtod_l+0x98a>
 8014b4c:	4b32      	ldr	r3, [pc, #200]	@ (8014c18 <_strtod_l+0xb00>)
 8014b4e:	4630      	mov	r0, r6
 8014b50:	4639      	mov	r1, r7
 8014b52:	2200      	movs	r2, #0
 8014b54:	f7eb fd78 	bl	8000648 <__aeabi_dmul>
 8014b58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014b5a:	4606      	mov	r6, r0
 8014b5c:	460f      	mov	r7, r1
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d09f      	beq.n	8014aa2 <_strtod_l+0x98a>
 8014b62:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8014b66:	e7a0      	b.n	8014aaa <_strtod_l+0x992>
 8014b68:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8014bf0 <_strtod_l+0xad8>
 8014b6c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014b70:	ec57 6b17 	vmov	r6, r7, d7
 8014b74:	e799      	b.n	8014aaa <_strtod_l+0x992>
 8014b76:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8014b7a:	9b08      	ldr	r3, [sp, #32]
 8014b7c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d1c1      	bne.n	8014b08 <_strtod_l+0x9f0>
 8014b84:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014b88:	0d1b      	lsrs	r3, r3, #20
 8014b8a:	051b      	lsls	r3, r3, #20
 8014b8c:	429d      	cmp	r5, r3
 8014b8e:	d1bb      	bne.n	8014b08 <_strtod_l+0x9f0>
 8014b90:	4630      	mov	r0, r6
 8014b92:	4639      	mov	r1, r7
 8014b94:	f7ec f8b8 	bl	8000d08 <__aeabi_d2lz>
 8014b98:	f7eb fd28 	bl	80005ec <__aeabi_l2d>
 8014b9c:	4602      	mov	r2, r0
 8014b9e:	460b      	mov	r3, r1
 8014ba0:	4630      	mov	r0, r6
 8014ba2:	4639      	mov	r1, r7
 8014ba4:	f7eb fb98 	bl	80002d8 <__aeabi_dsub>
 8014ba8:	460b      	mov	r3, r1
 8014baa:	4602      	mov	r2, r0
 8014bac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8014bb0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8014bb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014bb6:	ea46 060a 	orr.w	r6, r6, sl
 8014bba:	431e      	orrs	r6, r3
 8014bbc:	d06f      	beq.n	8014c9e <_strtod_l+0xb86>
 8014bbe:	a30e      	add	r3, pc, #56	@ (adr r3, 8014bf8 <_strtod_l+0xae0>)
 8014bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bc4:	f7eb ffb2 	bl	8000b2c <__aeabi_dcmplt>
 8014bc8:	2800      	cmp	r0, #0
 8014bca:	f47f acd3 	bne.w	8014574 <_strtod_l+0x45c>
 8014bce:	a30c      	add	r3, pc, #48	@ (adr r3, 8014c00 <_strtod_l+0xae8>)
 8014bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014bd8:	f7eb ffc6 	bl	8000b68 <__aeabi_dcmpgt>
 8014bdc:	2800      	cmp	r0, #0
 8014bde:	d093      	beq.n	8014b08 <_strtod_l+0x9f0>
 8014be0:	e4c8      	b.n	8014574 <_strtod_l+0x45c>
 8014be2:	bf00      	nop
 8014be4:	f3af 8000 	nop.w
 8014be8:	00000000 	.word	0x00000000
 8014bec:	bff00000 	.word	0xbff00000
 8014bf0:	00000000 	.word	0x00000000
 8014bf4:	3ff00000 	.word	0x3ff00000
 8014bf8:	94a03595 	.word	0x94a03595
 8014bfc:	3fdfffff 	.word	0x3fdfffff
 8014c00:	35afe535 	.word	0x35afe535
 8014c04:	3fe00000 	.word	0x3fe00000
 8014c08:	000fffff 	.word	0x000fffff
 8014c0c:	7ff00000 	.word	0x7ff00000
 8014c10:	7fefffff 	.word	0x7fefffff
 8014c14:	3ff00000 	.word	0x3ff00000
 8014c18:	3fe00000 	.word	0x3fe00000
 8014c1c:	7fe00000 	.word	0x7fe00000
 8014c20:	7c9fffff 	.word	0x7c9fffff
 8014c24:	9b08      	ldr	r3, [sp, #32]
 8014c26:	b323      	cbz	r3, 8014c72 <_strtod_l+0xb5a>
 8014c28:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8014c2c:	d821      	bhi.n	8014c72 <_strtod_l+0xb5a>
 8014c2e:	a328      	add	r3, pc, #160	@ (adr r3, 8014cd0 <_strtod_l+0xbb8>)
 8014c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c34:	4630      	mov	r0, r6
 8014c36:	4639      	mov	r1, r7
 8014c38:	f7eb ff82 	bl	8000b40 <__aeabi_dcmple>
 8014c3c:	b1a0      	cbz	r0, 8014c68 <_strtod_l+0xb50>
 8014c3e:	4639      	mov	r1, r7
 8014c40:	4630      	mov	r0, r6
 8014c42:	f7eb ffd9 	bl	8000bf8 <__aeabi_d2uiz>
 8014c46:	2801      	cmp	r0, #1
 8014c48:	bf38      	it	cc
 8014c4a:	2001      	movcc	r0, #1
 8014c4c:	f7eb fc82 	bl	8000554 <__aeabi_ui2d>
 8014c50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c52:	4606      	mov	r6, r0
 8014c54:	460f      	mov	r7, r1
 8014c56:	b9fb      	cbnz	r3, 8014c98 <_strtod_l+0xb80>
 8014c58:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014c5c:	9014      	str	r0, [sp, #80]	@ 0x50
 8014c5e:	9315      	str	r3, [sp, #84]	@ 0x54
 8014c60:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8014c64:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014c68:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014c6a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8014c6e:	1b5b      	subs	r3, r3, r5
 8014c70:	9311      	str	r3, [sp, #68]	@ 0x44
 8014c72:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014c76:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8014c7a:	f7ff f8f1 	bl	8013e60 <__ulp>
 8014c7e:	4650      	mov	r0, sl
 8014c80:	ec53 2b10 	vmov	r2, r3, d0
 8014c84:	4659      	mov	r1, fp
 8014c86:	f7eb fcdf 	bl	8000648 <__aeabi_dmul>
 8014c8a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8014c8e:	f7eb fb25 	bl	80002dc <__adddf3>
 8014c92:	4682      	mov	sl, r0
 8014c94:	468b      	mov	fp, r1
 8014c96:	e770      	b.n	8014b7a <_strtod_l+0xa62>
 8014c98:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8014c9c:	e7e0      	b.n	8014c60 <_strtod_l+0xb48>
 8014c9e:	a30e      	add	r3, pc, #56	@ (adr r3, 8014cd8 <_strtod_l+0xbc0>)
 8014ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ca4:	f7eb ff42 	bl	8000b2c <__aeabi_dcmplt>
 8014ca8:	e798      	b.n	8014bdc <_strtod_l+0xac4>
 8014caa:	2300      	movs	r3, #0
 8014cac:	930e      	str	r3, [sp, #56]	@ 0x38
 8014cae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8014cb0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014cb2:	6013      	str	r3, [r2, #0]
 8014cb4:	f7ff ba6d 	b.w	8014192 <_strtod_l+0x7a>
 8014cb8:	2a65      	cmp	r2, #101	@ 0x65
 8014cba:	f43f ab68 	beq.w	801438e <_strtod_l+0x276>
 8014cbe:	2a45      	cmp	r2, #69	@ 0x45
 8014cc0:	f43f ab65 	beq.w	801438e <_strtod_l+0x276>
 8014cc4:	2301      	movs	r3, #1
 8014cc6:	f7ff bba0 	b.w	801440a <_strtod_l+0x2f2>
 8014cca:	bf00      	nop
 8014ccc:	f3af 8000 	nop.w
 8014cd0:	ffc00000 	.word	0xffc00000
 8014cd4:	41dfffff 	.word	0x41dfffff
 8014cd8:	94a03595 	.word	0x94a03595
 8014cdc:	3fcfffff 	.word	0x3fcfffff

08014ce0 <_strtod_r>:
 8014ce0:	4b01      	ldr	r3, [pc, #4]	@ (8014ce8 <_strtod_r+0x8>)
 8014ce2:	f7ff ba19 	b.w	8014118 <_strtod_l>
 8014ce6:	bf00      	nop
 8014ce8:	200000d0 	.word	0x200000d0

08014cec <_strtol_l.isra.0>:
 8014cec:	2b24      	cmp	r3, #36	@ 0x24
 8014cee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014cf2:	4686      	mov	lr, r0
 8014cf4:	4690      	mov	r8, r2
 8014cf6:	d801      	bhi.n	8014cfc <_strtol_l.isra.0+0x10>
 8014cf8:	2b01      	cmp	r3, #1
 8014cfa:	d106      	bne.n	8014d0a <_strtol_l.isra.0+0x1e>
 8014cfc:	f7fd fdaa 	bl	8012854 <__errno>
 8014d00:	2316      	movs	r3, #22
 8014d02:	6003      	str	r3, [r0, #0]
 8014d04:	2000      	movs	r0, #0
 8014d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014d0a:	4834      	ldr	r0, [pc, #208]	@ (8014ddc <_strtol_l.isra.0+0xf0>)
 8014d0c:	460d      	mov	r5, r1
 8014d0e:	462a      	mov	r2, r5
 8014d10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014d14:	5d06      	ldrb	r6, [r0, r4]
 8014d16:	f016 0608 	ands.w	r6, r6, #8
 8014d1a:	d1f8      	bne.n	8014d0e <_strtol_l.isra.0+0x22>
 8014d1c:	2c2d      	cmp	r4, #45	@ 0x2d
 8014d1e:	d110      	bne.n	8014d42 <_strtol_l.isra.0+0x56>
 8014d20:	782c      	ldrb	r4, [r5, #0]
 8014d22:	2601      	movs	r6, #1
 8014d24:	1c95      	adds	r5, r2, #2
 8014d26:	f033 0210 	bics.w	r2, r3, #16
 8014d2a:	d115      	bne.n	8014d58 <_strtol_l.isra.0+0x6c>
 8014d2c:	2c30      	cmp	r4, #48	@ 0x30
 8014d2e:	d10d      	bne.n	8014d4c <_strtol_l.isra.0+0x60>
 8014d30:	782a      	ldrb	r2, [r5, #0]
 8014d32:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014d36:	2a58      	cmp	r2, #88	@ 0x58
 8014d38:	d108      	bne.n	8014d4c <_strtol_l.isra.0+0x60>
 8014d3a:	786c      	ldrb	r4, [r5, #1]
 8014d3c:	3502      	adds	r5, #2
 8014d3e:	2310      	movs	r3, #16
 8014d40:	e00a      	b.n	8014d58 <_strtol_l.isra.0+0x6c>
 8014d42:	2c2b      	cmp	r4, #43	@ 0x2b
 8014d44:	bf04      	itt	eq
 8014d46:	782c      	ldrbeq	r4, [r5, #0]
 8014d48:	1c95      	addeq	r5, r2, #2
 8014d4a:	e7ec      	b.n	8014d26 <_strtol_l.isra.0+0x3a>
 8014d4c:	2b00      	cmp	r3, #0
 8014d4e:	d1f6      	bne.n	8014d3e <_strtol_l.isra.0+0x52>
 8014d50:	2c30      	cmp	r4, #48	@ 0x30
 8014d52:	bf14      	ite	ne
 8014d54:	230a      	movne	r3, #10
 8014d56:	2308      	moveq	r3, #8
 8014d58:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8014d5c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014d60:	2200      	movs	r2, #0
 8014d62:	fbbc f9f3 	udiv	r9, ip, r3
 8014d66:	4610      	mov	r0, r2
 8014d68:	fb03 ca19 	mls	sl, r3, r9, ip
 8014d6c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014d70:	2f09      	cmp	r7, #9
 8014d72:	d80f      	bhi.n	8014d94 <_strtol_l.isra.0+0xa8>
 8014d74:	463c      	mov	r4, r7
 8014d76:	42a3      	cmp	r3, r4
 8014d78:	dd1b      	ble.n	8014db2 <_strtol_l.isra.0+0xc6>
 8014d7a:	1c57      	adds	r7, r2, #1
 8014d7c:	d007      	beq.n	8014d8e <_strtol_l.isra.0+0xa2>
 8014d7e:	4581      	cmp	r9, r0
 8014d80:	d314      	bcc.n	8014dac <_strtol_l.isra.0+0xc0>
 8014d82:	d101      	bne.n	8014d88 <_strtol_l.isra.0+0x9c>
 8014d84:	45a2      	cmp	sl, r4
 8014d86:	db11      	blt.n	8014dac <_strtol_l.isra.0+0xc0>
 8014d88:	fb00 4003 	mla	r0, r0, r3, r4
 8014d8c:	2201      	movs	r2, #1
 8014d8e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014d92:	e7eb      	b.n	8014d6c <_strtol_l.isra.0+0x80>
 8014d94:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014d98:	2f19      	cmp	r7, #25
 8014d9a:	d801      	bhi.n	8014da0 <_strtol_l.isra.0+0xb4>
 8014d9c:	3c37      	subs	r4, #55	@ 0x37
 8014d9e:	e7ea      	b.n	8014d76 <_strtol_l.isra.0+0x8a>
 8014da0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8014da4:	2f19      	cmp	r7, #25
 8014da6:	d804      	bhi.n	8014db2 <_strtol_l.isra.0+0xc6>
 8014da8:	3c57      	subs	r4, #87	@ 0x57
 8014daa:	e7e4      	b.n	8014d76 <_strtol_l.isra.0+0x8a>
 8014dac:	f04f 32ff 	mov.w	r2, #4294967295
 8014db0:	e7ed      	b.n	8014d8e <_strtol_l.isra.0+0xa2>
 8014db2:	1c53      	adds	r3, r2, #1
 8014db4:	d108      	bne.n	8014dc8 <_strtol_l.isra.0+0xdc>
 8014db6:	2322      	movs	r3, #34	@ 0x22
 8014db8:	f8ce 3000 	str.w	r3, [lr]
 8014dbc:	4660      	mov	r0, ip
 8014dbe:	f1b8 0f00 	cmp.w	r8, #0
 8014dc2:	d0a0      	beq.n	8014d06 <_strtol_l.isra.0+0x1a>
 8014dc4:	1e69      	subs	r1, r5, #1
 8014dc6:	e006      	b.n	8014dd6 <_strtol_l.isra.0+0xea>
 8014dc8:	b106      	cbz	r6, 8014dcc <_strtol_l.isra.0+0xe0>
 8014dca:	4240      	negs	r0, r0
 8014dcc:	f1b8 0f00 	cmp.w	r8, #0
 8014dd0:	d099      	beq.n	8014d06 <_strtol_l.isra.0+0x1a>
 8014dd2:	2a00      	cmp	r2, #0
 8014dd4:	d1f6      	bne.n	8014dc4 <_strtol_l.isra.0+0xd8>
 8014dd6:	f8c8 1000 	str.w	r1, [r8]
 8014dda:	e794      	b.n	8014d06 <_strtol_l.isra.0+0x1a>
 8014ddc:	08016b99 	.word	0x08016b99

08014de0 <_strtol_r>:
 8014de0:	f7ff bf84 	b.w	8014cec <_strtol_l.isra.0>

08014de4 <__ssputs_r>:
 8014de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014de8:	688e      	ldr	r6, [r1, #8]
 8014dea:	461f      	mov	r7, r3
 8014dec:	42be      	cmp	r6, r7
 8014dee:	680b      	ldr	r3, [r1, #0]
 8014df0:	4682      	mov	sl, r0
 8014df2:	460c      	mov	r4, r1
 8014df4:	4690      	mov	r8, r2
 8014df6:	d82d      	bhi.n	8014e54 <__ssputs_r+0x70>
 8014df8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014dfc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014e00:	d026      	beq.n	8014e50 <__ssputs_r+0x6c>
 8014e02:	6965      	ldr	r5, [r4, #20]
 8014e04:	6909      	ldr	r1, [r1, #16]
 8014e06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014e0a:	eba3 0901 	sub.w	r9, r3, r1
 8014e0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014e12:	1c7b      	adds	r3, r7, #1
 8014e14:	444b      	add	r3, r9
 8014e16:	106d      	asrs	r5, r5, #1
 8014e18:	429d      	cmp	r5, r3
 8014e1a:	bf38      	it	cc
 8014e1c:	461d      	movcc	r5, r3
 8014e1e:	0553      	lsls	r3, r2, #21
 8014e20:	d527      	bpl.n	8014e72 <__ssputs_r+0x8e>
 8014e22:	4629      	mov	r1, r5
 8014e24:	f7fe fc24 	bl	8013670 <_malloc_r>
 8014e28:	4606      	mov	r6, r0
 8014e2a:	b360      	cbz	r0, 8014e86 <__ssputs_r+0xa2>
 8014e2c:	6921      	ldr	r1, [r4, #16]
 8014e2e:	464a      	mov	r2, r9
 8014e30:	f7fd fd3d 	bl	80128ae <memcpy>
 8014e34:	89a3      	ldrh	r3, [r4, #12]
 8014e36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014e3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014e3e:	81a3      	strh	r3, [r4, #12]
 8014e40:	6126      	str	r6, [r4, #16]
 8014e42:	6165      	str	r5, [r4, #20]
 8014e44:	444e      	add	r6, r9
 8014e46:	eba5 0509 	sub.w	r5, r5, r9
 8014e4a:	6026      	str	r6, [r4, #0]
 8014e4c:	60a5      	str	r5, [r4, #8]
 8014e4e:	463e      	mov	r6, r7
 8014e50:	42be      	cmp	r6, r7
 8014e52:	d900      	bls.n	8014e56 <__ssputs_r+0x72>
 8014e54:	463e      	mov	r6, r7
 8014e56:	6820      	ldr	r0, [r4, #0]
 8014e58:	4632      	mov	r2, r6
 8014e5a:	4641      	mov	r1, r8
 8014e5c:	f000 fb6a 	bl	8015534 <memmove>
 8014e60:	68a3      	ldr	r3, [r4, #8]
 8014e62:	1b9b      	subs	r3, r3, r6
 8014e64:	60a3      	str	r3, [r4, #8]
 8014e66:	6823      	ldr	r3, [r4, #0]
 8014e68:	4433      	add	r3, r6
 8014e6a:	6023      	str	r3, [r4, #0]
 8014e6c:	2000      	movs	r0, #0
 8014e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e72:	462a      	mov	r2, r5
 8014e74:	f000 ff41 	bl	8015cfa <_realloc_r>
 8014e78:	4606      	mov	r6, r0
 8014e7a:	2800      	cmp	r0, #0
 8014e7c:	d1e0      	bne.n	8014e40 <__ssputs_r+0x5c>
 8014e7e:	6921      	ldr	r1, [r4, #16]
 8014e80:	4650      	mov	r0, sl
 8014e82:	f7fe fb81 	bl	8013588 <_free_r>
 8014e86:	230c      	movs	r3, #12
 8014e88:	f8ca 3000 	str.w	r3, [sl]
 8014e8c:	89a3      	ldrh	r3, [r4, #12]
 8014e8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014e92:	81a3      	strh	r3, [r4, #12]
 8014e94:	f04f 30ff 	mov.w	r0, #4294967295
 8014e98:	e7e9      	b.n	8014e6e <__ssputs_r+0x8a>
	...

08014e9c <_svfiprintf_r>:
 8014e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ea0:	4698      	mov	r8, r3
 8014ea2:	898b      	ldrh	r3, [r1, #12]
 8014ea4:	061b      	lsls	r3, r3, #24
 8014ea6:	b09d      	sub	sp, #116	@ 0x74
 8014ea8:	4607      	mov	r7, r0
 8014eaa:	460d      	mov	r5, r1
 8014eac:	4614      	mov	r4, r2
 8014eae:	d510      	bpl.n	8014ed2 <_svfiprintf_r+0x36>
 8014eb0:	690b      	ldr	r3, [r1, #16]
 8014eb2:	b973      	cbnz	r3, 8014ed2 <_svfiprintf_r+0x36>
 8014eb4:	2140      	movs	r1, #64	@ 0x40
 8014eb6:	f7fe fbdb 	bl	8013670 <_malloc_r>
 8014eba:	6028      	str	r0, [r5, #0]
 8014ebc:	6128      	str	r0, [r5, #16]
 8014ebe:	b930      	cbnz	r0, 8014ece <_svfiprintf_r+0x32>
 8014ec0:	230c      	movs	r3, #12
 8014ec2:	603b      	str	r3, [r7, #0]
 8014ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8014ec8:	b01d      	add	sp, #116	@ 0x74
 8014eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ece:	2340      	movs	r3, #64	@ 0x40
 8014ed0:	616b      	str	r3, [r5, #20]
 8014ed2:	2300      	movs	r3, #0
 8014ed4:	9309      	str	r3, [sp, #36]	@ 0x24
 8014ed6:	2320      	movs	r3, #32
 8014ed8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014edc:	f8cd 800c 	str.w	r8, [sp, #12]
 8014ee0:	2330      	movs	r3, #48	@ 0x30
 8014ee2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015080 <_svfiprintf_r+0x1e4>
 8014ee6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014eea:	f04f 0901 	mov.w	r9, #1
 8014eee:	4623      	mov	r3, r4
 8014ef0:	469a      	mov	sl, r3
 8014ef2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014ef6:	b10a      	cbz	r2, 8014efc <_svfiprintf_r+0x60>
 8014ef8:	2a25      	cmp	r2, #37	@ 0x25
 8014efa:	d1f9      	bne.n	8014ef0 <_svfiprintf_r+0x54>
 8014efc:	ebba 0b04 	subs.w	fp, sl, r4
 8014f00:	d00b      	beq.n	8014f1a <_svfiprintf_r+0x7e>
 8014f02:	465b      	mov	r3, fp
 8014f04:	4622      	mov	r2, r4
 8014f06:	4629      	mov	r1, r5
 8014f08:	4638      	mov	r0, r7
 8014f0a:	f7ff ff6b 	bl	8014de4 <__ssputs_r>
 8014f0e:	3001      	adds	r0, #1
 8014f10:	f000 80a7 	beq.w	8015062 <_svfiprintf_r+0x1c6>
 8014f14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014f16:	445a      	add	r2, fp
 8014f18:	9209      	str	r2, [sp, #36]	@ 0x24
 8014f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8014f1e:	2b00      	cmp	r3, #0
 8014f20:	f000 809f 	beq.w	8015062 <_svfiprintf_r+0x1c6>
 8014f24:	2300      	movs	r3, #0
 8014f26:	f04f 32ff 	mov.w	r2, #4294967295
 8014f2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014f2e:	f10a 0a01 	add.w	sl, sl, #1
 8014f32:	9304      	str	r3, [sp, #16]
 8014f34:	9307      	str	r3, [sp, #28]
 8014f36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014f3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8014f3c:	4654      	mov	r4, sl
 8014f3e:	2205      	movs	r2, #5
 8014f40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f44:	484e      	ldr	r0, [pc, #312]	@ (8015080 <_svfiprintf_r+0x1e4>)
 8014f46:	f7eb f96b 	bl	8000220 <memchr>
 8014f4a:	9a04      	ldr	r2, [sp, #16]
 8014f4c:	b9d8      	cbnz	r0, 8014f86 <_svfiprintf_r+0xea>
 8014f4e:	06d0      	lsls	r0, r2, #27
 8014f50:	bf44      	itt	mi
 8014f52:	2320      	movmi	r3, #32
 8014f54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014f58:	0711      	lsls	r1, r2, #28
 8014f5a:	bf44      	itt	mi
 8014f5c:	232b      	movmi	r3, #43	@ 0x2b
 8014f5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014f62:	f89a 3000 	ldrb.w	r3, [sl]
 8014f66:	2b2a      	cmp	r3, #42	@ 0x2a
 8014f68:	d015      	beq.n	8014f96 <_svfiprintf_r+0xfa>
 8014f6a:	9a07      	ldr	r2, [sp, #28]
 8014f6c:	4654      	mov	r4, sl
 8014f6e:	2000      	movs	r0, #0
 8014f70:	f04f 0c0a 	mov.w	ip, #10
 8014f74:	4621      	mov	r1, r4
 8014f76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014f7a:	3b30      	subs	r3, #48	@ 0x30
 8014f7c:	2b09      	cmp	r3, #9
 8014f7e:	d94b      	bls.n	8015018 <_svfiprintf_r+0x17c>
 8014f80:	b1b0      	cbz	r0, 8014fb0 <_svfiprintf_r+0x114>
 8014f82:	9207      	str	r2, [sp, #28]
 8014f84:	e014      	b.n	8014fb0 <_svfiprintf_r+0x114>
 8014f86:	eba0 0308 	sub.w	r3, r0, r8
 8014f8a:	fa09 f303 	lsl.w	r3, r9, r3
 8014f8e:	4313      	orrs	r3, r2
 8014f90:	9304      	str	r3, [sp, #16]
 8014f92:	46a2      	mov	sl, r4
 8014f94:	e7d2      	b.n	8014f3c <_svfiprintf_r+0xa0>
 8014f96:	9b03      	ldr	r3, [sp, #12]
 8014f98:	1d19      	adds	r1, r3, #4
 8014f9a:	681b      	ldr	r3, [r3, #0]
 8014f9c:	9103      	str	r1, [sp, #12]
 8014f9e:	2b00      	cmp	r3, #0
 8014fa0:	bfbb      	ittet	lt
 8014fa2:	425b      	neglt	r3, r3
 8014fa4:	f042 0202 	orrlt.w	r2, r2, #2
 8014fa8:	9307      	strge	r3, [sp, #28]
 8014faa:	9307      	strlt	r3, [sp, #28]
 8014fac:	bfb8      	it	lt
 8014fae:	9204      	strlt	r2, [sp, #16]
 8014fb0:	7823      	ldrb	r3, [r4, #0]
 8014fb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8014fb4:	d10a      	bne.n	8014fcc <_svfiprintf_r+0x130>
 8014fb6:	7863      	ldrb	r3, [r4, #1]
 8014fb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8014fba:	d132      	bne.n	8015022 <_svfiprintf_r+0x186>
 8014fbc:	9b03      	ldr	r3, [sp, #12]
 8014fbe:	1d1a      	adds	r2, r3, #4
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	9203      	str	r2, [sp, #12]
 8014fc4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014fc8:	3402      	adds	r4, #2
 8014fca:	9305      	str	r3, [sp, #20]
 8014fcc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015090 <_svfiprintf_r+0x1f4>
 8014fd0:	7821      	ldrb	r1, [r4, #0]
 8014fd2:	2203      	movs	r2, #3
 8014fd4:	4650      	mov	r0, sl
 8014fd6:	f7eb f923 	bl	8000220 <memchr>
 8014fda:	b138      	cbz	r0, 8014fec <_svfiprintf_r+0x150>
 8014fdc:	9b04      	ldr	r3, [sp, #16]
 8014fde:	eba0 000a 	sub.w	r0, r0, sl
 8014fe2:	2240      	movs	r2, #64	@ 0x40
 8014fe4:	4082      	lsls	r2, r0
 8014fe6:	4313      	orrs	r3, r2
 8014fe8:	3401      	adds	r4, #1
 8014fea:	9304      	str	r3, [sp, #16]
 8014fec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ff0:	4824      	ldr	r0, [pc, #144]	@ (8015084 <_svfiprintf_r+0x1e8>)
 8014ff2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014ff6:	2206      	movs	r2, #6
 8014ff8:	f7eb f912 	bl	8000220 <memchr>
 8014ffc:	2800      	cmp	r0, #0
 8014ffe:	d036      	beq.n	801506e <_svfiprintf_r+0x1d2>
 8015000:	4b21      	ldr	r3, [pc, #132]	@ (8015088 <_svfiprintf_r+0x1ec>)
 8015002:	bb1b      	cbnz	r3, 801504c <_svfiprintf_r+0x1b0>
 8015004:	9b03      	ldr	r3, [sp, #12]
 8015006:	3307      	adds	r3, #7
 8015008:	f023 0307 	bic.w	r3, r3, #7
 801500c:	3308      	adds	r3, #8
 801500e:	9303      	str	r3, [sp, #12]
 8015010:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015012:	4433      	add	r3, r6
 8015014:	9309      	str	r3, [sp, #36]	@ 0x24
 8015016:	e76a      	b.n	8014eee <_svfiprintf_r+0x52>
 8015018:	fb0c 3202 	mla	r2, ip, r2, r3
 801501c:	460c      	mov	r4, r1
 801501e:	2001      	movs	r0, #1
 8015020:	e7a8      	b.n	8014f74 <_svfiprintf_r+0xd8>
 8015022:	2300      	movs	r3, #0
 8015024:	3401      	adds	r4, #1
 8015026:	9305      	str	r3, [sp, #20]
 8015028:	4619      	mov	r1, r3
 801502a:	f04f 0c0a 	mov.w	ip, #10
 801502e:	4620      	mov	r0, r4
 8015030:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015034:	3a30      	subs	r2, #48	@ 0x30
 8015036:	2a09      	cmp	r2, #9
 8015038:	d903      	bls.n	8015042 <_svfiprintf_r+0x1a6>
 801503a:	2b00      	cmp	r3, #0
 801503c:	d0c6      	beq.n	8014fcc <_svfiprintf_r+0x130>
 801503e:	9105      	str	r1, [sp, #20]
 8015040:	e7c4      	b.n	8014fcc <_svfiprintf_r+0x130>
 8015042:	fb0c 2101 	mla	r1, ip, r1, r2
 8015046:	4604      	mov	r4, r0
 8015048:	2301      	movs	r3, #1
 801504a:	e7f0      	b.n	801502e <_svfiprintf_r+0x192>
 801504c:	ab03      	add	r3, sp, #12
 801504e:	9300      	str	r3, [sp, #0]
 8015050:	462a      	mov	r2, r5
 8015052:	4b0e      	ldr	r3, [pc, #56]	@ (801508c <_svfiprintf_r+0x1f0>)
 8015054:	a904      	add	r1, sp, #16
 8015056:	4638      	mov	r0, r7
 8015058:	f7fc fb5e 	bl	8011718 <_printf_float>
 801505c:	1c42      	adds	r2, r0, #1
 801505e:	4606      	mov	r6, r0
 8015060:	d1d6      	bne.n	8015010 <_svfiprintf_r+0x174>
 8015062:	89ab      	ldrh	r3, [r5, #12]
 8015064:	065b      	lsls	r3, r3, #25
 8015066:	f53f af2d 	bmi.w	8014ec4 <_svfiprintf_r+0x28>
 801506a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801506c:	e72c      	b.n	8014ec8 <_svfiprintf_r+0x2c>
 801506e:	ab03      	add	r3, sp, #12
 8015070:	9300      	str	r3, [sp, #0]
 8015072:	462a      	mov	r2, r5
 8015074:	4b05      	ldr	r3, [pc, #20]	@ (801508c <_svfiprintf_r+0x1f0>)
 8015076:	a904      	add	r1, sp, #16
 8015078:	4638      	mov	r0, r7
 801507a:	f7fc fde5 	bl	8011c48 <_printf_i>
 801507e:	e7ed      	b.n	801505c <_svfiprintf_r+0x1c0>
 8015080:	08016995 	.word	0x08016995
 8015084:	0801699f 	.word	0x0801699f
 8015088:	08011719 	.word	0x08011719
 801508c:	08014de5 	.word	0x08014de5
 8015090:	0801699b 	.word	0x0801699b

08015094 <__sfputc_r>:
 8015094:	6893      	ldr	r3, [r2, #8]
 8015096:	3b01      	subs	r3, #1
 8015098:	2b00      	cmp	r3, #0
 801509a:	b410      	push	{r4}
 801509c:	6093      	str	r3, [r2, #8]
 801509e:	da08      	bge.n	80150b2 <__sfputc_r+0x1e>
 80150a0:	6994      	ldr	r4, [r2, #24]
 80150a2:	42a3      	cmp	r3, r4
 80150a4:	db01      	blt.n	80150aa <__sfputc_r+0x16>
 80150a6:	290a      	cmp	r1, #10
 80150a8:	d103      	bne.n	80150b2 <__sfputc_r+0x1e>
 80150aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80150ae:	f7fd ba66 	b.w	801257e <__swbuf_r>
 80150b2:	6813      	ldr	r3, [r2, #0]
 80150b4:	1c58      	adds	r0, r3, #1
 80150b6:	6010      	str	r0, [r2, #0]
 80150b8:	7019      	strb	r1, [r3, #0]
 80150ba:	4608      	mov	r0, r1
 80150bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80150c0:	4770      	bx	lr

080150c2 <__sfputs_r>:
 80150c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150c4:	4606      	mov	r6, r0
 80150c6:	460f      	mov	r7, r1
 80150c8:	4614      	mov	r4, r2
 80150ca:	18d5      	adds	r5, r2, r3
 80150cc:	42ac      	cmp	r4, r5
 80150ce:	d101      	bne.n	80150d4 <__sfputs_r+0x12>
 80150d0:	2000      	movs	r0, #0
 80150d2:	e007      	b.n	80150e4 <__sfputs_r+0x22>
 80150d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80150d8:	463a      	mov	r2, r7
 80150da:	4630      	mov	r0, r6
 80150dc:	f7ff ffda 	bl	8015094 <__sfputc_r>
 80150e0:	1c43      	adds	r3, r0, #1
 80150e2:	d1f3      	bne.n	80150cc <__sfputs_r+0xa>
 80150e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080150e8 <_vfiprintf_r>:
 80150e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150ec:	460d      	mov	r5, r1
 80150ee:	b09d      	sub	sp, #116	@ 0x74
 80150f0:	4614      	mov	r4, r2
 80150f2:	4698      	mov	r8, r3
 80150f4:	4606      	mov	r6, r0
 80150f6:	b118      	cbz	r0, 8015100 <_vfiprintf_r+0x18>
 80150f8:	6a03      	ldr	r3, [r0, #32]
 80150fa:	b90b      	cbnz	r3, 8015100 <_vfiprintf_r+0x18>
 80150fc:	f7fd f95c 	bl	80123b8 <__sinit>
 8015100:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015102:	07d9      	lsls	r1, r3, #31
 8015104:	d405      	bmi.n	8015112 <_vfiprintf_r+0x2a>
 8015106:	89ab      	ldrh	r3, [r5, #12]
 8015108:	059a      	lsls	r2, r3, #22
 801510a:	d402      	bmi.n	8015112 <_vfiprintf_r+0x2a>
 801510c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801510e:	f7fd fbcc 	bl	80128aa <__retarget_lock_acquire_recursive>
 8015112:	89ab      	ldrh	r3, [r5, #12]
 8015114:	071b      	lsls	r3, r3, #28
 8015116:	d501      	bpl.n	801511c <_vfiprintf_r+0x34>
 8015118:	692b      	ldr	r3, [r5, #16]
 801511a:	b99b      	cbnz	r3, 8015144 <_vfiprintf_r+0x5c>
 801511c:	4629      	mov	r1, r5
 801511e:	4630      	mov	r0, r6
 8015120:	f7fd fa6c 	bl	80125fc <__swsetup_r>
 8015124:	b170      	cbz	r0, 8015144 <_vfiprintf_r+0x5c>
 8015126:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015128:	07dc      	lsls	r4, r3, #31
 801512a:	d504      	bpl.n	8015136 <_vfiprintf_r+0x4e>
 801512c:	f04f 30ff 	mov.w	r0, #4294967295
 8015130:	b01d      	add	sp, #116	@ 0x74
 8015132:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015136:	89ab      	ldrh	r3, [r5, #12]
 8015138:	0598      	lsls	r0, r3, #22
 801513a:	d4f7      	bmi.n	801512c <_vfiprintf_r+0x44>
 801513c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801513e:	f7fd fbb5 	bl	80128ac <__retarget_lock_release_recursive>
 8015142:	e7f3      	b.n	801512c <_vfiprintf_r+0x44>
 8015144:	2300      	movs	r3, #0
 8015146:	9309      	str	r3, [sp, #36]	@ 0x24
 8015148:	2320      	movs	r3, #32
 801514a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801514e:	f8cd 800c 	str.w	r8, [sp, #12]
 8015152:	2330      	movs	r3, #48	@ 0x30
 8015154:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015304 <_vfiprintf_r+0x21c>
 8015158:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801515c:	f04f 0901 	mov.w	r9, #1
 8015160:	4623      	mov	r3, r4
 8015162:	469a      	mov	sl, r3
 8015164:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015168:	b10a      	cbz	r2, 801516e <_vfiprintf_r+0x86>
 801516a:	2a25      	cmp	r2, #37	@ 0x25
 801516c:	d1f9      	bne.n	8015162 <_vfiprintf_r+0x7a>
 801516e:	ebba 0b04 	subs.w	fp, sl, r4
 8015172:	d00b      	beq.n	801518c <_vfiprintf_r+0xa4>
 8015174:	465b      	mov	r3, fp
 8015176:	4622      	mov	r2, r4
 8015178:	4629      	mov	r1, r5
 801517a:	4630      	mov	r0, r6
 801517c:	f7ff ffa1 	bl	80150c2 <__sfputs_r>
 8015180:	3001      	adds	r0, #1
 8015182:	f000 80a7 	beq.w	80152d4 <_vfiprintf_r+0x1ec>
 8015186:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015188:	445a      	add	r2, fp
 801518a:	9209      	str	r2, [sp, #36]	@ 0x24
 801518c:	f89a 3000 	ldrb.w	r3, [sl]
 8015190:	2b00      	cmp	r3, #0
 8015192:	f000 809f 	beq.w	80152d4 <_vfiprintf_r+0x1ec>
 8015196:	2300      	movs	r3, #0
 8015198:	f04f 32ff 	mov.w	r2, #4294967295
 801519c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80151a0:	f10a 0a01 	add.w	sl, sl, #1
 80151a4:	9304      	str	r3, [sp, #16]
 80151a6:	9307      	str	r3, [sp, #28]
 80151a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80151ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80151ae:	4654      	mov	r4, sl
 80151b0:	2205      	movs	r2, #5
 80151b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80151b6:	4853      	ldr	r0, [pc, #332]	@ (8015304 <_vfiprintf_r+0x21c>)
 80151b8:	f7eb f832 	bl	8000220 <memchr>
 80151bc:	9a04      	ldr	r2, [sp, #16]
 80151be:	b9d8      	cbnz	r0, 80151f8 <_vfiprintf_r+0x110>
 80151c0:	06d1      	lsls	r1, r2, #27
 80151c2:	bf44      	itt	mi
 80151c4:	2320      	movmi	r3, #32
 80151c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80151ca:	0713      	lsls	r3, r2, #28
 80151cc:	bf44      	itt	mi
 80151ce:	232b      	movmi	r3, #43	@ 0x2b
 80151d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80151d4:	f89a 3000 	ldrb.w	r3, [sl]
 80151d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80151da:	d015      	beq.n	8015208 <_vfiprintf_r+0x120>
 80151dc:	9a07      	ldr	r2, [sp, #28]
 80151de:	4654      	mov	r4, sl
 80151e0:	2000      	movs	r0, #0
 80151e2:	f04f 0c0a 	mov.w	ip, #10
 80151e6:	4621      	mov	r1, r4
 80151e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80151ec:	3b30      	subs	r3, #48	@ 0x30
 80151ee:	2b09      	cmp	r3, #9
 80151f0:	d94b      	bls.n	801528a <_vfiprintf_r+0x1a2>
 80151f2:	b1b0      	cbz	r0, 8015222 <_vfiprintf_r+0x13a>
 80151f4:	9207      	str	r2, [sp, #28]
 80151f6:	e014      	b.n	8015222 <_vfiprintf_r+0x13a>
 80151f8:	eba0 0308 	sub.w	r3, r0, r8
 80151fc:	fa09 f303 	lsl.w	r3, r9, r3
 8015200:	4313      	orrs	r3, r2
 8015202:	9304      	str	r3, [sp, #16]
 8015204:	46a2      	mov	sl, r4
 8015206:	e7d2      	b.n	80151ae <_vfiprintf_r+0xc6>
 8015208:	9b03      	ldr	r3, [sp, #12]
 801520a:	1d19      	adds	r1, r3, #4
 801520c:	681b      	ldr	r3, [r3, #0]
 801520e:	9103      	str	r1, [sp, #12]
 8015210:	2b00      	cmp	r3, #0
 8015212:	bfbb      	ittet	lt
 8015214:	425b      	neglt	r3, r3
 8015216:	f042 0202 	orrlt.w	r2, r2, #2
 801521a:	9307      	strge	r3, [sp, #28]
 801521c:	9307      	strlt	r3, [sp, #28]
 801521e:	bfb8      	it	lt
 8015220:	9204      	strlt	r2, [sp, #16]
 8015222:	7823      	ldrb	r3, [r4, #0]
 8015224:	2b2e      	cmp	r3, #46	@ 0x2e
 8015226:	d10a      	bne.n	801523e <_vfiprintf_r+0x156>
 8015228:	7863      	ldrb	r3, [r4, #1]
 801522a:	2b2a      	cmp	r3, #42	@ 0x2a
 801522c:	d132      	bne.n	8015294 <_vfiprintf_r+0x1ac>
 801522e:	9b03      	ldr	r3, [sp, #12]
 8015230:	1d1a      	adds	r2, r3, #4
 8015232:	681b      	ldr	r3, [r3, #0]
 8015234:	9203      	str	r2, [sp, #12]
 8015236:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801523a:	3402      	adds	r4, #2
 801523c:	9305      	str	r3, [sp, #20]
 801523e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015314 <_vfiprintf_r+0x22c>
 8015242:	7821      	ldrb	r1, [r4, #0]
 8015244:	2203      	movs	r2, #3
 8015246:	4650      	mov	r0, sl
 8015248:	f7ea ffea 	bl	8000220 <memchr>
 801524c:	b138      	cbz	r0, 801525e <_vfiprintf_r+0x176>
 801524e:	9b04      	ldr	r3, [sp, #16]
 8015250:	eba0 000a 	sub.w	r0, r0, sl
 8015254:	2240      	movs	r2, #64	@ 0x40
 8015256:	4082      	lsls	r2, r0
 8015258:	4313      	orrs	r3, r2
 801525a:	3401      	adds	r4, #1
 801525c:	9304      	str	r3, [sp, #16]
 801525e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015262:	4829      	ldr	r0, [pc, #164]	@ (8015308 <_vfiprintf_r+0x220>)
 8015264:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015268:	2206      	movs	r2, #6
 801526a:	f7ea ffd9 	bl	8000220 <memchr>
 801526e:	2800      	cmp	r0, #0
 8015270:	d03f      	beq.n	80152f2 <_vfiprintf_r+0x20a>
 8015272:	4b26      	ldr	r3, [pc, #152]	@ (801530c <_vfiprintf_r+0x224>)
 8015274:	bb1b      	cbnz	r3, 80152be <_vfiprintf_r+0x1d6>
 8015276:	9b03      	ldr	r3, [sp, #12]
 8015278:	3307      	adds	r3, #7
 801527a:	f023 0307 	bic.w	r3, r3, #7
 801527e:	3308      	adds	r3, #8
 8015280:	9303      	str	r3, [sp, #12]
 8015282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015284:	443b      	add	r3, r7
 8015286:	9309      	str	r3, [sp, #36]	@ 0x24
 8015288:	e76a      	b.n	8015160 <_vfiprintf_r+0x78>
 801528a:	fb0c 3202 	mla	r2, ip, r2, r3
 801528e:	460c      	mov	r4, r1
 8015290:	2001      	movs	r0, #1
 8015292:	e7a8      	b.n	80151e6 <_vfiprintf_r+0xfe>
 8015294:	2300      	movs	r3, #0
 8015296:	3401      	adds	r4, #1
 8015298:	9305      	str	r3, [sp, #20]
 801529a:	4619      	mov	r1, r3
 801529c:	f04f 0c0a 	mov.w	ip, #10
 80152a0:	4620      	mov	r0, r4
 80152a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80152a6:	3a30      	subs	r2, #48	@ 0x30
 80152a8:	2a09      	cmp	r2, #9
 80152aa:	d903      	bls.n	80152b4 <_vfiprintf_r+0x1cc>
 80152ac:	2b00      	cmp	r3, #0
 80152ae:	d0c6      	beq.n	801523e <_vfiprintf_r+0x156>
 80152b0:	9105      	str	r1, [sp, #20]
 80152b2:	e7c4      	b.n	801523e <_vfiprintf_r+0x156>
 80152b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80152b8:	4604      	mov	r4, r0
 80152ba:	2301      	movs	r3, #1
 80152bc:	e7f0      	b.n	80152a0 <_vfiprintf_r+0x1b8>
 80152be:	ab03      	add	r3, sp, #12
 80152c0:	9300      	str	r3, [sp, #0]
 80152c2:	462a      	mov	r2, r5
 80152c4:	4b12      	ldr	r3, [pc, #72]	@ (8015310 <_vfiprintf_r+0x228>)
 80152c6:	a904      	add	r1, sp, #16
 80152c8:	4630      	mov	r0, r6
 80152ca:	f7fc fa25 	bl	8011718 <_printf_float>
 80152ce:	4607      	mov	r7, r0
 80152d0:	1c78      	adds	r0, r7, #1
 80152d2:	d1d6      	bne.n	8015282 <_vfiprintf_r+0x19a>
 80152d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80152d6:	07d9      	lsls	r1, r3, #31
 80152d8:	d405      	bmi.n	80152e6 <_vfiprintf_r+0x1fe>
 80152da:	89ab      	ldrh	r3, [r5, #12]
 80152dc:	059a      	lsls	r2, r3, #22
 80152de:	d402      	bmi.n	80152e6 <_vfiprintf_r+0x1fe>
 80152e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80152e2:	f7fd fae3 	bl	80128ac <__retarget_lock_release_recursive>
 80152e6:	89ab      	ldrh	r3, [r5, #12]
 80152e8:	065b      	lsls	r3, r3, #25
 80152ea:	f53f af1f 	bmi.w	801512c <_vfiprintf_r+0x44>
 80152ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80152f0:	e71e      	b.n	8015130 <_vfiprintf_r+0x48>
 80152f2:	ab03      	add	r3, sp, #12
 80152f4:	9300      	str	r3, [sp, #0]
 80152f6:	462a      	mov	r2, r5
 80152f8:	4b05      	ldr	r3, [pc, #20]	@ (8015310 <_vfiprintf_r+0x228>)
 80152fa:	a904      	add	r1, sp, #16
 80152fc:	4630      	mov	r0, r6
 80152fe:	f7fc fca3 	bl	8011c48 <_printf_i>
 8015302:	e7e4      	b.n	80152ce <_vfiprintf_r+0x1e6>
 8015304:	08016995 	.word	0x08016995
 8015308:	0801699f 	.word	0x0801699f
 801530c:	08011719 	.word	0x08011719
 8015310:	080150c3 	.word	0x080150c3
 8015314:	0801699b 	.word	0x0801699b

08015318 <__sflush_r>:
 8015318:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801531c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015320:	0716      	lsls	r6, r2, #28
 8015322:	4605      	mov	r5, r0
 8015324:	460c      	mov	r4, r1
 8015326:	d454      	bmi.n	80153d2 <__sflush_r+0xba>
 8015328:	684b      	ldr	r3, [r1, #4]
 801532a:	2b00      	cmp	r3, #0
 801532c:	dc02      	bgt.n	8015334 <__sflush_r+0x1c>
 801532e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015330:	2b00      	cmp	r3, #0
 8015332:	dd48      	ble.n	80153c6 <__sflush_r+0xae>
 8015334:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015336:	2e00      	cmp	r6, #0
 8015338:	d045      	beq.n	80153c6 <__sflush_r+0xae>
 801533a:	2300      	movs	r3, #0
 801533c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015340:	682f      	ldr	r7, [r5, #0]
 8015342:	6a21      	ldr	r1, [r4, #32]
 8015344:	602b      	str	r3, [r5, #0]
 8015346:	d030      	beq.n	80153aa <__sflush_r+0x92>
 8015348:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801534a:	89a3      	ldrh	r3, [r4, #12]
 801534c:	0759      	lsls	r1, r3, #29
 801534e:	d505      	bpl.n	801535c <__sflush_r+0x44>
 8015350:	6863      	ldr	r3, [r4, #4]
 8015352:	1ad2      	subs	r2, r2, r3
 8015354:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015356:	b10b      	cbz	r3, 801535c <__sflush_r+0x44>
 8015358:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801535a:	1ad2      	subs	r2, r2, r3
 801535c:	2300      	movs	r3, #0
 801535e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015360:	6a21      	ldr	r1, [r4, #32]
 8015362:	4628      	mov	r0, r5
 8015364:	47b0      	blx	r6
 8015366:	1c43      	adds	r3, r0, #1
 8015368:	89a3      	ldrh	r3, [r4, #12]
 801536a:	d106      	bne.n	801537a <__sflush_r+0x62>
 801536c:	6829      	ldr	r1, [r5, #0]
 801536e:	291d      	cmp	r1, #29
 8015370:	d82b      	bhi.n	80153ca <__sflush_r+0xb2>
 8015372:	4a2a      	ldr	r2, [pc, #168]	@ (801541c <__sflush_r+0x104>)
 8015374:	40ca      	lsrs	r2, r1
 8015376:	07d6      	lsls	r6, r2, #31
 8015378:	d527      	bpl.n	80153ca <__sflush_r+0xb2>
 801537a:	2200      	movs	r2, #0
 801537c:	6062      	str	r2, [r4, #4]
 801537e:	04d9      	lsls	r1, r3, #19
 8015380:	6922      	ldr	r2, [r4, #16]
 8015382:	6022      	str	r2, [r4, #0]
 8015384:	d504      	bpl.n	8015390 <__sflush_r+0x78>
 8015386:	1c42      	adds	r2, r0, #1
 8015388:	d101      	bne.n	801538e <__sflush_r+0x76>
 801538a:	682b      	ldr	r3, [r5, #0]
 801538c:	b903      	cbnz	r3, 8015390 <__sflush_r+0x78>
 801538e:	6560      	str	r0, [r4, #84]	@ 0x54
 8015390:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015392:	602f      	str	r7, [r5, #0]
 8015394:	b1b9      	cbz	r1, 80153c6 <__sflush_r+0xae>
 8015396:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801539a:	4299      	cmp	r1, r3
 801539c:	d002      	beq.n	80153a4 <__sflush_r+0x8c>
 801539e:	4628      	mov	r0, r5
 80153a0:	f7fe f8f2 	bl	8013588 <_free_r>
 80153a4:	2300      	movs	r3, #0
 80153a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80153a8:	e00d      	b.n	80153c6 <__sflush_r+0xae>
 80153aa:	2301      	movs	r3, #1
 80153ac:	4628      	mov	r0, r5
 80153ae:	47b0      	blx	r6
 80153b0:	4602      	mov	r2, r0
 80153b2:	1c50      	adds	r0, r2, #1
 80153b4:	d1c9      	bne.n	801534a <__sflush_r+0x32>
 80153b6:	682b      	ldr	r3, [r5, #0]
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	d0c6      	beq.n	801534a <__sflush_r+0x32>
 80153bc:	2b1d      	cmp	r3, #29
 80153be:	d001      	beq.n	80153c4 <__sflush_r+0xac>
 80153c0:	2b16      	cmp	r3, #22
 80153c2:	d11e      	bne.n	8015402 <__sflush_r+0xea>
 80153c4:	602f      	str	r7, [r5, #0]
 80153c6:	2000      	movs	r0, #0
 80153c8:	e022      	b.n	8015410 <__sflush_r+0xf8>
 80153ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80153ce:	b21b      	sxth	r3, r3
 80153d0:	e01b      	b.n	801540a <__sflush_r+0xf2>
 80153d2:	690f      	ldr	r7, [r1, #16]
 80153d4:	2f00      	cmp	r7, #0
 80153d6:	d0f6      	beq.n	80153c6 <__sflush_r+0xae>
 80153d8:	0793      	lsls	r3, r2, #30
 80153da:	680e      	ldr	r6, [r1, #0]
 80153dc:	bf08      	it	eq
 80153de:	694b      	ldreq	r3, [r1, #20]
 80153e0:	600f      	str	r7, [r1, #0]
 80153e2:	bf18      	it	ne
 80153e4:	2300      	movne	r3, #0
 80153e6:	eba6 0807 	sub.w	r8, r6, r7
 80153ea:	608b      	str	r3, [r1, #8]
 80153ec:	f1b8 0f00 	cmp.w	r8, #0
 80153f0:	dde9      	ble.n	80153c6 <__sflush_r+0xae>
 80153f2:	6a21      	ldr	r1, [r4, #32]
 80153f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80153f6:	4643      	mov	r3, r8
 80153f8:	463a      	mov	r2, r7
 80153fa:	4628      	mov	r0, r5
 80153fc:	47b0      	blx	r6
 80153fe:	2800      	cmp	r0, #0
 8015400:	dc08      	bgt.n	8015414 <__sflush_r+0xfc>
 8015402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015406:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801540a:	81a3      	strh	r3, [r4, #12]
 801540c:	f04f 30ff 	mov.w	r0, #4294967295
 8015410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015414:	4407      	add	r7, r0
 8015416:	eba8 0800 	sub.w	r8, r8, r0
 801541a:	e7e7      	b.n	80153ec <__sflush_r+0xd4>
 801541c:	20400001 	.word	0x20400001

08015420 <_fflush_r>:
 8015420:	b538      	push	{r3, r4, r5, lr}
 8015422:	690b      	ldr	r3, [r1, #16]
 8015424:	4605      	mov	r5, r0
 8015426:	460c      	mov	r4, r1
 8015428:	b913      	cbnz	r3, 8015430 <_fflush_r+0x10>
 801542a:	2500      	movs	r5, #0
 801542c:	4628      	mov	r0, r5
 801542e:	bd38      	pop	{r3, r4, r5, pc}
 8015430:	b118      	cbz	r0, 801543a <_fflush_r+0x1a>
 8015432:	6a03      	ldr	r3, [r0, #32]
 8015434:	b90b      	cbnz	r3, 801543a <_fflush_r+0x1a>
 8015436:	f7fc ffbf 	bl	80123b8 <__sinit>
 801543a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801543e:	2b00      	cmp	r3, #0
 8015440:	d0f3      	beq.n	801542a <_fflush_r+0xa>
 8015442:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015444:	07d0      	lsls	r0, r2, #31
 8015446:	d404      	bmi.n	8015452 <_fflush_r+0x32>
 8015448:	0599      	lsls	r1, r3, #22
 801544a:	d402      	bmi.n	8015452 <_fflush_r+0x32>
 801544c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801544e:	f7fd fa2c 	bl	80128aa <__retarget_lock_acquire_recursive>
 8015452:	4628      	mov	r0, r5
 8015454:	4621      	mov	r1, r4
 8015456:	f7ff ff5f 	bl	8015318 <__sflush_r>
 801545a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801545c:	07da      	lsls	r2, r3, #31
 801545e:	4605      	mov	r5, r0
 8015460:	d4e4      	bmi.n	801542c <_fflush_r+0xc>
 8015462:	89a3      	ldrh	r3, [r4, #12]
 8015464:	059b      	lsls	r3, r3, #22
 8015466:	d4e1      	bmi.n	801542c <_fflush_r+0xc>
 8015468:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801546a:	f7fd fa1f 	bl	80128ac <__retarget_lock_release_recursive>
 801546e:	e7dd      	b.n	801542c <_fflush_r+0xc>

08015470 <__swhatbuf_r>:
 8015470:	b570      	push	{r4, r5, r6, lr}
 8015472:	460c      	mov	r4, r1
 8015474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015478:	2900      	cmp	r1, #0
 801547a:	b096      	sub	sp, #88	@ 0x58
 801547c:	4615      	mov	r5, r2
 801547e:	461e      	mov	r6, r3
 8015480:	da0d      	bge.n	801549e <__swhatbuf_r+0x2e>
 8015482:	89a3      	ldrh	r3, [r4, #12]
 8015484:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015488:	f04f 0100 	mov.w	r1, #0
 801548c:	bf14      	ite	ne
 801548e:	2340      	movne	r3, #64	@ 0x40
 8015490:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015494:	2000      	movs	r0, #0
 8015496:	6031      	str	r1, [r6, #0]
 8015498:	602b      	str	r3, [r5, #0]
 801549a:	b016      	add	sp, #88	@ 0x58
 801549c:	bd70      	pop	{r4, r5, r6, pc}
 801549e:	466a      	mov	r2, sp
 80154a0:	f000 f874 	bl	801558c <_fstat_r>
 80154a4:	2800      	cmp	r0, #0
 80154a6:	dbec      	blt.n	8015482 <__swhatbuf_r+0x12>
 80154a8:	9901      	ldr	r1, [sp, #4]
 80154aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80154ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80154b2:	4259      	negs	r1, r3
 80154b4:	4159      	adcs	r1, r3
 80154b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80154ba:	e7eb      	b.n	8015494 <__swhatbuf_r+0x24>

080154bc <__smakebuf_r>:
 80154bc:	898b      	ldrh	r3, [r1, #12]
 80154be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80154c0:	079d      	lsls	r5, r3, #30
 80154c2:	4606      	mov	r6, r0
 80154c4:	460c      	mov	r4, r1
 80154c6:	d507      	bpl.n	80154d8 <__smakebuf_r+0x1c>
 80154c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80154cc:	6023      	str	r3, [r4, #0]
 80154ce:	6123      	str	r3, [r4, #16]
 80154d0:	2301      	movs	r3, #1
 80154d2:	6163      	str	r3, [r4, #20]
 80154d4:	b003      	add	sp, #12
 80154d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80154d8:	ab01      	add	r3, sp, #4
 80154da:	466a      	mov	r2, sp
 80154dc:	f7ff ffc8 	bl	8015470 <__swhatbuf_r>
 80154e0:	9f00      	ldr	r7, [sp, #0]
 80154e2:	4605      	mov	r5, r0
 80154e4:	4639      	mov	r1, r7
 80154e6:	4630      	mov	r0, r6
 80154e8:	f7fe f8c2 	bl	8013670 <_malloc_r>
 80154ec:	b948      	cbnz	r0, 8015502 <__smakebuf_r+0x46>
 80154ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80154f2:	059a      	lsls	r2, r3, #22
 80154f4:	d4ee      	bmi.n	80154d4 <__smakebuf_r+0x18>
 80154f6:	f023 0303 	bic.w	r3, r3, #3
 80154fa:	f043 0302 	orr.w	r3, r3, #2
 80154fe:	81a3      	strh	r3, [r4, #12]
 8015500:	e7e2      	b.n	80154c8 <__smakebuf_r+0xc>
 8015502:	89a3      	ldrh	r3, [r4, #12]
 8015504:	6020      	str	r0, [r4, #0]
 8015506:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801550a:	81a3      	strh	r3, [r4, #12]
 801550c:	9b01      	ldr	r3, [sp, #4]
 801550e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015512:	b15b      	cbz	r3, 801552c <__smakebuf_r+0x70>
 8015514:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015518:	4630      	mov	r0, r6
 801551a:	f000 f849 	bl	80155b0 <_isatty_r>
 801551e:	b128      	cbz	r0, 801552c <__smakebuf_r+0x70>
 8015520:	89a3      	ldrh	r3, [r4, #12]
 8015522:	f023 0303 	bic.w	r3, r3, #3
 8015526:	f043 0301 	orr.w	r3, r3, #1
 801552a:	81a3      	strh	r3, [r4, #12]
 801552c:	89a3      	ldrh	r3, [r4, #12]
 801552e:	431d      	orrs	r5, r3
 8015530:	81a5      	strh	r5, [r4, #12]
 8015532:	e7cf      	b.n	80154d4 <__smakebuf_r+0x18>

08015534 <memmove>:
 8015534:	4288      	cmp	r0, r1
 8015536:	b510      	push	{r4, lr}
 8015538:	eb01 0402 	add.w	r4, r1, r2
 801553c:	d902      	bls.n	8015544 <memmove+0x10>
 801553e:	4284      	cmp	r4, r0
 8015540:	4623      	mov	r3, r4
 8015542:	d807      	bhi.n	8015554 <memmove+0x20>
 8015544:	1e43      	subs	r3, r0, #1
 8015546:	42a1      	cmp	r1, r4
 8015548:	d008      	beq.n	801555c <memmove+0x28>
 801554a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801554e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015552:	e7f8      	b.n	8015546 <memmove+0x12>
 8015554:	4402      	add	r2, r0
 8015556:	4601      	mov	r1, r0
 8015558:	428a      	cmp	r2, r1
 801555a:	d100      	bne.n	801555e <memmove+0x2a>
 801555c:	bd10      	pop	{r4, pc}
 801555e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015562:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015566:	e7f7      	b.n	8015558 <memmove+0x24>

08015568 <strncmp>:
 8015568:	b510      	push	{r4, lr}
 801556a:	b16a      	cbz	r2, 8015588 <strncmp+0x20>
 801556c:	3901      	subs	r1, #1
 801556e:	1884      	adds	r4, r0, r2
 8015570:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015574:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8015578:	429a      	cmp	r2, r3
 801557a:	d103      	bne.n	8015584 <strncmp+0x1c>
 801557c:	42a0      	cmp	r0, r4
 801557e:	d001      	beq.n	8015584 <strncmp+0x1c>
 8015580:	2a00      	cmp	r2, #0
 8015582:	d1f5      	bne.n	8015570 <strncmp+0x8>
 8015584:	1ad0      	subs	r0, r2, r3
 8015586:	bd10      	pop	{r4, pc}
 8015588:	4610      	mov	r0, r2
 801558a:	e7fc      	b.n	8015586 <strncmp+0x1e>

0801558c <_fstat_r>:
 801558c:	b538      	push	{r3, r4, r5, lr}
 801558e:	4d07      	ldr	r5, [pc, #28]	@ (80155ac <_fstat_r+0x20>)
 8015590:	2300      	movs	r3, #0
 8015592:	4604      	mov	r4, r0
 8015594:	4608      	mov	r0, r1
 8015596:	4611      	mov	r1, r2
 8015598:	602b      	str	r3, [r5, #0]
 801559a:	f7ed f863 	bl	8002664 <_fstat>
 801559e:	1c43      	adds	r3, r0, #1
 80155a0:	d102      	bne.n	80155a8 <_fstat_r+0x1c>
 80155a2:	682b      	ldr	r3, [r5, #0]
 80155a4:	b103      	cbz	r3, 80155a8 <_fstat_r+0x1c>
 80155a6:	6023      	str	r3, [r4, #0]
 80155a8:	bd38      	pop	{r3, r4, r5, pc}
 80155aa:	bf00      	nop
 80155ac:	20005efc 	.word	0x20005efc

080155b0 <_isatty_r>:
 80155b0:	b538      	push	{r3, r4, r5, lr}
 80155b2:	4d06      	ldr	r5, [pc, #24]	@ (80155cc <_isatty_r+0x1c>)
 80155b4:	2300      	movs	r3, #0
 80155b6:	4604      	mov	r4, r0
 80155b8:	4608      	mov	r0, r1
 80155ba:	602b      	str	r3, [r5, #0]
 80155bc:	f7ed f862 	bl	8002684 <_isatty>
 80155c0:	1c43      	adds	r3, r0, #1
 80155c2:	d102      	bne.n	80155ca <_isatty_r+0x1a>
 80155c4:	682b      	ldr	r3, [r5, #0]
 80155c6:	b103      	cbz	r3, 80155ca <_isatty_r+0x1a>
 80155c8:	6023      	str	r3, [r4, #0]
 80155ca:	bd38      	pop	{r3, r4, r5, pc}
 80155cc:	20005efc 	.word	0x20005efc

080155d0 <_sbrk_r>:
 80155d0:	b538      	push	{r3, r4, r5, lr}
 80155d2:	4d06      	ldr	r5, [pc, #24]	@ (80155ec <_sbrk_r+0x1c>)
 80155d4:	2300      	movs	r3, #0
 80155d6:	4604      	mov	r4, r0
 80155d8:	4608      	mov	r0, r1
 80155da:	602b      	str	r3, [r5, #0]
 80155dc:	f7ed f86a 	bl	80026b4 <_sbrk>
 80155e0:	1c43      	adds	r3, r0, #1
 80155e2:	d102      	bne.n	80155ea <_sbrk_r+0x1a>
 80155e4:	682b      	ldr	r3, [r5, #0]
 80155e6:	b103      	cbz	r3, 80155ea <_sbrk_r+0x1a>
 80155e8:	6023      	str	r3, [r4, #0]
 80155ea:	bd38      	pop	{r3, r4, r5, pc}
 80155ec:	20005efc 	.word	0x20005efc

080155f0 <nan>:
 80155f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80155f8 <nan+0x8>
 80155f4:	4770      	bx	lr
 80155f6:	bf00      	nop
 80155f8:	00000000 	.word	0x00000000
 80155fc:	7ff80000 	.word	0x7ff80000

08015600 <__assert_func>:
 8015600:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015602:	4614      	mov	r4, r2
 8015604:	461a      	mov	r2, r3
 8015606:	4b09      	ldr	r3, [pc, #36]	@ (801562c <__assert_func+0x2c>)
 8015608:	681b      	ldr	r3, [r3, #0]
 801560a:	4605      	mov	r5, r0
 801560c:	68d8      	ldr	r0, [r3, #12]
 801560e:	b14c      	cbz	r4, 8015624 <__assert_func+0x24>
 8015610:	4b07      	ldr	r3, [pc, #28]	@ (8015630 <__assert_func+0x30>)
 8015612:	9100      	str	r1, [sp, #0]
 8015614:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015618:	4906      	ldr	r1, [pc, #24]	@ (8015634 <__assert_func+0x34>)
 801561a:	462b      	mov	r3, r5
 801561c:	f000 fba8 	bl	8015d70 <fiprintf>
 8015620:	f000 fbb8 	bl	8015d94 <abort>
 8015624:	4b04      	ldr	r3, [pc, #16]	@ (8015638 <__assert_func+0x38>)
 8015626:	461c      	mov	r4, r3
 8015628:	e7f3      	b.n	8015612 <__assert_func+0x12>
 801562a:	bf00      	nop
 801562c:	20000080 	.word	0x20000080
 8015630:	080169ae 	.word	0x080169ae
 8015634:	080169bb 	.word	0x080169bb
 8015638:	080169e9 	.word	0x080169e9

0801563c <_calloc_r>:
 801563c:	b570      	push	{r4, r5, r6, lr}
 801563e:	fba1 5402 	umull	r5, r4, r1, r2
 8015642:	b934      	cbnz	r4, 8015652 <_calloc_r+0x16>
 8015644:	4629      	mov	r1, r5
 8015646:	f7fe f813 	bl	8013670 <_malloc_r>
 801564a:	4606      	mov	r6, r0
 801564c:	b928      	cbnz	r0, 801565a <_calloc_r+0x1e>
 801564e:	4630      	mov	r0, r6
 8015650:	bd70      	pop	{r4, r5, r6, pc}
 8015652:	220c      	movs	r2, #12
 8015654:	6002      	str	r2, [r0, #0]
 8015656:	2600      	movs	r6, #0
 8015658:	e7f9      	b.n	801564e <_calloc_r+0x12>
 801565a:	462a      	mov	r2, r5
 801565c:	4621      	mov	r1, r4
 801565e:	f7fd f823 	bl	80126a8 <memset>
 8015662:	e7f4      	b.n	801564e <_calloc_r+0x12>

08015664 <rshift>:
 8015664:	6903      	ldr	r3, [r0, #16]
 8015666:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801566a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801566e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015672:	f100 0414 	add.w	r4, r0, #20
 8015676:	dd45      	ble.n	8015704 <rshift+0xa0>
 8015678:	f011 011f 	ands.w	r1, r1, #31
 801567c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015680:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015684:	d10c      	bne.n	80156a0 <rshift+0x3c>
 8015686:	f100 0710 	add.w	r7, r0, #16
 801568a:	4629      	mov	r1, r5
 801568c:	42b1      	cmp	r1, r6
 801568e:	d334      	bcc.n	80156fa <rshift+0x96>
 8015690:	1a9b      	subs	r3, r3, r2
 8015692:	009b      	lsls	r3, r3, #2
 8015694:	1eea      	subs	r2, r5, #3
 8015696:	4296      	cmp	r6, r2
 8015698:	bf38      	it	cc
 801569a:	2300      	movcc	r3, #0
 801569c:	4423      	add	r3, r4
 801569e:	e015      	b.n	80156cc <rshift+0x68>
 80156a0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80156a4:	f1c1 0820 	rsb	r8, r1, #32
 80156a8:	40cf      	lsrs	r7, r1
 80156aa:	f105 0e04 	add.w	lr, r5, #4
 80156ae:	46a1      	mov	r9, r4
 80156b0:	4576      	cmp	r6, lr
 80156b2:	46f4      	mov	ip, lr
 80156b4:	d815      	bhi.n	80156e2 <rshift+0x7e>
 80156b6:	1a9a      	subs	r2, r3, r2
 80156b8:	0092      	lsls	r2, r2, #2
 80156ba:	3a04      	subs	r2, #4
 80156bc:	3501      	adds	r5, #1
 80156be:	42ae      	cmp	r6, r5
 80156c0:	bf38      	it	cc
 80156c2:	2200      	movcc	r2, #0
 80156c4:	18a3      	adds	r3, r4, r2
 80156c6:	50a7      	str	r7, [r4, r2]
 80156c8:	b107      	cbz	r7, 80156cc <rshift+0x68>
 80156ca:	3304      	adds	r3, #4
 80156cc:	1b1a      	subs	r2, r3, r4
 80156ce:	42a3      	cmp	r3, r4
 80156d0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80156d4:	bf08      	it	eq
 80156d6:	2300      	moveq	r3, #0
 80156d8:	6102      	str	r2, [r0, #16]
 80156da:	bf08      	it	eq
 80156dc:	6143      	streq	r3, [r0, #20]
 80156de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80156e2:	f8dc c000 	ldr.w	ip, [ip]
 80156e6:	fa0c fc08 	lsl.w	ip, ip, r8
 80156ea:	ea4c 0707 	orr.w	r7, ip, r7
 80156ee:	f849 7b04 	str.w	r7, [r9], #4
 80156f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80156f6:	40cf      	lsrs	r7, r1
 80156f8:	e7da      	b.n	80156b0 <rshift+0x4c>
 80156fa:	f851 cb04 	ldr.w	ip, [r1], #4
 80156fe:	f847 cf04 	str.w	ip, [r7, #4]!
 8015702:	e7c3      	b.n	801568c <rshift+0x28>
 8015704:	4623      	mov	r3, r4
 8015706:	e7e1      	b.n	80156cc <rshift+0x68>

08015708 <__hexdig_fun>:
 8015708:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801570c:	2b09      	cmp	r3, #9
 801570e:	d802      	bhi.n	8015716 <__hexdig_fun+0xe>
 8015710:	3820      	subs	r0, #32
 8015712:	b2c0      	uxtb	r0, r0
 8015714:	4770      	bx	lr
 8015716:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801571a:	2b05      	cmp	r3, #5
 801571c:	d801      	bhi.n	8015722 <__hexdig_fun+0x1a>
 801571e:	3847      	subs	r0, #71	@ 0x47
 8015720:	e7f7      	b.n	8015712 <__hexdig_fun+0xa>
 8015722:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8015726:	2b05      	cmp	r3, #5
 8015728:	d801      	bhi.n	801572e <__hexdig_fun+0x26>
 801572a:	3827      	subs	r0, #39	@ 0x27
 801572c:	e7f1      	b.n	8015712 <__hexdig_fun+0xa>
 801572e:	2000      	movs	r0, #0
 8015730:	4770      	bx	lr
	...

08015734 <__gethex>:
 8015734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015738:	b085      	sub	sp, #20
 801573a:	468a      	mov	sl, r1
 801573c:	9302      	str	r3, [sp, #8]
 801573e:	680b      	ldr	r3, [r1, #0]
 8015740:	9001      	str	r0, [sp, #4]
 8015742:	4690      	mov	r8, r2
 8015744:	1c9c      	adds	r4, r3, #2
 8015746:	46a1      	mov	r9, r4
 8015748:	f814 0b01 	ldrb.w	r0, [r4], #1
 801574c:	2830      	cmp	r0, #48	@ 0x30
 801574e:	d0fa      	beq.n	8015746 <__gethex+0x12>
 8015750:	eba9 0303 	sub.w	r3, r9, r3
 8015754:	f1a3 0b02 	sub.w	fp, r3, #2
 8015758:	f7ff ffd6 	bl	8015708 <__hexdig_fun>
 801575c:	4605      	mov	r5, r0
 801575e:	2800      	cmp	r0, #0
 8015760:	d168      	bne.n	8015834 <__gethex+0x100>
 8015762:	49a0      	ldr	r1, [pc, #640]	@ (80159e4 <__gethex+0x2b0>)
 8015764:	2201      	movs	r2, #1
 8015766:	4648      	mov	r0, r9
 8015768:	f7ff fefe 	bl	8015568 <strncmp>
 801576c:	4607      	mov	r7, r0
 801576e:	2800      	cmp	r0, #0
 8015770:	d167      	bne.n	8015842 <__gethex+0x10e>
 8015772:	f899 0001 	ldrb.w	r0, [r9, #1]
 8015776:	4626      	mov	r6, r4
 8015778:	f7ff ffc6 	bl	8015708 <__hexdig_fun>
 801577c:	2800      	cmp	r0, #0
 801577e:	d062      	beq.n	8015846 <__gethex+0x112>
 8015780:	4623      	mov	r3, r4
 8015782:	7818      	ldrb	r0, [r3, #0]
 8015784:	2830      	cmp	r0, #48	@ 0x30
 8015786:	4699      	mov	r9, r3
 8015788:	f103 0301 	add.w	r3, r3, #1
 801578c:	d0f9      	beq.n	8015782 <__gethex+0x4e>
 801578e:	f7ff ffbb 	bl	8015708 <__hexdig_fun>
 8015792:	fab0 f580 	clz	r5, r0
 8015796:	096d      	lsrs	r5, r5, #5
 8015798:	f04f 0b01 	mov.w	fp, #1
 801579c:	464a      	mov	r2, r9
 801579e:	4616      	mov	r6, r2
 80157a0:	3201      	adds	r2, #1
 80157a2:	7830      	ldrb	r0, [r6, #0]
 80157a4:	f7ff ffb0 	bl	8015708 <__hexdig_fun>
 80157a8:	2800      	cmp	r0, #0
 80157aa:	d1f8      	bne.n	801579e <__gethex+0x6a>
 80157ac:	498d      	ldr	r1, [pc, #564]	@ (80159e4 <__gethex+0x2b0>)
 80157ae:	2201      	movs	r2, #1
 80157b0:	4630      	mov	r0, r6
 80157b2:	f7ff fed9 	bl	8015568 <strncmp>
 80157b6:	2800      	cmp	r0, #0
 80157b8:	d13f      	bne.n	801583a <__gethex+0x106>
 80157ba:	b944      	cbnz	r4, 80157ce <__gethex+0x9a>
 80157bc:	1c74      	adds	r4, r6, #1
 80157be:	4622      	mov	r2, r4
 80157c0:	4616      	mov	r6, r2
 80157c2:	3201      	adds	r2, #1
 80157c4:	7830      	ldrb	r0, [r6, #0]
 80157c6:	f7ff ff9f 	bl	8015708 <__hexdig_fun>
 80157ca:	2800      	cmp	r0, #0
 80157cc:	d1f8      	bne.n	80157c0 <__gethex+0x8c>
 80157ce:	1ba4      	subs	r4, r4, r6
 80157d0:	00a7      	lsls	r7, r4, #2
 80157d2:	7833      	ldrb	r3, [r6, #0]
 80157d4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80157d8:	2b50      	cmp	r3, #80	@ 0x50
 80157da:	d13e      	bne.n	801585a <__gethex+0x126>
 80157dc:	7873      	ldrb	r3, [r6, #1]
 80157de:	2b2b      	cmp	r3, #43	@ 0x2b
 80157e0:	d033      	beq.n	801584a <__gethex+0x116>
 80157e2:	2b2d      	cmp	r3, #45	@ 0x2d
 80157e4:	d034      	beq.n	8015850 <__gethex+0x11c>
 80157e6:	1c71      	adds	r1, r6, #1
 80157e8:	2400      	movs	r4, #0
 80157ea:	7808      	ldrb	r0, [r1, #0]
 80157ec:	f7ff ff8c 	bl	8015708 <__hexdig_fun>
 80157f0:	1e43      	subs	r3, r0, #1
 80157f2:	b2db      	uxtb	r3, r3
 80157f4:	2b18      	cmp	r3, #24
 80157f6:	d830      	bhi.n	801585a <__gethex+0x126>
 80157f8:	f1a0 0210 	sub.w	r2, r0, #16
 80157fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015800:	f7ff ff82 	bl	8015708 <__hexdig_fun>
 8015804:	f100 3cff 	add.w	ip, r0, #4294967295
 8015808:	fa5f fc8c 	uxtb.w	ip, ip
 801580c:	f1bc 0f18 	cmp.w	ip, #24
 8015810:	f04f 030a 	mov.w	r3, #10
 8015814:	d91e      	bls.n	8015854 <__gethex+0x120>
 8015816:	b104      	cbz	r4, 801581a <__gethex+0xe6>
 8015818:	4252      	negs	r2, r2
 801581a:	4417      	add	r7, r2
 801581c:	f8ca 1000 	str.w	r1, [sl]
 8015820:	b1ed      	cbz	r5, 801585e <__gethex+0x12a>
 8015822:	f1bb 0f00 	cmp.w	fp, #0
 8015826:	bf0c      	ite	eq
 8015828:	2506      	moveq	r5, #6
 801582a:	2500      	movne	r5, #0
 801582c:	4628      	mov	r0, r5
 801582e:	b005      	add	sp, #20
 8015830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015834:	2500      	movs	r5, #0
 8015836:	462c      	mov	r4, r5
 8015838:	e7b0      	b.n	801579c <__gethex+0x68>
 801583a:	2c00      	cmp	r4, #0
 801583c:	d1c7      	bne.n	80157ce <__gethex+0x9a>
 801583e:	4627      	mov	r7, r4
 8015840:	e7c7      	b.n	80157d2 <__gethex+0x9e>
 8015842:	464e      	mov	r6, r9
 8015844:	462f      	mov	r7, r5
 8015846:	2501      	movs	r5, #1
 8015848:	e7c3      	b.n	80157d2 <__gethex+0x9e>
 801584a:	2400      	movs	r4, #0
 801584c:	1cb1      	adds	r1, r6, #2
 801584e:	e7cc      	b.n	80157ea <__gethex+0xb6>
 8015850:	2401      	movs	r4, #1
 8015852:	e7fb      	b.n	801584c <__gethex+0x118>
 8015854:	fb03 0002 	mla	r0, r3, r2, r0
 8015858:	e7ce      	b.n	80157f8 <__gethex+0xc4>
 801585a:	4631      	mov	r1, r6
 801585c:	e7de      	b.n	801581c <__gethex+0xe8>
 801585e:	eba6 0309 	sub.w	r3, r6, r9
 8015862:	3b01      	subs	r3, #1
 8015864:	4629      	mov	r1, r5
 8015866:	2b07      	cmp	r3, #7
 8015868:	dc0a      	bgt.n	8015880 <__gethex+0x14c>
 801586a:	9801      	ldr	r0, [sp, #4]
 801586c:	f7fd ff8c 	bl	8013788 <_Balloc>
 8015870:	4604      	mov	r4, r0
 8015872:	b940      	cbnz	r0, 8015886 <__gethex+0x152>
 8015874:	4b5c      	ldr	r3, [pc, #368]	@ (80159e8 <__gethex+0x2b4>)
 8015876:	4602      	mov	r2, r0
 8015878:	21e4      	movs	r1, #228	@ 0xe4
 801587a:	485c      	ldr	r0, [pc, #368]	@ (80159ec <__gethex+0x2b8>)
 801587c:	f7ff fec0 	bl	8015600 <__assert_func>
 8015880:	3101      	adds	r1, #1
 8015882:	105b      	asrs	r3, r3, #1
 8015884:	e7ef      	b.n	8015866 <__gethex+0x132>
 8015886:	f100 0a14 	add.w	sl, r0, #20
 801588a:	2300      	movs	r3, #0
 801588c:	4655      	mov	r5, sl
 801588e:	469b      	mov	fp, r3
 8015890:	45b1      	cmp	r9, r6
 8015892:	d337      	bcc.n	8015904 <__gethex+0x1d0>
 8015894:	f845 bb04 	str.w	fp, [r5], #4
 8015898:	eba5 050a 	sub.w	r5, r5, sl
 801589c:	10ad      	asrs	r5, r5, #2
 801589e:	6125      	str	r5, [r4, #16]
 80158a0:	4658      	mov	r0, fp
 80158a2:	f7fe f863 	bl	801396c <__hi0bits>
 80158a6:	016d      	lsls	r5, r5, #5
 80158a8:	f8d8 6000 	ldr.w	r6, [r8]
 80158ac:	1a2d      	subs	r5, r5, r0
 80158ae:	42b5      	cmp	r5, r6
 80158b0:	dd54      	ble.n	801595c <__gethex+0x228>
 80158b2:	1bad      	subs	r5, r5, r6
 80158b4:	4629      	mov	r1, r5
 80158b6:	4620      	mov	r0, r4
 80158b8:	f7fe fbef 	bl	801409a <__any_on>
 80158bc:	4681      	mov	r9, r0
 80158be:	b178      	cbz	r0, 80158e0 <__gethex+0x1ac>
 80158c0:	1e6b      	subs	r3, r5, #1
 80158c2:	1159      	asrs	r1, r3, #5
 80158c4:	f003 021f 	and.w	r2, r3, #31
 80158c8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80158cc:	f04f 0901 	mov.w	r9, #1
 80158d0:	fa09 f202 	lsl.w	r2, r9, r2
 80158d4:	420a      	tst	r2, r1
 80158d6:	d003      	beq.n	80158e0 <__gethex+0x1ac>
 80158d8:	454b      	cmp	r3, r9
 80158da:	dc36      	bgt.n	801594a <__gethex+0x216>
 80158dc:	f04f 0902 	mov.w	r9, #2
 80158e0:	4629      	mov	r1, r5
 80158e2:	4620      	mov	r0, r4
 80158e4:	f7ff febe 	bl	8015664 <rshift>
 80158e8:	442f      	add	r7, r5
 80158ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80158ee:	42bb      	cmp	r3, r7
 80158f0:	da42      	bge.n	8015978 <__gethex+0x244>
 80158f2:	9801      	ldr	r0, [sp, #4]
 80158f4:	4621      	mov	r1, r4
 80158f6:	f7fd ff87 	bl	8013808 <_Bfree>
 80158fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80158fc:	2300      	movs	r3, #0
 80158fe:	6013      	str	r3, [r2, #0]
 8015900:	25a3      	movs	r5, #163	@ 0xa3
 8015902:	e793      	b.n	801582c <__gethex+0xf8>
 8015904:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015908:	2a2e      	cmp	r2, #46	@ 0x2e
 801590a:	d012      	beq.n	8015932 <__gethex+0x1fe>
 801590c:	2b20      	cmp	r3, #32
 801590e:	d104      	bne.n	801591a <__gethex+0x1e6>
 8015910:	f845 bb04 	str.w	fp, [r5], #4
 8015914:	f04f 0b00 	mov.w	fp, #0
 8015918:	465b      	mov	r3, fp
 801591a:	7830      	ldrb	r0, [r6, #0]
 801591c:	9303      	str	r3, [sp, #12]
 801591e:	f7ff fef3 	bl	8015708 <__hexdig_fun>
 8015922:	9b03      	ldr	r3, [sp, #12]
 8015924:	f000 000f 	and.w	r0, r0, #15
 8015928:	4098      	lsls	r0, r3
 801592a:	ea4b 0b00 	orr.w	fp, fp, r0
 801592e:	3304      	adds	r3, #4
 8015930:	e7ae      	b.n	8015890 <__gethex+0x15c>
 8015932:	45b1      	cmp	r9, r6
 8015934:	d8ea      	bhi.n	801590c <__gethex+0x1d8>
 8015936:	492b      	ldr	r1, [pc, #172]	@ (80159e4 <__gethex+0x2b0>)
 8015938:	9303      	str	r3, [sp, #12]
 801593a:	2201      	movs	r2, #1
 801593c:	4630      	mov	r0, r6
 801593e:	f7ff fe13 	bl	8015568 <strncmp>
 8015942:	9b03      	ldr	r3, [sp, #12]
 8015944:	2800      	cmp	r0, #0
 8015946:	d1e1      	bne.n	801590c <__gethex+0x1d8>
 8015948:	e7a2      	b.n	8015890 <__gethex+0x15c>
 801594a:	1ea9      	subs	r1, r5, #2
 801594c:	4620      	mov	r0, r4
 801594e:	f7fe fba4 	bl	801409a <__any_on>
 8015952:	2800      	cmp	r0, #0
 8015954:	d0c2      	beq.n	80158dc <__gethex+0x1a8>
 8015956:	f04f 0903 	mov.w	r9, #3
 801595a:	e7c1      	b.n	80158e0 <__gethex+0x1ac>
 801595c:	da09      	bge.n	8015972 <__gethex+0x23e>
 801595e:	1b75      	subs	r5, r6, r5
 8015960:	4621      	mov	r1, r4
 8015962:	9801      	ldr	r0, [sp, #4]
 8015964:	462a      	mov	r2, r5
 8015966:	f7fe f95f 	bl	8013c28 <__lshift>
 801596a:	1b7f      	subs	r7, r7, r5
 801596c:	4604      	mov	r4, r0
 801596e:	f100 0a14 	add.w	sl, r0, #20
 8015972:	f04f 0900 	mov.w	r9, #0
 8015976:	e7b8      	b.n	80158ea <__gethex+0x1b6>
 8015978:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801597c:	42bd      	cmp	r5, r7
 801597e:	dd6f      	ble.n	8015a60 <__gethex+0x32c>
 8015980:	1bed      	subs	r5, r5, r7
 8015982:	42ae      	cmp	r6, r5
 8015984:	dc34      	bgt.n	80159f0 <__gethex+0x2bc>
 8015986:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801598a:	2b02      	cmp	r3, #2
 801598c:	d022      	beq.n	80159d4 <__gethex+0x2a0>
 801598e:	2b03      	cmp	r3, #3
 8015990:	d024      	beq.n	80159dc <__gethex+0x2a8>
 8015992:	2b01      	cmp	r3, #1
 8015994:	d115      	bne.n	80159c2 <__gethex+0x28e>
 8015996:	42ae      	cmp	r6, r5
 8015998:	d113      	bne.n	80159c2 <__gethex+0x28e>
 801599a:	2e01      	cmp	r6, #1
 801599c:	d10b      	bne.n	80159b6 <__gethex+0x282>
 801599e:	9a02      	ldr	r2, [sp, #8]
 80159a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80159a4:	6013      	str	r3, [r2, #0]
 80159a6:	2301      	movs	r3, #1
 80159a8:	6123      	str	r3, [r4, #16]
 80159aa:	f8ca 3000 	str.w	r3, [sl]
 80159ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80159b0:	2562      	movs	r5, #98	@ 0x62
 80159b2:	601c      	str	r4, [r3, #0]
 80159b4:	e73a      	b.n	801582c <__gethex+0xf8>
 80159b6:	1e71      	subs	r1, r6, #1
 80159b8:	4620      	mov	r0, r4
 80159ba:	f7fe fb6e 	bl	801409a <__any_on>
 80159be:	2800      	cmp	r0, #0
 80159c0:	d1ed      	bne.n	801599e <__gethex+0x26a>
 80159c2:	9801      	ldr	r0, [sp, #4]
 80159c4:	4621      	mov	r1, r4
 80159c6:	f7fd ff1f 	bl	8013808 <_Bfree>
 80159ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80159cc:	2300      	movs	r3, #0
 80159ce:	6013      	str	r3, [r2, #0]
 80159d0:	2550      	movs	r5, #80	@ 0x50
 80159d2:	e72b      	b.n	801582c <__gethex+0xf8>
 80159d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	d1f3      	bne.n	80159c2 <__gethex+0x28e>
 80159da:	e7e0      	b.n	801599e <__gethex+0x26a>
 80159dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d1dd      	bne.n	801599e <__gethex+0x26a>
 80159e2:	e7ee      	b.n	80159c2 <__gethex+0x28e>
 80159e4:	08016993 	.word	0x08016993
 80159e8:	08016929 	.word	0x08016929
 80159ec:	080169ea 	.word	0x080169ea
 80159f0:	1e6f      	subs	r7, r5, #1
 80159f2:	f1b9 0f00 	cmp.w	r9, #0
 80159f6:	d130      	bne.n	8015a5a <__gethex+0x326>
 80159f8:	b127      	cbz	r7, 8015a04 <__gethex+0x2d0>
 80159fa:	4639      	mov	r1, r7
 80159fc:	4620      	mov	r0, r4
 80159fe:	f7fe fb4c 	bl	801409a <__any_on>
 8015a02:	4681      	mov	r9, r0
 8015a04:	117a      	asrs	r2, r7, #5
 8015a06:	2301      	movs	r3, #1
 8015a08:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015a0c:	f007 071f 	and.w	r7, r7, #31
 8015a10:	40bb      	lsls	r3, r7
 8015a12:	4213      	tst	r3, r2
 8015a14:	4629      	mov	r1, r5
 8015a16:	4620      	mov	r0, r4
 8015a18:	bf18      	it	ne
 8015a1a:	f049 0902 	orrne.w	r9, r9, #2
 8015a1e:	f7ff fe21 	bl	8015664 <rshift>
 8015a22:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8015a26:	1b76      	subs	r6, r6, r5
 8015a28:	2502      	movs	r5, #2
 8015a2a:	f1b9 0f00 	cmp.w	r9, #0
 8015a2e:	d047      	beq.n	8015ac0 <__gethex+0x38c>
 8015a30:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015a34:	2b02      	cmp	r3, #2
 8015a36:	d015      	beq.n	8015a64 <__gethex+0x330>
 8015a38:	2b03      	cmp	r3, #3
 8015a3a:	d017      	beq.n	8015a6c <__gethex+0x338>
 8015a3c:	2b01      	cmp	r3, #1
 8015a3e:	d109      	bne.n	8015a54 <__gethex+0x320>
 8015a40:	f019 0f02 	tst.w	r9, #2
 8015a44:	d006      	beq.n	8015a54 <__gethex+0x320>
 8015a46:	f8da 3000 	ldr.w	r3, [sl]
 8015a4a:	ea49 0903 	orr.w	r9, r9, r3
 8015a4e:	f019 0f01 	tst.w	r9, #1
 8015a52:	d10e      	bne.n	8015a72 <__gethex+0x33e>
 8015a54:	f045 0510 	orr.w	r5, r5, #16
 8015a58:	e032      	b.n	8015ac0 <__gethex+0x38c>
 8015a5a:	f04f 0901 	mov.w	r9, #1
 8015a5e:	e7d1      	b.n	8015a04 <__gethex+0x2d0>
 8015a60:	2501      	movs	r5, #1
 8015a62:	e7e2      	b.n	8015a2a <__gethex+0x2f6>
 8015a64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015a66:	f1c3 0301 	rsb	r3, r3, #1
 8015a6a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015a6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015a6e:	2b00      	cmp	r3, #0
 8015a70:	d0f0      	beq.n	8015a54 <__gethex+0x320>
 8015a72:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015a76:	f104 0314 	add.w	r3, r4, #20
 8015a7a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015a7e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015a82:	f04f 0c00 	mov.w	ip, #0
 8015a86:	4618      	mov	r0, r3
 8015a88:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a8c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015a90:	d01b      	beq.n	8015aca <__gethex+0x396>
 8015a92:	3201      	adds	r2, #1
 8015a94:	6002      	str	r2, [r0, #0]
 8015a96:	2d02      	cmp	r5, #2
 8015a98:	f104 0314 	add.w	r3, r4, #20
 8015a9c:	d13c      	bne.n	8015b18 <__gethex+0x3e4>
 8015a9e:	f8d8 2000 	ldr.w	r2, [r8]
 8015aa2:	3a01      	subs	r2, #1
 8015aa4:	42b2      	cmp	r2, r6
 8015aa6:	d109      	bne.n	8015abc <__gethex+0x388>
 8015aa8:	1171      	asrs	r1, r6, #5
 8015aaa:	2201      	movs	r2, #1
 8015aac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015ab0:	f006 061f 	and.w	r6, r6, #31
 8015ab4:	fa02 f606 	lsl.w	r6, r2, r6
 8015ab8:	421e      	tst	r6, r3
 8015aba:	d13a      	bne.n	8015b32 <__gethex+0x3fe>
 8015abc:	f045 0520 	orr.w	r5, r5, #32
 8015ac0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015ac2:	601c      	str	r4, [r3, #0]
 8015ac4:	9b02      	ldr	r3, [sp, #8]
 8015ac6:	601f      	str	r7, [r3, #0]
 8015ac8:	e6b0      	b.n	801582c <__gethex+0xf8>
 8015aca:	4299      	cmp	r1, r3
 8015acc:	f843 cc04 	str.w	ip, [r3, #-4]
 8015ad0:	d8d9      	bhi.n	8015a86 <__gethex+0x352>
 8015ad2:	68a3      	ldr	r3, [r4, #8]
 8015ad4:	459b      	cmp	fp, r3
 8015ad6:	db17      	blt.n	8015b08 <__gethex+0x3d4>
 8015ad8:	6861      	ldr	r1, [r4, #4]
 8015ada:	9801      	ldr	r0, [sp, #4]
 8015adc:	3101      	adds	r1, #1
 8015ade:	f7fd fe53 	bl	8013788 <_Balloc>
 8015ae2:	4681      	mov	r9, r0
 8015ae4:	b918      	cbnz	r0, 8015aee <__gethex+0x3ba>
 8015ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8015b50 <__gethex+0x41c>)
 8015ae8:	4602      	mov	r2, r0
 8015aea:	2184      	movs	r1, #132	@ 0x84
 8015aec:	e6c5      	b.n	801587a <__gethex+0x146>
 8015aee:	6922      	ldr	r2, [r4, #16]
 8015af0:	3202      	adds	r2, #2
 8015af2:	f104 010c 	add.w	r1, r4, #12
 8015af6:	0092      	lsls	r2, r2, #2
 8015af8:	300c      	adds	r0, #12
 8015afa:	f7fc fed8 	bl	80128ae <memcpy>
 8015afe:	4621      	mov	r1, r4
 8015b00:	9801      	ldr	r0, [sp, #4]
 8015b02:	f7fd fe81 	bl	8013808 <_Bfree>
 8015b06:	464c      	mov	r4, r9
 8015b08:	6923      	ldr	r3, [r4, #16]
 8015b0a:	1c5a      	adds	r2, r3, #1
 8015b0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015b10:	6122      	str	r2, [r4, #16]
 8015b12:	2201      	movs	r2, #1
 8015b14:	615a      	str	r2, [r3, #20]
 8015b16:	e7be      	b.n	8015a96 <__gethex+0x362>
 8015b18:	6922      	ldr	r2, [r4, #16]
 8015b1a:	455a      	cmp	r2, fp
 8015b1c:	dd0b      	ble.n	8015b36 <__gethex+0x402>
 8015b1e:	2101      	movs	r1, #1
 8015b20:	4620      	mov	r0, r4
 8015b22:	f7ff fd9f 	bl	8015664 <rshift>
 8015b26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015b2a:	3701      	adds	r7, #1
 8015b2c:	42bb      	cmp	r3, r7
 8015b2e:	f6ff aee0 	blt.w	80158f2 <__gethex+0x1be>
 8015b32:	2501      	movs	r5, #1
 8015b34:	e7c2      	b.n	8015abc <__gethex+0x388>
 8015b36:	f016 061f 	ands.w	r6, r6, #31
 8015b3a:	d0fa      	beq.n	8015b32 <__gethex+0x3fe>
 8015b3c:	4453      	add	r3, sl
 8015b3e:	f1c6 0620 	rsb	r6, r6, #32
 8015b42:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8015b46:	f7fd ff11 	bl	801396c <__hi0bits>
 8015b4a:	42b0      	cmp	r0, r6
 8015b4c:	dbe7      	blt.n	8015b1e <__gethex+0x3ea>
 8015b4e:	e7f0      	b.n	8015b32 <__gethex+0x3fe>
 8015b50:	08016929 	.word	0x08016929

08015b54 <L_shift>:
 8015b54:	f1c2 0208 	rsb	r2, r2, #8
 8015b58:	0092      	lsls	r2, r2, #2
 8015b5a:	b570      	push	{r4, r5, r6, lr}
 8015b5c:	f1c2 0620 	rsb	r6, r2, #32
 8015b60:	6843      	ldr	r3, [r0, #4]
 8015b62:	6804      	ldr	r4, [r0, #0]
 8015b64:	fa03 f506 	lsl.w	r5, r3, r6
 8015b68:	432c      	orrs	r4, r5
 8015b6a:	40d3      	lsrs	r3, r2
 8015b6c:	6004      	str	r4, [r0, #0]
 8015b6e:	f840 3f04 	str.w	r3, [r0, #4]!
 8015b72:	4288      	cmp	r0, r1
 8015b74:	d3f4      	bcc.n	8015b60 <L_shift+0xc>
 8015b76:	bd70      	pop	{r4, r5, r6, pc}

08015b78 <__match>:
 8015b78:	b530      	push	{r4, r5, lr}
 8015b7a:	6803      	ldr	r3, [r0, #0]
 8015b7c:	3301      	adds	r3, #1
 8015b7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015b82:	b914      	cbnz	r4, 8015b8a <__match+0x12>
 8015b84:	6003      	str	r3, [r0, #0]
 8015b86:	2001      	movs	r0, #1
 8015b88:	bd30      	pop	{r4, r5, pc}
 8015b8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015b8e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8015b92:	2d19      	cmp	r5, #25
 8015b94:	bf98      	it	ls
 8015b96:	3220      	addls	r2, #32
 8015b98:	42a2      	cmp	r2, r4
 8015b9a:	d0f0      	beq.n	8015b7e <__match+0x6>
 8015b9c:	2000      	movs	r0, #0
 8015b9e:	e7f3      	b.n	8015b88 <__match+0x10>

08015ba0 <__hexnan>:
 8015ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ba4:	680b      	ldr	r3, [r1, #0]
 8015ba6:	6801      	ldr	r1, [r0, #0]
 8015ba8:	115e      	asrs	r6, r3, #5
 8015baa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015bae:	f013 031f 	ands.w	r3, r3, #31
 8015bb2:	b087      	sub	sp, #28
 8015bb4:	bf18      	it	ne
 8015bb6:	3604      	addne	r6, #4
 8015bb8:	2500      	movs	r5, #0
 8015bba:	1f37      	subs	r7, r6, #4
 8015bbc:	4682      	mov	sl, r0
 8015bbe:	4690      	mov	r8, r2
 8015bc0:	9301      	str	r3, [sp, #4]
 8015bc2:	f846 5c04 	str.w	r5, [r6, #-4]
 8015bc6:	46b9      	mov	r9, r7
 8015bc8:	463c      	mov	r4, r7
 8015bca:	9502      	str	r5, [sp, #8]
 8015bcc:	46ab      	mov	fp, r5
 8015bce:	784a      	ldrb	r2, [r1, #1]
 8015bd0:	1c4b      	adds	r3, r1, #1
 8015bd2:	9303      	str	r3, [sp, #12]
 8015bd4:	b342      	cbz	r2, 8015c28 <__hexnan+0x88>
 8015bd6:	4610      	mov	r0, r2
 8015bd8:	9105      	str	r1, [sp, #20]
 8015bda:	9204      	str	r2, [sp, #16]
 8015bdc:	f7ff fd94 	bl	8015708 <__hexdig_fun>
 8015be0:	2800      	cmp	r0, #0
 8015be2:	d151      	bne.n	8015c88 <__hexnan+0xe8>
 8015be4:	9a04      	ldr	r2, [sp, #16]
 8015be6:	9905      	ldr	r1, [sp, #20]
 8015be8:	2a20      	cmp	r2, #32
 8015bea:	d818      	bhi.n	8015c1e <__hexnan+0x7e>
 8015bec:	9b02      	ldr	r3, [sp, #8]
 8015bee:	459b      	cmp	fp, r3
 8015bf0:	dd13      	ble.n	8015c1a <__hexnan+0x7a>
 8015bf2:	454c      	cmp	r4, r9
 8015bf4:	d206      	bcs.n	8015c04 <__hexnan+0x64>
 8015bf6:	2d07      	cmp	r5, #7
 8015bf8:	dc04      	bgt.n	8015c04 <__hexnan+0x64>
 8015bfa:	462a      	mov	r2, r5
 8015bfc:	4649      	mov	r1, r9
 8015bfe:	4620      	mov	r0, r4
 8015c00:	f7ff ffa8 	bl	8015b54 <L_shift>
 8015c04:	4544      	cmp	r4, r8
 8015c06:	d952      	bls.n	8015cae <__hexnan+0x10e>
 8015c08:	2300      	movs	r3, #0
 8015c0a:	f1a4 0904 	sub.w	r9, r4, #4
 8015c0e:	f844 3c04 	str.w	r3, [r4, #-4]
 8015c12:	f8cd b008 	str.w	fp, [sp, #8]
 8015c16:	464c      	mov	r4, r9
 8015c18:	461d      	mov	r5, r3
 8015c1a:	9903      	ldr	r1, [sp, #12]
 8015c1c:	e7d7      	b.n	8015bce <__hexnan+0x2e>
 8015c1e:	2a29      	cmp	r2, #41	@ 0x29
 8015c20:	d157      	bne.n	8015cd2 <__hexnan+0x132>
 8015c22:	3102      	adds	r1, #2
 8015c24:	f8ca 1000 	str.w	r1, [sl]
 8015c28:	f1bb 0f00 	cmp.w	fp, #0
 8015c2c:	d051      	beq.n	8015cd2 <__hexnan+0x132>
 8015c2e:	454c      	cmp	r4, r9
 8015c30:	d206      	bcs.n	8015c40 <__hexnan+0xa0>
 8015c32:	2d07      	cmp	r5, #7
 8015c34:	dc04      	bgt.n	8015c40 <__hexnan+0xa0>
 8015c36:	462a      	mov	r2, r5
 8015c38:	4649      	mov	r1, r9
 8015c3a:	4620      	mov	r0, r4
 8015c3c:	f7ff ff8a 	bl	8015b54 <L_shift>
 8015c40:	4544      	cmp	r4, r8
 8015c42:	d936      	bls.n	8015cb2 <__hexnan+0x112>
 8015c44:	f1a8 0204 	sub.w	r2, r8, #4
 8015c48:	4623      	mov	r3, r4
 8015c4a:	f853 1b04 	ldr.w	r1, [r3], #4
 8015c4e:	f842 1f04 	str.w	r1, [r2, #4]!
 8015c52:	429f      	cmp	r7, r3
 8015c54:	d2f9      	bcs.n	8015c4a <__hexnan+0xaa>
 8015c56:	1b3b      	subs	r3, r7, r4
 8015c58:	f023 0303 	bic.w	r3, r3, #3
 8015c5c:	3304      	adds	r3, #4
 8015c5e:	3401      	adds	r4, #1
 8015c60:	3e03      	subs	r6, #3
 8015c62:	42b4      	cmp	r4, r6
 8015c64:	bf88      	it	hi
 8015c66:	2304      	movhi	r3, #4
 8015c68:	4443      	add	r3, r8
 8015c6a:	2200      	movs	r2, #0
 8015c6c:	f843 2b04 	str.w	r2, [r3], #4
 8015c70:	429f      	cmp	r7, r3
 8015c72:	d2fb      	bcs.n	8015c6c <__hexnan+0xcc>
 8015c74:	683b      	ldr	r3, [r7, #0]
 8015c76:	b91b      	cbnz	r3, 8015c80 <__hexnan+0xe0>
 8015c78:	4547      	cmp	r7, r8
 8015c7a:	d128      	bne.n	8015cce <__hexnan+0x12e>
 8015c7c:	2301      	movs	r3, #1
 8015c7e:	603b      	str	r3, [r7, #0]
 8015c80:	2005      	movs	r0, #5
 8015c82:	b007      	add	sp, #28
 8015c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c88:	3501      	adds	r5, #1
 8015c8a:	2d08      	cmp	r5, #8
 8015c8c:	f10b 0b01 	add.w	fp, fp, #1
 8015c90:	dd06      	ble.n	8015ca0 <__hexnan+0x100>
 8015c92:	4544      	cmp	r4, r8
 8015c94:	d9c1      	bls.n	8015c1a <__hexnan+0x7a>
 8015c96:	2300      	movs	r3, #0
 8015c98:	f844 3c04 	str.w	r3, [r4, #-4]
 8015c9c:	2501      	movs	r5, #1
 8015c9e:	3c04      	subs	r4, #4
 8015ca0:	6822      	ldr	r2, [r4, #0]
 8015ca2:	f000 000f 	and.w	r0, r0, #15
 8015ca6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015caa:	6020      	str	r0, [r4, #0]
 8015cac:	e7b5      	b.n	8015c1a <__hexnan+0x7a>
 8015cae:	2508      	movs	r5, #8
 8015cb0:	e7b3      	b.n	8015c1a <__hexnan+0x7a>
 8015cb2:	9b01      	ldr	r3, [sp, #4]
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	d0dd      	beq.n	8015c74 <__hexnan+0xd4>
 8015cb8:	f1c3 0320 	rsb	r3, r3, #32
 8015cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8015cc0:	40da      	lsrs	r2, r3
 8015cc2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015cc6:	4013      	ands	r3, r2
 8015cc8:	f846 3c04 	str.w	r3, [r6, #-4]
 8015ccc:	e7d2      	b.n	8015c74 <__hexnan+0xd4>
 8015cce:	3f04      	subs	r7, #4
 8015cd0:	e7d0      	b.n	8015c74 <__hexnan+0xd4>
 8015cd2:	2004      	movs	r0, #4
 8015cd4:	e7d5      	b.n	8015c82 <__hexnan+0xe2>

08015cd6 <__ascii_mbtowc>:
 8015cd6:	b082      	sub	sp, #8
 8015cd8:	b901      	cbnz	r1, 8015cdc <__ascii_mbtowc+0x6>
 8015cda:	a901      	add	r1, sp, #4
 8015cdc:	b142      	cbz	r2, 8015cf0 <__ascii_mbtowc+0x1a>
 8015cde:	b14b      	cbz	r3, 8015cf4 <__ascii_mbtowc+0x1e>
 8015ce0:	7813      	ldrb	r3, [r2, #0]
 8015ce2:	600b      	str	r3, [r1, #0]
 8015ce4:	7812      	ldrb	r2, [r2, #0]
 8015ce6:	1e10      	subs	r0, r2, #0
 8015ce8:	bf18      	it	ne
 8015cea:	2001      	movne	r0, #1
 8015cec:	b002      	add	sp, #8
 8015cee:	4770      	bx	lr
 8015cf0:	4610      	mov	r0, r2
 8015cf2:	e7fb      	b.n	8015cec <__ascii_mbtowc+0x16>
 8015cf4:	f06f 0001 	mvn.w	r0, #1
 8015cf8:	e7f8      	b.n	8015cec <__ascii_mbtowc+0x16>

08015cfa <_realloc_r>:
 8015cfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015cfe:	4607      	mov	r7, r0
 8015d00:	4614      	mov	r4, r2
 8015d02:	460d      	mov	r5, r1
 8015d04:	b921      	cbnz	r1, 8015d10 <_realloc_r+0x16>
 8015d06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015d0a:	4611      	mov	r1, r2
 8015d0c:	f7fd bcb0 	b.w	8013670 <_malloc_r>
 8015d10:	b92a      	cbnz	r2, 8015d1e <_realloc_r+0x24>
 8015d12:	f7fd fc39 	bl	8013588 <_free_r>
 8015d16:	4625      	mov	r5, r4
 8015d18:	4628      	mov	r0, r5
 8015d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015d1e:	f000 f840 	bl	8015da2 <_malloc_usable_size_r>
 8015d22:	4284      	cmp	r4, r0
 8015d24:	4606      	mov	r6, r0
 8015d26:	d802      	bhi.n	8015d2e <_realloc_r+0x34>
 8015d28:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015d2c:	d8f4      	bhi.n	8015d18 <_realloc_r+0x1e>
 8015d2e:	4621      	mov	r1, r4
 8015d30:	4638      	mov	r0, r7
 8015d32:	f7fd fc9d 	bl	8013670 <_malloc_r>
 8015d36:	4680      	mov	r8, r0
 8015d38:	b908      	cbnz	r0, 8015d3e <_realloc_r+0x44>
 8015d3a:	4645      	mov	r5, r8
 8015d3c:	e7ec      	b.n	8015d18 <_realloc_r+0x1e>
 8015d3e:	42b4      	cmp	r4, r6
 8015d40:	4622      	mov	r2, r4
 8015d42:	4629      	mov	r1, r5
 8015d44:	bf28      	it	cs
 8015d46:	4632      	movcs	r2, r6
 8015d48:	f7fc fdb1 	bl	80128ae <memcpy>
 8015d4c:	4629      	mov	r1, r5
 8015d4e:	4638      	mov	r0, r7
 8015d50:	f7fd fc1a 	bl	8013588 <_free_r>
 8015d54:	e7f1      	b.n	8015d3a <_realloc_r+0x40>

08015d56 <__ascii_wctomb>:
 8015d56:	4603      	mov	r3, r0
 8015d58:	4608      	mov	r0, r1
 8015d5a:	b141      	cbz	r1, 8015d6e <__ascii_wctomb+0x18>
 8015d5c:	2aff      	cmp	r2, #255	@ 0xff
 8015d5e:	d904      	bls.n	8015d6a <__ascii_wctomb+0x14>
 8015d60:	228a      	movs	r2, #138	@ 0x8a
 8015d62:	601a      	str	r2, [r3, #0]
 8015d64:	f04f 30ff 	mov.w	r0, #4294967295
 8015d68:	4770      	bx	lr
 8015d6a:	700a      	strb	r2, [r1, #0]
 8015d6c:	2001      	movs	r0, #1
 8015d6e:	4770      	bx	lr

08015d70 <fiprintf>:
 8015d70:	b40e      	push	{r1, r2, r3}
 8015d72:	b503      	push	{r0, r1, lr}
 8015d74:	4601      	mov	r1, r0
 8015d76:	ab03      	add	r3, sp, #12
 8015d78:	4805      	ldr	r0, [pc, #20]	@ (8015d90 <fiprintf+0x20>)
 8015d7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015d7e:	6800      	ldr	r0, [r0, #0]
 8015d80:	9301      	str	r3, [sp, #4]
 8015d82:	f7ff f9b1 	bl	80150e8 <_vfiprintf_r>
 8015d86:	b002      	add	sp, #8
 8015d88:	f85d eb04 	ldr.w	lr, [sp], #4
 8015d8c:	b003      	add	sp, #12
 8015d8e:	4770      	bx	lr
 8015d90:	20000080 	.word	0x20000080

08015d94 <abort>:
 8015d94:	b508      	push	{r3, lr}
 8015d96:	2006      	movs	r0, #6
 8015d98:	f000 f834 	bl	8015e04 <raise>
 8015d9c:	2001      	movs	r0, #1
 8015d9e:	f7ec fc2d 	bl	80025fc <_exit>

08015da2 <_malloc_usable_size_r>:
 8015da2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015da6:	1f18      	subs	r0, r3, #4
 8015da8:	2b00      	cmp	r3, #0
 8015daa:	bfbc      	itt	lt
 8015dac:	580b      	ldrlt	r3, [r1, r0]
 8015dae:	18c0      	addlt	r0, r0, r3
 8015db0:	4770      	bx	lr

08015db2 <_raise_r>:
 8015db2:	291f      	cmp	r1, #31
 8015db4:	b538      	push	{r3, r4, r5, lr}
 8015db6:	4605      	mov	r5, r0
 8015db8:	460c      	mov	r4, r1
 8015dba:	d904      	bls.n	8015dc6 <_raise_r+0x14>
 8015dbc:	2316      	movs	r3, #22
 8015dbe:	6003      	str	r3, [r0, #0]
 8015dc0:	f04f 30ff 	mov.w	r0, #4294967295
 8015dc4:	bd38      	pop	{r3, r4, r5, pc}
 8015dc6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015dc8:	b112      	cbz	r2, 8015dd0 <_raise_r+0x1e>
 8015dca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015dce:	b94b      	cbnz	r3, 8015de4 <_raise_r+0x32>
 8015dd0:	4628      	mov	r0, r5
 8015dd2:	f000 f831 	bl	8015e38 <_getpid_r>
 8015dd6:	4622      	mov	r2, r4
 8015dd8:	4601      	mov	r1, r0
 8015dda:	4628      	mov	r0, r5
 8015ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015de0:	f000 b818 	b.w	8015e14 <_kill_r>
 8015de4:	2b01      	cmp	r3, #1
 8015de6:	d00a      	beq.n	8015dfe <_raise_r+0x4c>
 8015de8:	1c59      	adds	r1, r3, #1
 8015dea:	d103      	bne.n	8015df4 <_raise_r+0x42>
 8015dec:	2316      	movs	r3, #22
 8015dee:	6003      	str	r3, [r0, #0]
 8015df0:	2001      	movs	r0, #1
 8015df2:	e7e7      	b.n	8015dc4 <_raise_r+0x12>
 8015df4:	2100      	movs	r1, #0
 8015df6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015dfa:	4620      	mov	r0, r4
 8015dfc:	4798      	blx	r3
 8015dfe:	2000      	movs	r0, #0
 8015e00:	e7e0      	b.n	8015dc4 <_raise_r+0x12>
	...

08015e04 <raise>:
 8015e04:	4b02      	ldr	r3, [pc, #8]	@ (8015e10 <raise+0xc>)
 8015e06:	4601      	mov	r1, r0
 8015e08:	6818      	ldr	r0, [r3, #0]
 8015e0a:	f7ff bfd2 	b.w	8015db2 <_raise_r>
 8015e0e:	bf00      	nop
 8015e10:	20000080 	.word	0x20000080

08015e14 <_kill_r>:
 8015e14:	b538      	push	{r3, r4, r5, lr}
 8015e16:	4d07      	ldr	r5, [pc, #28]	@ (8015e34 <_kill_r+0x20>)
 8015e18:	2300      	movs	r3, #0
 8015e1a:	4604      	mov	r4, r0
 8015e1c:	4608      	mov	r0, r1
 8015e1e:	4611      	mov	r1, r2
 8015e20:	602b      	str	r3, [r5, #0]
 8015e22:	f7ec fbdb 	bl	80025dc <_kill>
 8015e26:	1c43      	adds	r3, r0, #1
 8015e28:	d102      	bne.n	8015e30 <_kill_r+0x1c>
 8015e2a:	682b      	ldr	r3, [r5, #0]
 8015e2c:	b103      	cbz	r3, 8015e30 <_kill_r+0x1c>
 8015e2e:	6023      	str	r3, [r4, #0]
 8015e30:	bd38      	pop	{r3, r4, r5, pc}
 8015e32:	bf00      	nop
 8015e34:	20005efc 	.word	0x20005efc

08015e38 <_getpid_r>:
 8015e38:	f7ec bbc8 	b.w	80025cc <_getpid>

08015e3c <fmodf>:
 8015e3c:	b508      	push	{r3, lr}
 8015e3e:	ed2d 8b02 	vpush	{d8}
 8015e42:	eef0 8a40 	vmov.f32	s17, s0
 8015e46:	eeb0 8a60 	vmov.f32	s16, s1
 8015e4a:	f000 f995 	bl	8016178 <__ieee754_fmodf>
 8015e4e:	eef4 8a48 	vcmp.f32	s17, s16
 8015e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e56:	d60c      	bvs.n	8015e72 <fmodf+0x36>
 8015e58:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8015e78 <fmodf+0x3c>
 8015e5c:	eeb4 8a68 	vcmp.f32	s16, s17
 8015e60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e64:	d105      	bne.n	8015e72 <fmodf+0x36>
 8015e66:	f7fc fcf5 	bl	8012854 <__errno>
 8015e6a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8015e6e:	2321      	movs	r3, #33	@ 0x21
 8015e70:	6003      	str	r3, [r0, #0]
 8015e72:	ecbd 8b02 	vpop	{d8}
 8015e76:	bd08      	pop	{r3, pc}
 8015e78:	00000000 	.word	0x00000000

08015e7c <fmaxf>:
 8015e7c:	b508      	push	{r3, lr}
 8015e7e:	ed2d 8b02 	vpush	{d8}
 8015e82:	eeb0 8a40 	vmov.f32	s16, s0
 8015e86:	eef0 8a60 	vmov.f32	s17, s1
 8015e8a:	f000 f831 	bl	8015ef0 <__fpclassifyf>
 8015e8e:	b930      	cbnz	r0, 8015e9e <fmaxf+0x22>
 8015e90:	eeb0 8a68 	vmov.f32	s16, s17
 8015e94:	eeb0 0a48 	vmov.f32	s0, s16
 8015e98:	ecbd 8b02 	vpop	{d8}
 8015e9c:	bd08      	pop	{r3, pc}
 8015e9e:	eeb0 0a68 	vmov.f32	s0, s17
 8015ea2:	f000 f825 	bl	8015ef0 <__fpclassifyf>
 8015ea6:	2800      	cmp	r0, #0
 8015ea8:	d0f4      	beq.n	8015e94 <fmaxf+0x18>
 8015eaa:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8015eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015eb2:	dded      	ble.n	8015e90 <fmaxf+0x14>
 8015eb4:	e7ee      	b.n	8015e94 <fmaxf+0x18>

08015eb6 <fminf>:
 8015eb6:	b508      	push	{r3, lr}
 8015eb8:	ed2d 8b02 	vpush	{d8}
 8015ebc:	eeb0 8a40 	vmov.f32	s16, s0
 8015ec0:	eef0 8a60 	vmov.f32	s17, s1
 8015ec4:	f000 f814 	bl	8015ef0 <__fpclassifyf>
 8015ec8:	b930      	cbnz	r0, 8015ed8 <fminf+0x22>
 8015eca:	eeb0 8a68 	vmov.f32	s16, s17
 8015ece:	eeb0 0a48 	vmov.f32	s0, s16
 8015ed2:	ecbd 8b02 	vpop	{d8}
 8015ed6:	bd08      	pop	{r3, pc}
 8015ed8:	eeb0 0a68 	vmov.f32	s0, s17
 8015edc:	f000 f808 	bl	8015ef0 <__fpclassifyf>
 8015ee0:	2800      	cmp	r0, #0
 8015ee2:	d0f4      	beq.n	8015ece <fminf+0x18>
 8015ee4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8015ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015eec:	d5ed      	bpl.n	8015eca <fminf+0x14>
 8015eee:	e7ee      	b.n	8015ece <fminf+0x18>

08015ef0 <__fpclassifyf>:
 8015ef0:	ee10 3a10 	vmov	r3, s0
 8015ef4:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8015ef8:	d00d      	beq.n	8015f16 <__fpclassifyf+0x26>
 8015efa:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 8015efe:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 8015f02:	d30a      	bcc.n	8015f1a <__fpclassifyf+0x2a>
 8015f04:	4b07      	ldr	r3, [pc, #28]	@ (8015f24 <__fpclassifyf+0x34>)
 8015f06:	1e42      	subs	r2, r0, #1
 8015f08:	429a      	cmp	r2, r3
 8015f0a:	d908      	bls.n	8015f1e <__fpclassifyf+0x2e>
 8015f0c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 8015f10:	4258      	negs	r0, r3
 8015f12:	4158      	adcs	r0, r3
 8015f14:	4770      	bx	lr
 8015f16:	2002      	movs	r0, #2
 8015f18:	4770      	bx	lr
 8015f1a:	2004      	movs	r0, #4
 8015f1c:	4770      	bx	lr
 8015f1e:	2003      	movs	r0, #3
 8015f20:	4770      	bx	lr
 8015f22:	bf00      	nop
 8015f24:	007ffffe 	.word	0x007ffffe

08015f28 <lroundf>:
 8015f28:	ee10 1a10 	vmov	r1, s0
 8015f2c:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 8015f30:	2900      	cmp	r1, #0
 8015f32:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 8015f36:	bfac      	ite	ge
 8015f38:	2001      	movge	r0, #1
 8015f3a:	f04f 30ff 	movlt.w	r0, #4294967295
 8015f3e:	2a1e      	cmp	r2, #30
 8015f40:	dc1a      	bgt.n	8015f78 <lroundf+0x50>
 8015f42:	2a00      	cmp	r2, #0
 8015f44:	da03      	bge.n	8015f4e <lroundf+0x26>
 8015f46:	3201      	adds	r2, #1
 8015f48:	bf18      	it	ne
 8015f4a:	2000      	movne	r0, #0
 8015f4c:	4770      	bx	lr
 8015f4e:	2a16      	cmp	r2, #22
 8015f50:	bfd8      	it	le
 8015f52:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 8015f56:	f3c1 0116 	ubfx	r1, r1, #0, #23
 8015f5a:	bfd8      	it	le
 8015f5c:	4113      	asrle	r3, r2
 8015f5e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8015f62:	bfcd      	iteet	gt
 8015f64:	3b96      	subgt	r3, #150	@ 0x96
 8015f66:	185b      	addle	r3, r3, r1
 8015f68:	f1c2 0217 	rsble	r2, r2, #23
 8015f6c:	fa01 f303 	lslgt.w	r3, r1, r3
 8015f70:	bfd8      	it	le
 8015f72:	40d3      	lsrle	r3, r2
 8015f74:	4358      	muls	r0, r3
 8015f76:	4770      	bx	lr
 8015f78:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8015f7c:	ee17 0a90 	vmov	r0, s15
 8015f80:	4770      	bx	lr
 8015f82:	0000      	movs	r0, r0
 8015f84:	0000      	movs	r0, r0
	...

08015f88 <ceil>:
 8015f88:	ec51 0b10 	vmov	r0, r1, d0
 8015f8c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f94:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8015f98:	2e13      	cmp	r6, #19
 8015f9a:	460c      	mov	r4, r1
 8015f9c:	4605      	mov	r5, r0
 8015f9e:	4680      	mov	r8, r0
 8015fa0:	dc2e      	bgt.n	8016000 <ceil+0x78>
 8015fa2:	2e00      	cmp	r6, #0
 8015fa4:	da11      	bge.n	8015fca <ceil+0x42>
 8015fa6:	a332      	add	r3, pc, #200	@ (adr r3, 8016070 <ceil+0xe8>)
 8015fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fac:	f7ea f996 	bl	80002dc <__adddf3>
 8015fb0:	2200      	movs	r2, #0
 8015fb2:	2300      	movs	r3, #0
 8015fb4:	f7ea fdd8 	bl	8000b68 <__aeabi_dcmpgt>
 8015fb8:	b120      	cbz	r0, 8015fc4 <ceil+0x3c>
 8015fba:	2c00      	cmp	r4, #0
 8015fbc:	db4f      	blt.n	801605e <ceil+0xd6>
 8015fbe:	4325      	orrs	r5, r4
 8015fc0:	d151      	bne.n	8016066 <ceil+0xde>
 8015fc2:	462c      	mov	r4, r5
 8015fc4:	4621      	mov	r1, r4
 8015fc6:	4628      	mov	r0, r5
 8015fc8:	e023      	b.n	8016012 <ceil+0x8a>
 8015fca:	4f2b      	ldr	r7, [pc, #172]	@ (8016078 <ceil+0xf0>)
 8015fcc:	4137      	asrs	r7, r6
 8015fce:	ea01 0307 	and.w	r3, r1, r7
 8015fd2:	4303      	orrs	r3, r0
 8015fd4:	d01d      	beq.n	8016012 <ceil+0x8a>
 8015fd6:	a326      	add	r3, pc, #152	@ (adr r3, 8016070 <ceil+0xe8>)
 8015fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fdc:	f7ea f97e 	bl	80002dc <__adddf3>
 8015fe0:	2200      	movs	r2, #0
 8015fe2:	2300      	movs	r3, #0
 8015fe4:	f7ea fdc0 	bl	8000b68 <__aeabi_dcmpgt>
 8015fe8:	2800      	cmp	r0, #0
 8015fea:	d0eb      	beq.n	8015fc4 <ceil+0x3c>
 8015fec:	2c00      	cmp	r4, #0
 8015fee:	bfc2      	ittt	gt
 8015ff0:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8015ff4:	4133      	asrgt	r3, r6
 8015ff6:	18e4      	addgt	r4, r4, r3
 8015ff8:	ea24 0407 	bic.w	r4, r4, r7
 8015ffc:	2500      	movs	r5, #0
 8015ffe:	e7e1      	b.n	8015fc4 <ceil+0x3c>
 8016000:	2e33      	cmp	r6, #51	@ 0x33
 8016002:	dd0a      	ble.n	801601a <ceil+0x92>
 8016004:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8016008:	d103      	bne.n	8016012 <ceil+0x8a>
 801600a:	4602      	mov	r2, r0
 801600c:	460b      	mov	r3, r1
 801600e:	f7ea f965 	bl	80002dc <__adddf3>
 8016012:	ec41 0b10 	vmov	d0, r0, r1
 8016016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801601a:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801601e:	f04f 37ff 	mov.w	r7, #4294967295
 8016022:	40df      	lsrs	r7, r3
 8016024:	4238      	tst	r0, r7
 8016026:	d0f4      	beq.n	8016012 <ceil+0x8a>
 8016028:	a311      	add	r3, pc, #68	@ (adr r3, 8016070 <ceil+0xe8>)
 801602a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801602e:	f7ea f955 	bl	80002dc <__adddf3>
 8016032:	2200      	movs	r2, #0
 8016034:	2300      	movs	r3, #0
 8016036:	f7ea fd97 	bl	8000b68 <__aeabi_dcmpgt>
 801603a:	2800      	cmp	r0, #0
 801603c:	d0c2      	beq.n	8015fc4 <ceil+0x3c>
 801603e:	2c00      	cmp	r4, #0
 8016040:	dd0a      	ble.n	8016058 <ceil+0xd0>
 8016042:	2e14      	cmp	r6, #20
 8016044:	d101      	bne.n	801604a <ceil+0xc2>
 8016046:	3401      	adds	r4, #1
 8016048:	e006      	b.n	8016058 <ceil+0xd0>
 801604a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801604e:	2301      	movs	r3, #1
 8016050:	40b3      	lsls	r3, r6
 8016052:	441d      	add	r5, r3
 8016054:	45a8      	cmp	r8, r5
 8016056:	d8f6      	bhi.n	8016046 <ceil+0xbe>
 8016058:	ea25 0507 	bic.w	r5, r5, r7
 801605c:	e7b2      	b.n	8015fc4 <ceil+0x3c>
 801605e:	2500      	movs	r5, #0
 8016060:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8016064:	e7ae      	b.n	8015fc4 <ceil+0x3c>
 8016066:	4c05      	ldr	r4, [pc, #20]	@ (801607c <ceil+0xf4>)
 8016068:	2500      	movs	r5, #0
 801606a:	e7ab      	b.n	8015fc4 <ceil+0x3c>
 801606c:	f3af 8000 	nop.w
 8016070:	8800759c 	.word	0x8800759c
 8016074:	7e37e43c 	.word	0x7e37e43c
 8016078:	000fffff 	.word	0x000fffff
 801607c:	3ff00000 	.word	0x3ff00000

08016080 <floor>:
 8016080:	ec51 0b10 	vmov	r0, r1, d0
 8016084:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8016088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801608c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8016090:	2e13      	cmp	r6, #19
 8016092:	460c      	mov	r4, r1
 8016094:	4605      	mov	r5, r0
 8016096:	4680      	mov	r8, r0
 8016098:	dc34      	bgt.n	8016104 <floor+0x84>
 801609a:	2e00      	cmp	r6, #0
 801609c:	da17      	bge.n	80160ce <floor+0x4e>
 801609e:	a332      	add	r3, pc, #200	@ (adr r3, 8016168 <floor+0xe8>)
 80160a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160a4:	f7ea f91a 	bl	80002dc <__adddf3>
 80160a8:	2200      	movs	r2, #0
 80160aa:	2300      	movs	r3, #0
 80160ac:	f7ea fd5c 	bl	8000b68 <__aeabi_dcmpgt>
 80160b0:	b150      	cbz	r0, 80160c8 <floor+0x48>
 80160b2:	2c00      	cmp	r4, #0
 80160b4:	da55      	bge.n	8016162 <floor+0xe2>
 80160b6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80160ba:	432c      	orrs	r4, r5
 80160bc:	2500      	movs	r5, #0
 80160be:	42ac      	cmp	r4, r5
 80160c0:	4c2b      	ldr	r4, [pc, #172]	@ (8016170 <floor+0xf0>)
 80160c2:	bf08      	it	eq
 80160c4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80160c8:	4621      	mov	r1, r4
 80160ca:	4628      	mov	r0, r5
 80160cc:	e023      	b.n	8016116 <floor+0x96>
 80160ce:	4f29      	ldr	r7, [pc, #164]	@ (8016174 <floor+0xf4>)
 80160d0:	4137      	asrs	r7, r6
 80160d2:	ea01 0307 	and.w	r3, r1, r7
 80160d6:	4303      	orrs	r3, r0
 80160d8:	d01d      	beq.n	8016116 <floor+0x96>
 80160da:	a323      	add	r3, pc, #140	@ (adr r3, 8016168 <floor+0xe8>)
 80160dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160e0:	f7ea f8fc 	bl	80002dc <__adddf3>
 80160e4:	2200      	movs	r2, #0
 80160e6:	2300      	movs	r3, #0
 80160e8:	f7ea fd3e 	bl	8000b68 <__aeabi_dcmpgt>
 80160ec:	2800      	cmp	r0, #0
 80160ee:	d0eb      	beq.n	80160c8 <floor+0x48>
 80160f0:	2c00      	cmp	r4, #0
 80160f2:	bfbe      	ittt	lt
 80160f4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80160f8:	4133      	asrlt	r3, r6
 80160fa:	18e4      	addlt	r4, r4, r3
 80160fc:	ea24 0407 	bic.w	r4, r4, r7
 8016100:	2500      	movs	r5, #0
 8016102:	e7e1      	b.n	80160c8 <floor+0x48>
 8016104:	2e33      	cmp	r6, #51	@ 0x33
 8016106:	dd0a      	ble.n	801611e <floor+0x9e>
 8016108:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801610c:	d103      	bne.n	8016116 <floor+0x96>
 801610e:	4602      	mov	r2, r0
 8016110:	460b      	mov	r3, r1
 8016112:	f7ea f8e3 	bl	80002dc <__adddf3>
 8016116:	ec41 0b10 	vmov	d0, r0, r1
 801611a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801611e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8016122:	f04f 37ff 	mov.w	r7, #4294967295
 8016126:	40df      	lsrs	r7, r3
 8016128:	4207      	tst	r7, r0
 801612a:	d0f4      	beq.n	8016116 <floor+0x96>
 801612c:	a30e      	add	r3, pc, #56	@ (adr r3, 8016168 <floor+0xe8>)
 801612e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016132:	f7ea f8d3 	bl	80002dc <__adddf3>
 8016136:	2200      	movs	r2, #0
 8016138:	2300      	movs	r3, #0
 801613a:	f7ea fd15 	bl	8000b68 <__aeabi_dcmpgt>
 801613e:	2800      	cmp	r0, #0
 8016140:	d0c2      	beq.n	80160c8 <floor+0x48>
 8016142:	2c00      	cmp	r4, #0
 8016144:	da0a      	bge.n	801615c <floor+0xdc>
 8016146:	2e14      	cmp	r6, #20
 8016148:	d101      	bne.n	801614e <floor+0xce>
 801614a:	3401      	adds	r4, #1
 801614c:	e006      	b.n	801615c <floor+0xdc>
 801614e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8016152:	2301      	movs	r3, #1
 8016154:	40b3      	lsls	r3, r6
 8016156:	441d      	add	r5, r3
 8016158:	4545      	cmp	r5, r8
 801615a:	d3f6      	bcc.n	801614a <floor+0xca>
 801615c:	ea25 0507 	bic.w	r5, r5, r7
 8016160:	e7b2      	b.n	80160c8 <floor+0x48>
 8016162:	2500      	movs	r5, #0
 8016164:	462c      	mov	r4, r5
 8016166:	e7af      	b.n	80160c8 <floor+0x48>
 8016168:	8800759c 	.word	0x8800759c
 801616c:	7e37e43c 	.word	0x7e37e43c
 8016170:	bff00000 	.word	0xbff00000
 8016174:	000fffff 	.word	0x000fffff

08016178 <__ieee754_fmodf>:
 8016178:	b570      	push	{r4, r5, r6, lr}
 801617a:	ee10 6a90 	vmov	r6, s1
 801617e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8016182:	1e5a      	subs	r2, r3, #1
 8016184:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8016188:	d206      	bcs.n	8016198 <__ieee754_fmodf+0x20>
 801618a:	ee10 4a10 	vmov	r4, s0
 801618e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 8016192:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8016196:	d304      	bcc.n	80161a2 <__ieee754_fmodf+0x2a>
 8016198:	ee60 0a20 	vmul.f32	s1, s0, s1
 801619c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 80161a0:	bd70      	pop	{r4, r5, r6, pc}
 80161a2:	4299      	cmp	r1, r3
 80161a4:	dbfc      	blt.n	80161a0 <__ieee754_fmodf+0x28>
 80161a6:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 80161aa:	d105      	bne.n	80161b8 <__ieee754_fmodf+0x40>
 80161ac:	4b32      	ldr	r3, [pc, #200]	@ (8016278 <__ieee754_fmodf+0x100>)
 80161ae:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 80161b2:	ed93 0a00 	vldr	s0, [r3]
 80161b6:	e7f3      	b.n	80161a0 <__ieee754_fmodf+0x28>
 80161b8:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 80161bc:	d146      	bne.n	801624c <__ieee754_fmodf+0xd4>
 80161be:	020a      	lsls	r2, r1, #8
 80161c0:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 80161c4:	2a00      	cmp	r2, #0
 80161c6:	dc3e      	bgt.n	8016246 <__ieee754_fmodf+0xce>
 80161c8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 80161cc:	bf01      	itttt	eq
 80161ce:	021a      	lsleq	r2, r3, #8
 80161d0:	fab2 f282 	clzeq	r2, r2
 80161d4:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 80161d8:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 80161dc:	bf16      	itet	ne
 80161de:	15da      	asrne	r2, r3, #23
 80161e0:	3282      	addeq	r2, #130	@ 0x82
 80161e2:	3a7f      	subne	r2, #127	@ 0x7f
 80161e4:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 80161e8:	bfbb      	ittet	lt
 80161ea:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 80161ee:	1a24      	sublt	r4, r4, r0
 80161f0:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 80161f4:	40a1      	lsllt	r1, r4
 80161f6:	bfa8      	it	ge
 80161f8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 80161fc:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8016200:	bfb5      	itete	lt
 8016202:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8016206:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 801620a:	1aa4      	sublt	r4, r4, r2
 801620c:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8016210:	bfb8      	it	lt
 8016212:	fa03 f404 	lsllt.w	r4, r3, r4
 8016216:	1a80      	subs	r0, r0, r2
 8016218:	1b0b      	subs	r3, r1, r4
 801621a:	b9d0      	cbnz	r0, 8016252 <__ieee754_fmodf+0xda>
 801621c:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8016220:	bf28      	it	cs
 8016222:	460b      	movcs	r3, r1
 8016224:	2b00      	cmp	r3, #0
 8016226:	d0c1      	beq.n	80161ac <__ieee754_fmodf+0x34>
 8016228:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801622c:	db19      	blt.n	8016262 <__ieee754_fmodf+0xea>
 801622e:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8016232:	db19      	blt.n	8016268 <__ieee754_fmodf+0xf0>
 8016234:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8016238:	327f      	adds	r2, #127	@ 0x7f
 801623a:	432b      	orrs	r3, r5
 801623c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8016240:	ee00 3a10 	vmov	s0, r3
 8016244:	e7ac      	b.n	80161a0 <__ieee754_fmodf+0x28>
 8016246:	3801      	subs	r0, #1
 8016248:	0052      	lsls	r2, r2, #1
 801624a:	e7bb      	b.n	80161c4 <__ieee754_fmodf+0x4c>
 801624c:	15c8      	asrs	r0, r1, #23
 801624e:	387f      	subs	r0, #127	@ 0x7f
 8016250:	e7ba      	b.n	80161c8 <__ieee754_fmodf+0x50>
 8016252:	2b00      	cmp	r3, #0
 8016254:	da02      	bge.n	801625c <__ieee754_fmodf+0xe4>
 8016256:	0049      	lsls	r1, r1, #1
 8016258:	3801      	subs	r0, #1
 801625a:	e7dd      	b.n	8016218 <__ieee754_fmodf+0xa0>
 801625c:	d0a6      	beq.n	80161ac <__ieee754_fmodf+0x34>
 801625e:	0059      	lsls	r1, r3, #1
 8016260:	e7fa      	b.n	8016258 <__ieee754_fmodf+0xe0>
 8016262:	005b      	lsls	r3, r3, #1
 8016264:	3a01      	subs	r2, #1
 8016266:	e7df      	b.n	8016228 <__ieee754_fmodf+0xb0>
 8016268:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 801626c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 8016270:	3282      	adds	r2, #130	@ 0x82
 8016272:	4113      	asrs	r3, r2
 8016274:	432b      	orrs	r3, r5
 8016276:	e7e3      	b.n	8016240 <__ieee754_fmodf+0xc8>
 8016278:	08016c9c 	.word	0x08016c9c

0801627c <_init>:
 801627c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801627e:	bf00      	nop
 8016280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016282:	bc08      	pop	{r3}
 8016284:	469e      	mov	lr, r3
 8016286:	4770      	bx	lr

08016288 <_fini>:
 8016288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801628a:	bf00      	nop
 801628c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801628e:	bc08      	pop	{r3}
 8016290:	469e      	mov	lr, r3
 8016292:	4770      	bx	lr
