Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 29 10:55:26 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_security_timing_summary_routed.rpt -pb my_security_timing_summary_routed.pb -rpx my_security_timing_summary_routed.rpx -warn_on_violation
| Design       : my_security
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     56          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (112)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_current_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (112)
--------------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  118          inf        0.000                      0                  118           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_State[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.817ns  (logic 4.111ns (52.587%)  route 3.706ns (47.413%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDSE                         0.000     0.000 r  FSM_onehot_current_state_reg[0]/C
    SLICE_X43Y41         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.866     1.322    FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.446 r  FSM_State_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.840     4.286    FSM_State_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531     7.817 r  FSM_State_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.817    FSM_State[1]
    W16                                                               r  FSM_State[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_State[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 4.106ns (53.516%)  route 3.566ns (46.484%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDSE                         0.000     0.000 r  FSM_onehot_current_state_reg[0]/C
    SLICE_X43Y41         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.866     1.322    FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.446 r  FSM_State_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.700     4.146    FSM_State_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         3.526     7.672 r  FSM_State_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.672    FSM_State[2]
    V16                                                               r  FSM_State[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Alarm_Siren
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 4.356ns (59.371%)  route 2.981ns (40.629%))
  Logic Levels:           3  (FDSE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDSE                         0.000     0.000 r  FSM_onehot_current_state_reg[0]/C
    SLICE_X43Y41         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.866     1.322    FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X43Y41         LUT3 (Prop_lut3_I0_O)        0.152     1.474 r  Alarm_Siren_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.115     3.589    Alarm_Siren_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.748     7.337 r  Alarm_Siren_OBUF_inst/O
                         net (fo=0)                   0.000     7.337    Alarm_Siren
    L15                                                               r  Alarm_Siren (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_State[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 4.218ns (60.343%)  route 2.772ns (39.657%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDSE                         0.000     0.000 r  FSM_onehot_current_state_reg[0]/C
    SLICE_X43Y41         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.866     1.322    FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.446 r  FSM_State_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.906     3.352    FSM_State_OBUF[1]
    W14                  OBUF (Prop_obuf_I_O)         3.638     6.989 r  FSM_State_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.989    FSM_State[6]
    W14                                                               r  FSM_State[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_State[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.931ns  (logic 4.192ns (60.481%)  route 2.739ns (39.519%))
  Logic Levels:           3  (FDSE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDSE                         0.000     0.000 r  FSM_onehot_current_state_reg[0]/C
    SLICE_X43Y41         FDSE (Prop_fdse_C_Q)         0.456     0.456 f  FSM_onehot_current_state_reg[0]/Q
                         net (fo=4, routed)           0.866     1.322    FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.124     1.446 r  FSM_State_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.873     3.319    FSM_State_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.612     6.931 r  FSM_State_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.931    FSM_State[3]
    T10                                                               r  FSM_State[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.112ns (70.902%)  route 1.688ns (29.098%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  enable_reg/Q
                         net (fo=3, routed)           1.688     2.206    CA_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.799 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.799    CA
    W13                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keypad
                            (input port)
  Destination:            count_enable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.579ns  (logic 1.725ns (30.924%)  route 3.854ns (69.076%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  Keypad (IN)
                         net (fo=0)                   0.000     0.000    Keypad
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Keypad_IBUF_inst/O
                         net (fo=4, routed)           3.241     4.719    Keypad_IBUF
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124     4.843 f  FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           0.612     5.455    FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.579 r  count_enable_reg_i_1/O
                         net (fo=1, routed)           0.000     5.579    count_enable_reg_i_1_n_0
    SLICE_X42Y40         LDCE                                         r  count_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keypad
                            (input port)
  Destination:            FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.553ns  (logic 1.725ns (31.069%)  route 3.827ns (68.931%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  Keypad (IN)
                         net (fo=0)                   0.000     0.000    Keypad
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Keypad_IBUF_inst/O
                         net (fo=4, routed)           3.241     4.719    Keypad_IBUF
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124     4.843 f  FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           0.586     5.429    FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.124     5.553 r  FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.553    FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Keypad
                            (input port)
  Destination:            FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.550ns  (logic 1.725ns (31.086%)  route 3.824ns (68.914%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  Keypad (IN)
                         net (fo=0)                   0.000     0.000    Keypad
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Keypad_IBUF_inst/O
                         net (fo=4, routed)           3.241     4.719    Keypad_IBUF
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124     4.843 r  FSM_onehot_current_state[2]_i_2/O
                         net (fo=3, routed)           0.583     5.426    FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.124     5.550 r  FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.550    FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X43Y41         FDSE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 1.145ns (22.886%)  route 3.858ns (77.114%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  count_reg[18]/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  count_reg[18]/Q
                         net (fo=4, routed)           1.442     1.920    count_reg_n_0_[18]
    SLICE_X38Y41         LUT6 (Prop_lut6_I2_O)        0.295     2.215 r  count[29]_i_6/O
                         net (fo=1, routed)           0.423     2.639    count[29]_i_6_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.763 r  count[29]_i_5/O
                         net (fo=1, routed)           0.592     3.355    count[29]_i_5_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.479 f  count[29]_i_4/O
                         net (fo=29, routed)          1.400     4.879    count[29]_i_4_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.003 r  count[29]_i_2/O
                         net (fo=1, routed)           0.000     5.003    count[29]
    SLICE_X38Y44         FDRE                                         r  count_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.401%)  route 0.107ns (36.599%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE                         0.000     0.000 r  FSM_onehot_current_state_reg[3]/C
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[3]/Q
                         net (fo=2, routed)           0.107     0.248    FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X43Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.293 r  FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.293    FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X43Y41         FDSE                                         r  FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.363%)  route 0.156ns (45.637%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FSM_onehot_current_state_reg[1]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_current_state_reg[1]/Q
                         net (fo=5, routed)           0.156     0.297    FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.342 r  FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.342    FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.180     0.321    cnt[0]
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    p_1_in[0]
    SLICE_X41Y37         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  count_reg[0]/Q
                         net (fo=5, routed)           0.193     0.334    count_reg_n_0_[0]
    SLICE_X41Y40         LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    count[0]
    SLICE_X41Y40         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     0.274    cnt[11]
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    p_1_in[11]
    SLICE_X40Y38         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  cnt_reg[7]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.134     0.275    cnt[7]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    p_1_in[7]
    SLICE_X40Y37         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE                         0.000     0.000 r  cnt_reg[15]/C
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.134     0.275    cnt[15]
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    p_1_in[15]
    SLICE_X40Y39         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.134     0.275    cnt[19]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  cnt_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.386    p_1_in[19]
    SLICE_X40Y40         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  enable_reg/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  enable_reg/Q
                         net (fo=3, routed)           0.186     0.350    CA_OBUF
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.395 r  enable_i_1/O
                         net (fo=1, routed)           0.000     0.395    enable_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE                         0.000     0.000 r  cnt_reg[11]/C
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     0.274    cnt[11]
    SLICE_X40Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    p_1_in[12]
    SLICE_X40Y38         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------





