

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Fri Aug  9 16:08:47 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d1_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.467|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20002|  20002|  20002|  20002|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- DENSE_LOOP_FLAT_LOOP  |  20000|  20000|         2|          1|          1|  20000|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    172|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       18|      -|       6|      5|    -|
|Multiplexer      |        -|      -|       -|     90|    -|
|Register         |        -|      -|      73|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       18|      2|      79|    267|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        6|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_14lbW_U23  |cnn_mac_muladd_14lbW  | i0 + i1 * i2 |
    |cnn_mac_muladd_9nkbM_U22  |cnn_mac_muladd_9nkbM  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dense_1_bias_V_U     |dense_1_dense_1_bibs  |        0|  6|   5|    0|     50|    6|     1|          300|
    |dense_1_weights_V_U  |dense_1_dense_1_wjbC  |       18|  0|   0|    0|  20000|    9|     1|       180000|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                |                      |       18|  6|   5|    0|  20050|   15|     2|       180300|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_fu_300_p2      |     +    |      0|  0|  17|          13|          13|
    |add_ln703_fu_294_p2      |     +    |      0|  0|  19|          14|          14|
    |add_ln9_fu_177_p2        |     +    |      0|  0|  21|          15|           1|
    |i_fu_183_p2              |     +    |      0|  0|  15|           6|           1|
    |j_fu_233_p2              |     +    |      0|  0|  15|           9|           1|
    |icmp_ln13_1_fu_239_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln13_fu_189_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln9_fu_171_p2       |   icmp   |      0|  0|  13|          15|          15|
    |dense_1_out_V_d0         |  select  |      0|  0|  13|           1|           1|
    |select_ln14_1_fu_203_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln14_2_fu_253_p3  |  select  |      0|  0|  14|           1|           1|
    |select_ln14_fu_195_p3    |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 172|          97|          73|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_141_p4  |   9|          2|    6|         12|
    |ap_phi_mux_j_0_phi_fu_164_p4  |   9|          2|    9|         18|
    |i_0_reg_137                   |   9|          2|    6|         12|
    |indvar_flatten_reg_126        |   9|          2|   15|         30|
    |j_0_reg_160                   |   9|          2|    9|         18|
    |p_Val2_s_reg_148              |   9|          2|   14|         28|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  90|         19|   61|        125|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_137              |   6|   0|    6|          0|
    |icmp_ln13_1_reg_381      |   1|   0|    1|          0|
    |icmp_ln13_reg_351        |   1|   0|    1|          0|
    |icmp_ln9_reg_342         |   1|   0|    1|          0|
    |indvar_flatten_reg_126   |  15|   0|   15|          0|
    |j_0_reg_160              |   9|   0|    9|          0|
    |j_reg_376                |   9|   0|    9|          0|
    |p_Val2_s_reg_148         |  14|   0|   14|          0|
    |select_ln14_1_reg_356    |   6|   0|    6|          0|
    |zext_ln14_reg_361        |   6|   0|   64|         58|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  73|   0|  131|         58|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    dense_1    | return value |
|flat_array_V_address0   | out |    9|  ap_memory |  flat_array_V |     array    |
|flat_array_V_ce0        | out |    1|  ap_memory |  flat_array_V |     array    |
|flat_array_V_q0         |  in |   14|  ap_memory |  flat_array_V |     array    |
|dense_1_out_V_address0  | out |    6|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_ce0       | out |    1|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_we0       | out |    1|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_d0        | out |   13|  ap_memory | dense_1_out_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

