
---------- Begin Simulation Statistics ----------
final_tick                               160330589000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162626                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664864                       # Number of bytes of host memory used
host_op_rate                                   162945                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   614.91                       # Real time elapsed on the host
host_tick_rate                              260739428                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160331                       # Number of seconds simulated
sim_ticks                                160330589000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.603306                       # CPI: cycles per instruction
system.cpu.discardedOps                        189347                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27834188                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.623711                       # IPC: instructions per cycle
system.cpu.numCycles                        160330589                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132496401                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       233114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        483333                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           34                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       524766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        56397                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052223                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          56431                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485841                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735541                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81001                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103777                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101800                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906026                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              384                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51490316                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51490316                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51490827                       # number of overall hits
system.cpu.dcache.overall_hits::total        51490827                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       570012                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         570012                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       577920                       # number of overall misses
system.cpu.dcache.overall_misses::total        577920                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35545848000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35545848000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35545848000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35545848000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52060328                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52060328                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52068747                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52068747                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010949                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010949                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011099                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011099                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62359.824004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62359.824004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61506.519934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61506.519934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        93144                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3285                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.354338                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       441082                       # number of writebacks
system.cpu.dcache.writebacks::total            441082                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51138                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51138                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51138                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526779                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526779                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32901696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32901696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33678835999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33678835999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63409.798911                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63409.798911                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63933.520507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63933.520507                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524731                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40835865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40835865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14083408000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14083408000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41111249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41111249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51140.981321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51140.981321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275373                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13531694000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13531694000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49139.508957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49139.508957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10654451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10654451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       294628                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       294628                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21462440000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21462440000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72845.893805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72845.893805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        51127                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        51127                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243501                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19370002000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19370002000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79547.936148                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79547.936148                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    777139999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    777139999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98309.930297                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98309.930297                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.790860                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52017682                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526779                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.746689                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.790860                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987691                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987691                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1473                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104664425                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104664425                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685655                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474930                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024745                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277865                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277865                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277865                       # number of overall hits
system.cpu.icache.overall_hits::total        10277865                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69339000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69339000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69339000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69339000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278545                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278545                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278545                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278545                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101969.117647                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101969.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101969.117647                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101969.117647                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67979000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67979000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67979000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67979000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99969.117647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99969.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99969.117647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99969.117647                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277865                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277865                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69339000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69339000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101969.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101969.117647                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67979000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67979000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99969.117647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99969.117647                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           524.823208                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278545                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15115.507353                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   524.823208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.256261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.256261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          647                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          647                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.315918                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20557770                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20557770                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 160330589000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               277189                       # number of demand (read+write) hits
system.l2.demand_hits::total                   277209                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              277189                       # number of overall hits
system.l2.overall_hits::total                  277209                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             249590                       # number of demand (read+write) misses
system.l2.demand_misses::total                 250250                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            249590                       # number of overall misses
system.l2.overall_misses::total                250250                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26267873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26333359000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65486000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26267873000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26333359000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526779                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527459                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526779                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527459                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.473804                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.474444                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.473804                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.474444                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99221.212121                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105244.092311                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105228.207792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99221.212121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105244.092311                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105228.207792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              163264                       # number of writebacks
system.l2.writebacks::total                    163264                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        249586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            250246                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       249586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           250246                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21275815000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21328101000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21275815000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21328101000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.473796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.474437                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.473796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.474437                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79221.212121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85244.424767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85228.539118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79221.212121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85244.424767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85228.539118                       # average overall mshr miss latency
system.l2.replacements                         271431                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441082                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441082                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           33                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               33                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           33                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           33                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        18087                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         18087                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             86511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 86511                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          156990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              156990                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16815181000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16815181000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.644720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107109.885980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107109.885980                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       156990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         156990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13675381000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13675381000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.644720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87109.885980                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87109.885980                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65486000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65486000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99221.212121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99221.212121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52286000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52286000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79221.212121                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79221.212121                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        190678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            190678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        92600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           92600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9452692000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9452692000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.326887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.326887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102080.907127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102080.907127                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        92596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        92596                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7600434000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7600434000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.326873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.326873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82081.666595                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82081.666595                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16120.424621                       # Cycle average of tags in use
system.l2.tags.total_refs                     1034066                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    287815                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.592815                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2707.181685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.578415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13361.664521                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.165233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.815531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983913                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6946                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1339972                       # Number of tag accesses
system.l2.tags.data_accesses                  1339972                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    163241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    248685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.085200226500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9542                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9542                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              692793                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             153980                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      250246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     163264                       # Number of write requests accepted
system.mem_ctrls.readBursts                    250246                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   163264                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    901                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                250246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               163264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  197694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.129428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     97.746832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9515     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           25      0.26%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9542                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.104695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.071339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4469     46.84%     46.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              119      1.25%     48.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4461     46.75%     94.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              474      4.97%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.18%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9542                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   57664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16015744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10448896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     99.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  160319562000                       # Total gap between requests
system.mem_ctrls.avgGap                     387704.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15915840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10445632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 263455.652869833866                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 99268892.475658535957                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 65150587.078551806509                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          660                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       249586                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       163264                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18399250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8443292750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4086374818250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27877.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33829.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25029246.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15973504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16015744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10448896                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10448896                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       249586                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         250246                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       163264                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        163264                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       263456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     99628549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         99892005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       263456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       263456                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     65170945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        65170945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     65170945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       263456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     99628549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       165062950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               249345                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              163213                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        15584                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        15229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        15305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        15623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        15250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        15679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9907                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9685                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10604                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9742                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10273                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10523                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3786473250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1246725000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8461692000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15185.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33935.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140302                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              93997                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       178259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   148.119938                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.371766                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   212.624941                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       132156     74.14%     74.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21766     12.21%     86.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5594      3.14%     89.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1462      0.82%     90.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9092      5.10%     95.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          727      0.41%     95.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          523      0.29%     96.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          589      0.33%     96.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6350      3.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       178259                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15958080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10445632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               99.532348                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               65.150587                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       627420360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       333481830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      886459560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     422710380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12656052240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37371530730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30096183840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82393838940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.899683                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  77849572750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5353660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77127356250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       645348900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       343011075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      893863740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     429261480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12656052240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36947661060                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  30453126720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82368325215                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.740551                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  78780983750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5353660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76195945250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              93256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       163264                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69823                       # Transaction distribution
system.membus.trans_dist::ReadExReq            156990                       # Transaction distribution
system.membus.trans_dist::ReadExResp           156990                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         93256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       733579                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 733579                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     26464640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                26464640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            250246                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  250246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              250246                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1136389000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1359124000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            283958                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       604346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243501                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243501                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283278                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1393                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1579682                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        45632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     61943104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               61988736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          271431                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10448896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           798890                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070764                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256597                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 742391     92.93%     92.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  56465      7.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     34      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             798890                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 160330589000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1934453000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2040000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1580340996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
