0.6
2018.2
Jun 14 2018
20:41:02
D:/PDF/course/UCB/eecs151/fpga_labs_sp20/lab2/3bit_adder/3bit_adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/PDF/course/UCB/eecs151/fpga_labs_sp20/lab2/3bit_adder/3bit_adder.srcs/sim_1/new/sim1.v,1580336088,verilog,,,,sim1,,,,,,,,
D:/PDF/course/UCB/eecs151/fpga_labs_sp20/lab2/src/full_adder.v,1580273294,verilog,,D:/PDF/course/UCB/eecs151/fpga_labs_sp20/lab2/src/structural_adder.v,,full_adder,,,,,,,,
D:/PDF/course/UCB/eecs151/fpga_labs_sp20/lab2/src/structural_adder.v,1580335743,verilog,,D:/PDF/course/UCB/eecs151/fpga_labs_sp20/lab2/src/z1top_adder.v,,structural_adder,,,,,,,,
D:/PDF/course/UCB/eecs151/fpga_labs_sp20/lab2/src/z1top_adder.v,1580335913,verilog,,D:/PDF/course/UCB/eecs151/fpga_labs_sp20/lab2/3bit_adder/3bit_adder.srcs/sim_1/new/sim1.v,,z1top_adder,,,,,,,,
