# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/carry_save_adder.vhd" \
"../../../../../src/carry_save_tree_adder.vhd" \
"../../../../../src/extender.vhd" \
"../../../../../src/full_adder.vhd" \
"../../../../../src/ripple_carry_adder.vhd" \
"../../../../../src/main.vhd" \

# Do not sort compile order
nosort
