$date
	Tue Sep 30 10:56:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module setup_hold12_tb $end
$var wire 1 ! q $end
$var reg 1 " clock $end
$var reg 1 # d $end
$scope module sh1 $end
$var wire 1 " clock $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#7
0!
1"
#14
0"
#15
1#
#21
1!
1"
#28
0"
#32
0#
#35
0!
1"
#42
0"
#49
1"
#51
1#
#56
0"
#63
1!
1"
#66
0#
#70
0"
#77
0!
1"
#80
1#
#84
0"
#91
1!
1"
#98
0"
#105
1"
#112
0"
#119
1"
#126
0"
#133
1"
#140
0"
#147
1"
#154
0"
#161
1"
#168
0"
#175
1"
#182
0"
#189
1"
#196
0"
#200
