#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Wed Mar 28 22:09:36 2018
# Process ID: 13676
# Current directory: C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10632 C:\Users\Jake\Engineering\ZYNQ\ZYNQ-Template\ZYNQ-Template.xpr
# Log file: C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template/vivado.log
# Journal file: C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template/ZYNQ-Template.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_Adder_Core_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_Adder_Core_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 760.422 ; gain = 83.547
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template/ZYNQ-Template.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <design_1> from BD file <C:/Users/Jake/Engineering/ZYNQ/ZYNQ-Template/ZYNQ-Template.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 836.336 ; gain = 75.914
save_project_as AES_128_test C:/Users/Jake/Engineering/ZYNQ/AES_128_test -force
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_EN_CLK0_PORT {1}] [get_bd_cells processing_system7_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Jake/Engineering/ZYNQ/ip_repo/JG_Adder_Core_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/Jake/Engineering/Xilinx-IP [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jake/Engineering/Xilinx-IP'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:JG_AXI4_AES_128:1.0 JG_AXI4_AES_128_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins JG_AXI4_AES_128_0/AES_128]
</JG_AXI4_AES_128_0/AES_128/AES_128_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
save_bd_design
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins rst_ps7_0_50M/ext_reset_in]
INFO: [board_rule 100-100] create_bd_port -dir I reset_rtl_0 -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY  /reset_rtl_0
INFO: [board_rule 100-100] connect_bd_net /reset_rtl_0 /rst_ps7_0_50M/ext_reset_in
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 976.313 ; gain = 46.250
generate_target all [get_files  C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block JG_AXI4_AES_128_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1088.063 ; gain = 111.750
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_JG_AXI4_AES_128_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 {design_1_processing_system7_0_0_synth_1 design_1_JG_AXI4_AES_128_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_auto_pc_0_synth_1}
[Wed Mar 28 22:17:20 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_JG_AXI4_AES_128_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_JG_AXI4_AES_128_0_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.runs/design_1_JG_AXI4_AES_128_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.runs/design_1_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.ip_user_files -ipstatic_source_dir C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.cache/compile_simlib/modelsim} {questa=C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.cache/compile_simlib/questa} {riviera=C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.cache/compile_simlib/riviera} {activehdl=C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs synth_1 -jobs 2
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'design_1_ps7_0_axi_periph_0' found in library 'xil_defaultlib'
[Wed Mar 28 22:24:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.runs/synth_1/runme.log
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -jobs 2
[Wed Mar 28 22:26:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.runs/impl_1/runme.log
reset_run impl_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_JG_AXI4_AES_128_0_0/design_1_JG_AXI4_AES_128_0_0.dcp' for cell 'design_1_i/JG_AXI4_AES_128_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1058 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1621.258 ; gain = 373.863
close_design
launch_runs impl_1 -jobs 2
[Wed Mar 28 22:36:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jake/Engineering/ZYNQ/AES_128_test/AES_128_test.runs/impl_1/runme.log
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 28 22:41:43 2018...
