21:52:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
21:52:10 INFO  : XSCT server has started successfully.
21:52:10 INFO  : plnx-install-location is set to ''
21:52:10 INFO  : Successfully done setting XSCT server connection channel  
21:52:10 INFO  : Successfully done query RDI_DATADIR 
21:52:10 INFO  : Successfully done setting workspace for the tool. 
21:52:11 INFO  : Registering command handlers for Vitis TCF services
21:53:06 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:53:06 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:58:36 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
22:58:42 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:58:42 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:35:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
14:35:54 INFO  : XSCT server has started successfully.
14:36:02 INFO  : Successfully done setting XSCT server connection channel  
14:36:03 INFO  : Registering command handlers for Vitis TCF services
14:36:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/hw/system_wrapper.xsa is already opened

14:36:06 INFO  : plnx-install-location is set to ''
14:36:06 INFO  : Successfully done query RDI_DATADIR 
14:36:06 INFO  : Successfully done setting workspace for the tool. 
14:36:07 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
14:36:08 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
14:43:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
14:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:24 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
14:43:24 INFO  : 'jtag frequency' command is executed.
14:43:25 INFO  : Context for 'APU' is selected.
14:43:25 INFO  : System reset is completed.
14:43:28 INFO  : 'after 3000' command is executed.
14:43:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
14:43:32 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
14:43:33 INFO  : Context for 'APU' is selected.
14:43:33 INFO  : Hardware design information is loaded from 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
14:43:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:34 INFO  : Context for 'APU' is selected.
14:43:34 INFO  : Sourcing of 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
14:43:35 INFO  : 'ps7_init' command is executed.
14:43:35 INFO  : 'ps7_post_config' command is executed.
14:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:43:35 INFO  : Memory regions updated for context APU
14:43:35 INFO  : Launch script is exported to file 'C:\Github\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
14:47:03 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
14:56:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
15:00:05 INFO  : Disconnected from the channel tcfchan#3.
15:00:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:00:06 INFO  : 'jtag frequency' command is executed.
15:00:06 INFO  : Context for 'APU' is selected.
15:00:06 INFO  : System reset is completed.
15:00:09 INFO  : 'after 3000' command is executed.
15:00:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:00:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
15:00:12 INFO  : Context for 'APU' is selected.
15:00:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
15:00:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:12 INFO  : Context for 'APU' is selected.
15:00:12 INFO  : Sourcing of 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
15:00:13 INFO  : 'ps7_init' command is executed.
15:00:13 INFO  : 'ps7_post_config' command is executed.
15:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:20 INFO  : The application 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:21 INFO  : Memory regions updated for context APU
15:00:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:21 INFO  : 'con' command is executed.
15:00:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:00:21 INFO  : Launch script is exported to file 'C:\Github\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
15:51:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
15:57:09 INFO  : Disconnected from the channel tcfchan#8.
15:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:57:09 INFO  : 'jtag frequency' command is executed.
15:57:09 INFO  : Context for 'APU' is selected.
15:57:09 INFO  : System reset is completed.
15:57:12 INFO  : 'after 3000' command is executed.
15:57:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:57:15 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
15:57:15 INFO  : Context for 'APU' is selected.
15:57:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
15:57:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:15 INFO  : Context for 'APU' is selected.
15:57:15 INFO  : Sourcing of 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
15:57:16 INFO  : 'ps7_init' command is executed.
15:57:16 INFO  : 'ps7_post_config' command is executed.
15:57:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:22 INFO  : The application 'C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:22 INFO  : Memory regions updated for context APU
15:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:22 INFO  : 'con' command is executed.
15:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:57:22 INFO  : Launch script is exported to file 'C:\Github\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
16:03:04 INFO  : Disconnected from the channel tcfchan#10.
16:18:53 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
16:18:55 INFO  : XSCT server has started successfully.
16:18:58 INFO  : Registering command handlers for Vitis TCF services
16:19:02 INFO  : Successfully done setting XSCT server connection channel  
16:19:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/hw/system_wrapper.xsa is already opened

16:19:06 INFO  : plnx-install-location is set to ''
16:19:06 INFO  : Successfully done query RDI_DATADIR 
16:19:06 INFO  : Successfully done setting workspace for the tool. 
16:19:08 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:19:08 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:21:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
16:21:44 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
16:22:09 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
16:23:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
16:23:40 INFO  : The hardware specfication used by project 'Pcam5C-app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:23:40 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream\system_wrapper.bit' stored in project is removed.
16:23:40 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream' in project 'Pcam5C-app'.
16:23:40 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:23:48 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit' in project 'Pcam5C-app'.
16:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:24:09 INFO  : 'jtag frequency' command is executed.
16:24:10 INFO  : Context for 'APU' is selected.
16:24:10 INFO  : System reset is completed.
16:24:13 INFO  : 'after 3000' command is executed.
16:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:24:17 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
16:24:18 INFO  : Context for 'APU' is selected.
16:24:18 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
16:24:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:18 INFO  : Context for 'APU' is selected.
16:24:18 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
16:24:19 INFO  : 'ps7_init' command is executed.
16:24:19 INFO  : 'ps7_post_config' command is executed.
16:24:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:27 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:24:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:27 INFO  : Memory regions updated for context APU
16:24:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:24:27 INFO  : 'con' command is executed.
16:24:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:24:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
16:25:34 INFO  : Disconnected from the channel tcfchan#6.
16:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:25:34 INFO  : 'jtag frequency' command is executed.
16:25:34 INFO  : Context for 'APU' is selected.
16:25:34 INFO  : System reset is completed.
16:25:37 INFO  : 'after 3000' command is executed.
16:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:25:40 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
16:25:40 INFO  : Context for 'APU' is selected.
16:25:40 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
16:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:40 INFO  : Context for 'APU' is selected.
16:25:40 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
16:25:41 INFO  : 'ps7_init' command is executed.
16:25:41 INFO  : 'ps7_post_config' command is executed.
16:25:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:49 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:49 INFO  : Memory regions updated for context APU
16:25:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:49 INFO  : 'con' command is executed.
16:25:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:25:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
23:17:09 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
23:34:10 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:36:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:36:31 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:36:42 INFO  : Disconnected from the channel tcfchan#7.
23:36:42 INFO  : The hardware specfication used by project 'Pcam5C-app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:36:42 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream\system_wrapper.bit' stored in project is removed.
23:36:42 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream' in project 'Pcam5C-app'.
23:36:42 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:36:53 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit' in project 'Pcam5C-app'.
23:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:36:57 INFO  : 'jtag frequency' command is executed.
23:36:57 INFO  : Context for 'APU' is selected.
23:36:57 INFO  : System reset is completed.
23:37:01 INFO  : 'after 3000' command is executed.
23:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:37:03 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
23:37:03 INFO  : Context for 'APU' is selected.
23:37:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
23:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:03 INFO  : Context for 'APU' is selected.
23:37:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
23:37:05 INFO  : 'ps7_init' command is executed.
23:37:05 INFO  : 'ps7_post_config' command is executed.
23:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:12 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:13 INFO  : Memory regions updated for context APU
23:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:13 INFO  : 'con' command is executed.
23:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:37:13 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:11:50 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
00:20:04 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
00:20:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:20:20 INFO  : The hardware specfication used by project 'Pcam5C-app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
00:20:20 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream\system_wrapper.bit' stored in project is removed.
00:20:20 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream' in project 'Pcam5C-app'.
00:20:20 INFO  : The file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:20:31 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit' in project 'Pcam5C-app'.
00:21:05 INFO  : Disconnected from the channel tcfchan#9.
00:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:21:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:21:06 INFO  : 'jtag frequency' command is executed.
00:21:07 INFO  : Context for 'APU' is selected.
00:21:07 INFO  : System reset is completed.
00:21:10 INFO  : 'after 3000' command is executed.
00:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:21:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:21:12 INFO  : Context for 'APU' is selected.
00:21:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:21:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:21:13 INFO  : Context for 'APU' is selected.
00:21:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:21:14 INFO  : 'ps7_init' command is executed.
00:21:14 INFO  : 'ps7_post_config' command is executed.
00:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:22 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:21:22 INFO  : Memory regions updated for context APU
00:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:21:22 INFO  : 'con' command is executed.
00:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:21:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:31:36 INFO  : Disconnected from the channel tcfchan#12.
03:36:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
03:37:02 INFO  : XSCT server has started successfully.
03:37:02 INFO  : Successfully done setting XSCT server connection channel  
03:37:02 INFO  : plnx-install-location is set to ''
03:37:02 INFO  : Successfully done setting workspace for the tool. 
03:37:06 INFO  : Successfully done query RDI_DATADIR 
03:37:08 INFO  : Registering command handlers for Vitis TCF services
23:25:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\fpga\Documents\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
23:25:33 INFO  : XSCT server has started successfully.
23:25:33 INFO  : Successfully done setting XSCT server connection channel  
23:25:33 INFO  : plnx-install-location is set to ''
23:25:33 INFO  : Successfully done setting workspace for the tool. 
23:25:37 INFO  : Registering command handlers for Vitis TCF services
23:25:40 INFO  : Successfully done query RDI_DATADIR 
01:22:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
01:22:35 INFO  : XSCT server has started successfully.
01:22:35 INFO  : plnx-install-location is set to ''
01:22:35 INFO  : Successfully done setting XSCT server connection channel  
01:22:35 INFO  : Successfully done setting workspace for the tool. 
01:22:44 INFO  : Registering command handlers for Vitis TCF services
01:22:51 INFO  : Successfully done query RDI_DATADIR 
03:37:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:38:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:38:00 INFO  : 'jtag frequency' command is executed.
03:38:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:38:01 INFO  : Context for 'APU' is selected.
03:38:01 INFO  : 'jtag frequency' command is executed.
03:38:01 INFO  : System reset is completed.
03:38:01 INFO  : Context for 'APU' is selected.
03:38:04 INFO  : 'after 3000' command is executed.
03:38:05 INFO  : System reset is completed.
03:38:08 INFO  : 'after 3000' command is executed.
03:38:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:38:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:38:14 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:38:14 INFO  : Context for 'APU' is selected.
03:38:14 INFO  : Context for 'APU' is selected.
03:38:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:38:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:38:14 INFO  : 'configparams force-mem-access 1' command is executed.
03:38:14 INFO  : 'configparams force-mem-access 1' command is executed.
03:38:14 INFO  : Context for 'APU' is selected.
03:38:14 INFO  : Context for 'APU' is selected.
03:38:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:38:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:38:16 INFO  : 'ps7_init' command is executed.
03:38:17 INFO  : 'ps7_init' command is executed.
03:38:17 INFO  : 'ps7_post_config' command is executed.
03:38:17 INFO  : 'ps7_post_config' command is executed.
03:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:24 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:38:30 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:38:30 INFO  : 'configparams force-mem-access 0' command is executed.
03:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:38:30 INFO  : 'configparams force-mem-access 0' command is executed.
03:38:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:38:30 INFO  : Memory regions updated for context APU
03:38:30 INFO  : Memory regions updated for context APU
03:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:38:30 INFO  : 'con' command is executed.
03:38:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:38:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:38:30 ERROR : Already running
03:39:49 INFO  : Disconnected from the channel tcfchan#2.
03:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:39:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:39:50 INFO  : 'jtag frequency' command is executed.
03:39:51 INFO  : Context for 'APU' is selected.
03:39:52 INFO  : System reset is completed.
03:39:55 INFO  : 'after 3000' command is executed.
03:39:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:39:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:39:59 INFO  : Context for 'APU' is selected.
03:39:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
03:39:59 INFO  : Context for 'APU' is selected.
03:39:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:40:00 INFO  : 'ps7_init' command is executed.
03:40:00 INFO  : 'ps7_post_config' command is executed.
03:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:04 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:04 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:04 INFO  : Memory regions updated for context APU
03:40:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:04 INFO  : 'con' command is executed.
03:40:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:40:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:40:33 INFO  : Disconnected from the channel tcfchan#3.
03:40:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:40:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:40:33 INFO  : 'jtag frequency' command is executed.
03:40:33 INFO  : Context for 'APU' is selected.
03:40:34 INFO  : System reset is completed.
03:40:37 INFO  : 'after 3000' command is executed.
03:40:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:40:39 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:40:39 INFO  : Context for 'APU' is selected.
03:40:39 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:40:39 INFO  : 'configparams force-mem-access 1' command is executed.
03:40:39 INFO  : Context for 'APU' is selected.
03:40:39 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:40:41 INFO  : 'ps7_init' command is executed.
03:40:41 INFO  : 'ps7_post_config' command is executed.
03:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:48 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
03:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:40:48 INFO  : Memory regions updated for context APU
03:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:40:48 INFO  : 'con' command is executed.
03:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:40:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:45:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:45:29 INFO  : Disconnected from the channel tcfchan#4.
03:45:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:45:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:45:29 INFO  : 'jtag frequency' command is executed.
03:45:29 INFO  : Context for 'APU' is selected.
03:45:29 INFO  : System reset is completed.
03:45:32 INFO  : 'after 3000' command is executed.
03:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:45:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:45:35 INFO  : Context for 'APU' is selected.
03:45:35 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:45:35 INFO  : 'configparams force-mem-access 1' command is executed.
03:45:35 INFO  : Context for 'APU' is selected.
03:45:35 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:45:37 INFO  : 'ps7_init' command is executed.
03:45:37 INFO  : 'ps7_post_config' command is executed.
03:45:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:44 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
03:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:45:45 INFO  : Memory regions updated for context APU
03:45:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:45:45 INFO  : 'con' command is executed.
03:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:45:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:46:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:46:42 INFO  : Disconnected from the channel tcfchan#6.
03:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:46:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:46:43 INFO  : 'jtag frequency' command is executed.
03:46:43 INFO  : Context for 'APU' is selected.
03:46:43 INFO  : System reset is completed.
03:46:46 INFO  : 'after 3000' command is executed.
03:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:46:48 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:46:48 INFO  : Context for 'APU' is selected.
03:46:49 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
03:46:49 INFO  : Context for 'APU' is selected.
03:46:49 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:46:50 INFO  : 'ps7_init' command is executed.
03:46:50 INFO  : 'ps7_post_config' command is executed.
03:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:46:56 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
03:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:46:56 INFO  : Memory regions updated for context APU
03:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:46:57 INFO  : 'con' command is executed.
03:46:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:46:57 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:47:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:47:43 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:48:02 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:49:21 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:51:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:54:16 INFO  : Disconnected from the channel tcfchan#8.
03:54:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:54:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:54:17 INFO  : 'jtag frequency' command is executed.
03:54:17 INFO  : Context for 'APU' is selected.
03:54:17 INFO  : System reset is completed.
03:54:20 INFO  : 'after 3000' command is executed.
03:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:54:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:54:23 INFO  : Context for 'APU' is selected.
03:54:23 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:54:23 INFO  : 'configparams force-mem-access 1' command is executed.
03:54:23 INFO  : Context for 'APU' is selected.
03:54:23 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:54:24 INFO  : 'ps7_init' command is executed.
03:54:24 INFO  : 'ps7_post_config' command is executed.
03:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:31 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:54:31 INFO  : 'configparams force-mem-access 0' command is executed.
03:54:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:54:31 INFO  : Memory regions updated for context APU
03:54:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:54:31 INFO  : 'con' command is executed.
03:54:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:54:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
03:56:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
03:56:22 INFO  : Disconnected from the channel tcfchan#14.
03:56:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:56:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:56:22 INFO  : 'jtag frequency' command is executed.
03:56:22 INFO  : Context for 'APU' is selected.
03:56:23 INFO  : System reset is completed.
03:56:26 INFO  : 'after 3000' command is executed.
03:56:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:56:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
03:56:28 INFO  : Context for 'APU' is selected.
03:56:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
03:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
03:56:29 INFO  : Context for 'APU' is selected.
03:56:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
03:56:30 INFO  : 'ps7_init' command is executed.
03:56:30 INFO  : 'ps7_post_config' command is executed.
03:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:37 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:56:37 INFO  : 'configparams force-mem-access 0' command is executed.
03:56:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

03:56:37 INFO  : Memory regions updated for context APU
03:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:56:38 INFO  : 'con' command is executed.
03:56:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:56:38 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
04:01:55 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
04:02:19 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
04:02:26 INFO  : Disconnected from the channel tcfchan#16.
04:02:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:02:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
04:02:26 INFO  : 'jtag frequency' command is executed.
04:02:26 INFO  : Context for 'APU' is selected.
04:02:27 INFO  : System reset is completed.
04:02:30 INFO  : 'after 3000' command is executed.
04:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
04:02:32 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
04:02:32 INFO  : Context for 'APU' is selected.
04:02:32 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
04:02:32 INFO  : 'configparams force-mem-access 1' command is executed.
04:02:33 INFO  : Context for 'APU' is selected.
04:02:33 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
04:02:34 INFO  : 'ps7_init' command is executed.
04:02:34 INFO  : 'ps7_post_config' command is executed.
04:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:41 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:02:41 INFO  : 'configparams force-mem-access 0' command is executed.
04:02:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:02:41 INFO  : Memory regions updated for context APU
04:02:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:02:41 INFO  : 'con' command is executed.
04:02:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:02:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
04:21:55 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
04:22:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
04:22:14 INFO  : Disconnected from the channel tcfchan#19.
04:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:22:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
04:22:15 INFO  : 'jtag frequency' command is executed.
04:22:15 INFO  : Context for 'APU' is selected.
04:22:15 INFO  : System reset is completed.
04:22:18 INFO  : 'after 3000' command is executed.
04:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
04:22:21 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
04:22:21 INFO  : Context for 'APU' is selected.
04:22:21 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
04:22:21 INFO  : 'configparams force-mem-access 1' command is executed.
04:22:21 INFO  : Context for 'APU' is selected.
04:22:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
04:22:22 INFO  : 'ps7_init' command is executed.
04:22:22 INFO  : 'ps7_post_config' command is executed.
04:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:22:29 INFO  : The application 'C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
04:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
04:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

04:22:29 INFO  : Memory regions updated for context APU
04:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
04:22:29 INFO  : 'con' command is executed.
04:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

04:22:29 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
04:29:56 INFO  : Disconnected from the channel tcfchan#22.
17:01:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\fpga\Documents\Github\Zybo_mipi\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
17:01:33 INFO  : XSCT server has started successfully.
17:01:33 INFO  : Successfully done setting XSCT server connection channel  
17:01:33 INFO  : plnx-install-location is set to ''
17:01:34 INFO  : Successfully done setting workspace for the tool. 
17:01:37 INFO  : Successfully done query RDI_DATADIR 
17:01:37 INFO  : Registering command handlers for Vitis TCF services
22:50:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
22:50:39 INFO  : XSCT server has started successfully.
22:50:39 INFO  : plnx-install-location is set to ''
22:50:39 INFO  : Successfully done setting XSCT server connection channel  
22:50:39 INFO  : Successfully done setting workspace for the tool. 
22:50:41 INFO  : Successfully done query RDI_DATADIR 
22:50:41 INFO  : Registering command handlers for Vitis TCF services
23:02:13 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
23:02:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:02:56 INFO  : The hardware specfication used by project 'Pcam5C-app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
23:02:56 INFO  : The file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream\system_wrapper.bit' stored in project is removed.
23:02:56 INFO  : The updated bitstream files are copied from platform to folder 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\bitstream' in project 'Pcam5C-app'.
23:02:56 INFO  : The file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:03:03 INFO  : The updated ps init files are copied from platform to folder 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\Pcam5C-app\_ide\psinit' in project 'Pcam5C-app'.
23:03:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:03:10 INFO  : 'jtag frequency' command is executed.
23:03:10 INFO  : Context for 'APU' is selected.
23:03:10 INFO  : System reset is completed.
23:03:13 INFO  : 'after 3000' command is executed.
23:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:03:17 INFO  : FPGA configured successfully with bitstream "C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
23:03:18 INFO  : Context for 'APU' is selected.
23:03:18 INFO  : Hardware design information is loaded from 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
23:03:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:18 INFO  : Context for 'APU' is selected.
23:03:18 INFO  : Sourcing of 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
23:03:19 INFO  : 'ps7_init' command is executed.
23:03:19 INFO  : 'ps7_post_config' command is executed.
23:03:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:20 INFO  : The application 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:20 INFO  : Memory regions updated for context APU
23:03:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:20 INFO  : 'con' command is executed.
23:03:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:20 INFO  : Launch script is exported to file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
23:09:16 INFO  : Disconnected from the channel tcfchan#3.
23:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:09:17 INFO  : 'jtag frequency' command is executed.
23:09:17 INFO  : Context for 'APU' is selected.
23:09:17 INFO  : System reset is completed.
23:09:20 INFO  : 'after 3000' command is executed.
23:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:09:22 INFO  : FPGA configured successfully with bitstream "C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
23:09:22 INFO  : Context for 'APU' is selected.
23:09:22 INFO  : Hardware design information is loaded from 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
23:09:22 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:22 INFO  : Context for 'APU' is selected.
23:09:22 INFO  : Sourcing of 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
23:09:23 INFO  : 'ps7_init' command is executed.
23:09:23 INFO  : 'ps7_post_config' command is executed.
23:09:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:24 INFO  : The application 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:24 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:24 INFO  : Memory regions updated for context APU
23:09:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:24 INFO  : 'con' command is executed.
23:09:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:24 INFO  : Launch script is exported to file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
23:38:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:38:57 INFO  : Disconnected from the channel tcfchan#4.
23:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:38:57 INFO  : 'jtag frequency' command is executed.
23:38:57 INFO  : Context for 'APU' is selected.
23:38:57 INFO  : System reset is completed.
23:39:00 INFO  : 'after 3000' command is executed.
23:39:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:39:03 INFO  : FPGA configured successfully with bitstream "C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
23:39:03 INFO  : Context for 'APU' is selected.
23:39:03 INFO  : Hardware design information is loaded from 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
23:39:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:03 INFO  : Context for 'APU' is selected.
23:39:03 INFO  : Sourcing of 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
23:39:03 INFO  : 'ps7_init' command is executed.
23:39:03 INFO  : 'ps7_post_config' command is executed.
23:39:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:05 INFO  : The application 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:05 INFO  : Memory regions updated for context APU
23:39:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:05 INFO  : 'con' command is executed.
23:39:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:39:05 INFO  : Launch script is exported to file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:01:43 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:02:37 INFO  : Disconnected from the channel tcfchan#5.
00:02:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:02:37 INFO  : 'jtag frequency' command is executed.
00:02:37 INFO  : Context for 'APU' is selected.
00:02:38 INFO  : System reset is completed.
00:02:41 INFO  : 'after 3000' command is executed.
00:02:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:02:43 INFO  : FPGA configured successfully with bitstream "C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:02:43 INFO  : Context for 'APU' is selected.
00:02:43 INFO  : Hardware design information is loaded from 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:02:43 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:43 INFO  : Context for 'APU' is selected.
00:02:43 INFO  : Sourcing of 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:02:43 INFO  : 'ps7_init' command is executed.
00:02:43 INFO  : 'ps7_post_config' command is executed.
00:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:45 INFO  : The application 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:45 INFO  : Memory regions updated for context APU
00:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:45 INFO  : 'con' command is executed.
00:02:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:02:45 INFO  : Launch script is exported to file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:03:20 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:03:30 INFO  : Disconnected from the channel tcfchan#6.
00:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:03:30 INFO  : 'jtag frequency' command is executed.
00:03:30 INFO  : Context for 'APU' is selected.
00:03:30 INFO  : System reset is completed.
00:03:33 INFO  : 'after 3000' command is executed.
00:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:03:36 INFO  : FPGA configured successfully with bitstream "C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:03:36 INFO  : Context for 'APU' is selected.
00:03:36 INFO  : Hardware design information is loaded from 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:03:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:36 INFO  : Context for 'APU' is selected.
00:03:36 INFO  : Sourcing of 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:03:36 INFO  : 'ps7_init' command is executed.
00:03:36 INFO  : 'ps7_post_config' command is executed.
00:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:38 INFO  : The application 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:38 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:38 INFO  : Memory regions updated for context APU
00:03:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:38 INFO  : 'con' command is executed.
00:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:03:38 INFO  : Launch script is exported to file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:04:27 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:04:34 INFO  : Disconnected from the channel tcfchan#8.
00:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:04:34 INFO  : 'jtag frequency' command is executed.
00:04:34 INFO  : Context for 'APU' is selected.
00:04:34 INFO  : System reset is completed.
00:04:37 INFO  : 'after 3000' command is executed.
00:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:04:40 INFO  : FPGA configured successfully with bitstream "C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:04:40 INFO  : Context for 'APU' is selected.
00:04:40 INFO  : Hardware design information is loaded from 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:40 INFO  : Context for 'APU' is selected.
00:04:40 INFO  : Sourcing of 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:04:40 INFO  : 'ps7_init' command is executed.
00:04:40 INFO  : 'ps7_post_config' command is executed.
00:04:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:42 INFO  : The application 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:42 INFO  : Memory regions updated for context APU
00:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:42 INFO  : 'con' command is executed.
00:04:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:04:42 INFO  : Launch script is exported to file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:05:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:05:12 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:05:17 INFO  : Disconnected from the channel tcfchan#10.
00:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:05:18 INFO  : 'jtag frequency' command is executed.
00:05:18 INFO  : Context for 'APU' is selected.
00:05:18 INFO  : System reset is completed.
00:05:21 INFO  : 'after 3000' command is executed.
00:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:05:23 INFO  : FPGA configured successfully with bitstream "C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:05:23 INFO  : Context for 'APU' is selected.
00:05:23 INFO  : Hardware design information is loaded from 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:05:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:23 INFO  : Context for 'APU' is selected.
00:05:23 INFO  : Sourcing of 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:05:23 INFO  : 'ps7_init' command is executed.
00:05:24 INFO  : 'ps7_post_config' command is executed.
00:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:25 INFO  : The application 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:25 INFO  : Memory regions updated for context APU
00:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:25 INFO  : 'con' command is executed.
00:05:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:05:25 INFO  : Launch script is exported to file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:05:41 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:05:46 INFO  : Disconnected from the channel tcfchan#13.
00:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:47 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:05:47 INFO  : 'jtag frequency' command is executed.
00:05:47 INFO  : Context for 'APU' is selected.
00:05:47 INFO  : System reset is completed.
00:05:50 INFO  : 'after 3000' command is executed.
00:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:05:52 INFO  : FPGA configured successfully with bitstream "C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:05:52 INFO  : Context for 'APU' is selected.
00:05:52 INFO  : Hardware design information is loaded from 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:52 INFO  : Context for 'APU' is selected.
00:05:52 INFO  : Sourcing of 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:05:53 INFO  : 'ps7_init' command is executed.
00:05:53 INFO  : 'ps7_post_config' command is executed.
00:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:54 INFO  : The application 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:54 INFO  : Memory regions updated for context APU
00:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:54 INFO  : 'con' command is executed.
00:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:05:54 INFO  : Launch script is exported to file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:07:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:07:12 INFO  : Disconnected from the channel tcfchan#15.
00:07:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:07:12 INFO  : 'jtag frequency' command is executed.
00:07:12 INFO  : Context for 'APU' is selected.
00:07:12 INFO  : System reset is completed.
00:07:15 INFO  : 'after 3000' command is executed.
00:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:07:18 INFO  : FPGA configured successfully with bitstream "C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:07:18 INFO  : Context for 'APU' is selected.
00:07:18 INFO  : Hardware design information is loaded from 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:07:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:18 INFO  : Context for 'APU' is selected.
00:07:18 INFO  : Sourcing of 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:07:18 INFO  : 'ps7_init' command is executed.
00:07:18 INFO  : 'ps7_post_config' command is executed.
00:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:20 INFO  : The application 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:20 INFO  : Memory regions updated for context APU
00:07:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:20 INFO  : 'con' command is executed.
00:07:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:07:20 INFO  : Launch script is exported to file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:07:35 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:07:41 INFO  : Disconnected from the channel tcfchan#17.
00:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:07:41 INFO  : 'jtag frequency' command is executed.
00:07:41 INFO  : Context for 'APU' is selected.
00:07:41 INFO  : System reset is completed.
00:07:44 INFO  : 'after 3000' command is executed.
00:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:07:46 INFO  : FPGA configured successfully with bitstream "C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
00:07:47 INFO  : Context for 'APU' is selected.
00:07:47 INFO  : Hardware design information is loaded from 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
00:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:47 INFO  : Context for 'APU' is selected.
00:07:47 INFO  : Sourcing of 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
00:07:47 INFO  : 'ps7_init' command is executed.
00:07:47 INFO  : 'ps7_post_config' command is executed.
00:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:48 INFO  : The application 'C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:48 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/git/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:48 INFO  : Memory regions updated for context APU
00:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:49 INFO  : 'con' command is executed.
00:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:07:49 INFO  : Launch script is exported to file 'C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
00:09:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:09:54 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
00:19:35 INFO  : Disconnected from the channel tcfchan#19.
02:39:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\git\Zybo-Z7-20-pcam-5c-2019.1\vitis\temp_xsdb_launch_script.tcl
02:39:17 INFO  : XSCT server has started successfully.
02:39:17 INFO  : plnx-install-location is set to ''
02:39:17 INFO  : Successfully done setting XSCT server connection channel  
02:39:17 INFO  : Successfully done setting workspace for the tool. 
02:39:20 INFO  : Successfully done query RDI_DATADIR 
02:39:20 INFO  : Registering command handlers for Vitis TCF services
18:51:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019\vitis\temp_xsdb_launch_script.tcl
18:51:12 INFO  : XSCT server has started successfully.
18:51:12 INFO  : plnx-install-location is set to ''
18:51:12 INFO  : Successfully done setting XSCT server connection channel  
18:51:12 INFO  : Successfully done setting workspace for the tool. 
18:51:13 INFO  : Registering command handlers for Vitis TCF services
18:51:17 INFO  : Successfully done query RDI_DATADIR 
19:28:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:29:12 INFO  : 'jtag frequency' command is executed.
19:29:13 INFO  : Context for 'APU' is selected.
19:29:13 INFO  : System reset is completed.
19:29:16 INFO  : 'after 3000' command is executed.
19:29:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:29:20 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:29:20 INFO  : Context for 'APU' is selected.
19:29:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:21 INFO  : Context for 'APU' is selected.
19:29:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:29:21 INFO  : 'ps7_init' command is executed.
19:29:21 INFO  : 'ps7_post_config' command is executed.
19:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:23 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:23 INFO  : Memory regions updated for context APU
19:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:23 INFO  : 'con' command is executed.
19:29:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:29:23 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:43:29 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:43:39 INFO  : Disconnected from the channel tcfchan#2.
19:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:43:39 INFO  : 'jtag frequency' command is executed.
19:43:39 INFO  : Context for 'APU' is selected.
19:43:40 INFO  : System reset is completed.
19:43:43 INFO  : 'after 3000' command is executed.
19:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:43:45 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:43:45 INFO  : Context for 'APU' is selected.
19:43:45 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:43:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:45 INFO  : Context for 'APU' is selected.
19:43:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:43:45 INFO  : 'ps7_init' command is executed.
19:43:45 INFO  : 'ps7_post_config' command is executed.
19:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:47 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:47 INFO  : Memory regions updated for context APU
19:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:47 INFO  : 'con' command is executed.
19:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:43:56 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:44:00 INFO  : Disconnected from the channel tcfchan#4.
19:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:44:00 INFO  : 'jtag frequency' command is executed.
19:44:00 INFO  : Context for 'APU' is selected.
19:44:00 INFO  : System reset is completed.
19:44:03 INFO  : 'after 3000' command is executed.
19:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:44:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:44:05 INFO  : Context for 'APU' is selected.
19:44:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:44:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:05 INFO  : Context for 'APU' is selected.
19:44:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:44:06 INFO  : 'ps7_init' command is executed.
19:44:06 INFO  : 'ps7_post_config' command is executed.
19:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:07 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:07 INFO  : Memory regions updated for context APU
19:44:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:07 INFO  : 'con' command is executed.
19:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:07 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:44:25 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:44:30 INFO  : Disconnected from the channel tcfchan#6.
19:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:44:30 INFO  : 'jtag frequency' command is executed.
19:44:30 INFO  : Context for 'APU' is selected.
19:44:30 INFO  : System reset is completed.
19:44:33 INFO  : 'after 3000' command is executed.
19:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:44:35 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:44:36 INFO  : Context for 'APU' is selected.
19:44:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:44:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:36 INFO  : Context for 'APU' is selected.
19:44:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:44:36 INFO  : 'ps7_init' command is executed.
19:44:36 INFO  : 'ps7_post_config' command is executed.
19:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:37 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:37 INFO  : Memory regions updated for context APU
19:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:37 INFO  : 'con' command is executed.
19:44:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:37 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:57:41 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:58:34 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:58:53 INFO  : Disconnected from the channel tcfchan#8.
19:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
19:58:54 INFO  : 'jtag frequency' command is executed.
19:58:54 INFO  : Context for 'APU' is selected.
19:58:54 INFO  : System reset is completed.
19:58:57 INFO  : 'after 3000' command is executed.
19:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
19:58:59 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
19:58:59 INFO  : Context for 'APU' is selected.
19:58:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
19:58:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:59 INFO  : Context for 'APU' is selected.
19:58:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
19:58:59 INFO  : 'ps7_init' command is executed.
19:58:59 INFO  : 'ps7_post_config' command is executed.
19:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:01 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:01 INFO  : Memory regions updated for context APU
19:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:01 INFO  : 'con' command is executed.
19:59:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:01 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:00:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:00:22 INFO  : Disconnected from the channel tcfchan#11.
20:00:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:00:23 INFO  : 'jtag frequency' command is executed.
20:00:23 INFO  : Context for 'APU' is selected.
20:00:23 INFO  : System reset is completed.
20:00:26 INFO  : 'after 3000' command is executed.
20:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:00:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:00:28 INFO  : Context for 'APU' is selected.
20:00:28 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:28 INFO  : Context for 'APU' is selected.
20:00:28 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:00:29 INFO  : 'ps7_init' command is executed.
20:00:29 INFO  : 'ps7_post_config' command is executed.
20:00:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:30 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:30 INFO  : Memory regions updated for context APU
20:00:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:30 INFO  : 'con' command is executed.
20:00:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:00:57 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:01:02 INFO  : Disconnected from the channel tcfchan#13.
20:01:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:02 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:01:02 INFO  : 'jtag frequency' command is executed.
20:01:02 INFO  : Context for 'APU' is selected.
20:01:02 INFO  : System reset is completed.
20:01:05 INFO  : 'after 3000' command is executed.
20:01:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:01:08 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:01:08 INFO  : Context for 'APU' is selected.
20:01:08 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:01:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:01:08 INFO  : Context for 'APU' is selected.
20:01:08 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:01:08 INFO  : 'ps7_init' command is executed.
20:01:08 INFO  : 'ps7_post_config' command is executed.
20:01:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:10 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:01:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:01:10 INFO  : Memory regions updated for context APU
20:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:01:10 INFO  : 'con' command is executed.
20:01:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:01:10 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:01:51 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:01:56 INFO  : Disconnected from the channel tcfchan#15.
20:01:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:01:56 INFO  : 'jtag frequency' command is executed.
20:01:56 INFO  : Context for 'APU' is selected.
20:01:56 INFO  : System reset is completed.
20:01:59 INFO  : 'after 3000' command is executed.
20:02:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:02:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:02:02 INFO  : Context for 'APU' is selected.
20:02:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:02:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:02 INFO  : Context for 'APU' is selected.
20:02:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:02:02 INFO  : 'ps7_init' command is executed.
20:02:02 INFO  : 'ps7_post_config' command is executed.
20:02:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:04 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:04 INFO  : Memory regions updated for context APU
20:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:04 INFO  : 'con' command is executed.
20:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:02:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:03:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:03:28 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:03:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:03:41 INFO  : Disconnected from the channel tcfchan#17.
20:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:03:41 INFO  : 'jtag frequency' command is executed.
20:03:41 INFO  : Context for 'APU' is selected.
20:03:42 INFO  : System reset is completed.
20:03:45 INFO  : 'after 3000' command is executed.
20:03:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:03:47 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:03:47 INFO  : Context for 'APU' is selected.
20:03:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:03:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:47 INFO  : Context for 'APU' is selected.
20:03:47 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:03:47 INFO  : 'ps7_init' command is executed.
20:03:47 INFO  : 'ps7_post_config' command is executed.
20:03:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:49 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:49 INFO  : Memory regions updated for context APU
20:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:49 INFO  : 'con' command is executed.
20:03:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:06:46 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:06:51 INFO  : Disconnected from the channel tcfchan#21.
20:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:06:51 INFO  : 'jtag frequency' command is executed.
20:06:51 INFO  : Context for 'APU' is selected.
20:06:51 INFO  : System reset is completed.
20:06:54 INFO  : 'after 3000' command is executed.
20:06:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:06:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:06:57 INFO  : Context for 'APU' is selected.
20:06:57 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:06:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:57 INFO  : Context for 'APU' is selected.
20:06:57 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:06:57 INFO  : 'ps7_init' command is executed.
20:06:57 INFO  : 'ps7_post_config' command is executed.
20:06:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:59 INFO  : Memory regions updated for context APU
20:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:59 INFO  : 'con' command is executed.
20:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:59 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:45:02 INFO  : Disconnected from the channel tcfchan#23.
20:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:45:03 INFO  : 'jtag frequency' command is executed.
20:45:03 INFO  : Context for 'APU' is selected.
20:45:03 INFO  : System reset is completed.
20:45:06 INFO  : 'after 3000' command is executed.
20:45:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:45:08 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:45:08 INFO  : Context for 'APU' is selected.
20:45:08 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:45:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:08 INFO  : Context for 'APU' is selected.
20:45:08 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:45:09 INFO  : 'ps7_init' command is executed.
20:45:09 INFO  : 'ps7_post_config' command is executed.
20:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:09 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:45:10 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:10 INFO  : Memory regions updated for context APU
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : 'con' command is executed.
20:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:45:10 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:47:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:48:00 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:48:08 INFO  : Disconnected from the channel tcfchan#24.
20:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:48:09 INFO  : 'jtag frequency' command is executed.
20:48:09 INFO  : Context for 'APU' is selected.
20:48:09 INFO  : System reset is completed.
20:48:12 INFO  : 'after 3000' command is executed.
20:48:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:48:14 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:48:14 INFO  : Context for 'APU' is selected.
20:48:14 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:48:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:14 INFO  : Context for 'APU' is selected.
20:48:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:48:14 INFO  : 'ps7_init' command is executed.
20:48:15 INFO  : 'ps7_post_config' command is executed.
20:48:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:16 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:16 INFO  : Memory regions updated for context APU
20:48:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:16 INFO  : 'con' command is executed.
20:48:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:48:16 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:48:45 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:49:56 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:50:15 INFO  : Disconnected from the channel tcfchan#27.
20:50:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019\vitis\temp_xsdb_launch_script.tcl
20:50:49 INFO  : XSCT server has started successfully.
20:50:49 INFO  : plnx-install-location is set to ''
20:50:49 INFO  : Successfully done setting XSCT server connection channel  
20:50:49 INFO  : Successfully done setting workspace for the tool. 
20:50:50 INFO  : Successfully done query RDI_DATADIR 
20:50:51 INFO  : Registering command handlers for Vitis TCF services
20:51:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:52:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:52:29 INFO  : 'jtag frequency' command is executed.
20:52:29 INFO  : Context for 'APU' is selected.
20:52:29 INFO  : System reset is completed.
20:52:32 INFO  : 'after 3000' command is executed.
20:52:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:52:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:52:36 INFO  : Context for 'APU' is selected.
20:52:36 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:52:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:36 INFO  : Context for 'APU' is selected.
20:52:36 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:52:36 INFO  : 'ps7_init' command is executed.
20:52:36 INFO  : 'ps7_post_config' command is executed.
20:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:38 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:38 INFO  : Memory regions updated for context APU
20:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:38 INFO  : 'con' command is executed.
20:52:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:38 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
20:58:04 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:59:13 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:59:24 INFO  : Disconnected from the channel tcfchan#4.
20:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:59:25 INFO  : 'jtag frequency' command is executed.
20:59:25 INFO  : Context for 'APU' is selected.
20:59:25 INFO  : System reset is completed.
20:59:28 INFO  : 'after 3000' command is executed.
20:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:59:30 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
20:59:30 INFO  : Context for 'APU' is selected.
20:59:30 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
20:59:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:30 INFO  : Context for 'APU' is selected.
20:59:30 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
20:59:31 INFO  : 'ps7_init' command is executed.
20:59:31 INFO  : 'ps7_post_config' command is executed.
20:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:32 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:32 INFO  : Memory regions updated for context APU
20:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:32 INFO  : 'con' command is executed.
20:59:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:32 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:00:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:00:19 INFO  : Disconnected from the channel tcfchan#7.
21:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:00:19 INFO  : 'jtag frequency' command is executed.
21:00:19 INFO  : Context for 'APU' is selected.
21:00:19 INFO  : System reset is completed.
21:00:22 INFO  : 'after 3000' command is executed.
21:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:00:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:00:25 INFO  : Context for 'APU' is selected.
21:00:25 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:00:25 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:25 INFO  : Context for 'APU' is selected.
21:00:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:00:25 INFO  : 'ps7_init' command is executed.
21:00:25 INFO  : 'ps7_post_config' command is executed.
21:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:26 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:26 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:26 INFO  : Memory regions updated for context APU
21:00:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:27 INFO  : 'con' command is executed.
21:00:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:00:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:04:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:04:31 INFO  : Disconnected from the channel tcfchan#8.
21:04:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:04:32 INFO  : 'jtag frequency' command is executed.
21:04:32 INFO  : Context for 'APU' is selected.
21:04:32 INFO  : System reset is completed.
21:04:35 INFO  : 'after 3000' command is executed.
21:04:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:04:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:04:37 INFO  : Context for 'APU' is selected.
21:04:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:04:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:37 INFO  : Context for 'APU' is selected.
21:04:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:04:38 INFO  : 'ps7_init' command is executed.
21:04:38 INFO  : 'ps7_post_config' command is executed.
21:04:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:39 INFO  : Memory regions updated for context APU
21:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:39 INFO  : 'con' command is executed.
21:04:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:39 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:04:48 INFO  : Disconnected from the channel tcfchan#10.
21:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:04:49 INFO  : 'jtag frequency' command is executed.
21:04:49 INFO  : Context for 'APU' is selected.
21:04:49 INFO  : System reset is completed.
21:04:52 INFO  : 'after 3000' command is executed.
21:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:04:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:04:54 INFO  : Context for 'APU' is selected.
21:04:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:04:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:54 INFO  : Context for 'APU' is selected.
21:04:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:04:55 INFO  : 'ps7_init' command is executed.
21:04:55 INFO  : 'ps7_post_config' command is executed.
21:04:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:56 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:56 INFO  : Memory regions updated for context APU
21:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:56 INFO  : 'con' command is executed.
21:04:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:56 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:08:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:08:37 INFO  : Disconnected from the channel tcfchan#11.
21:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:08:37 INFO  : 'jtag frequency' command is executed.
21:08:37 INFO  : Context for 'APU' is selected.
21:08:37 INFO  : System reset is completed.
21:08:40 INFO  : 'after 3000' command is executed.
21:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:08:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:08:43 INFO  : Context for 'APU' is selected.
21:08:43 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:08:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:43 INFO  : Context for 'APU' is selected.
21:08:43 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:08:43 INFO  : 'ps7_init' command is executed.
21:08:43 INFO  : 'ps7_post_config' command is executed.
21:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:45 INFO  : Memory regions updated for context APU
21:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:45 INFO  : 'con' command is executed.
21:08:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:08:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:25:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:25:52 INFO  : Disconnected from the channel tcfchan#13.
21:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:25:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:25:52 INFO  : 'jtag frequency' command is executed.
21:25:52 INFO  : Context for 'APU' is selected.
21:25:52 INFO  : System reset is completed.
21:25:55 INFO  : 'after 3000' command is executed.
21:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:25:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:25:58 INFO  : Context for 'APU' is selected.
21:25:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:25:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:25:58 INFO  : Context for 'APU' is selected.
21:25:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:25:58 INFO  : 'ps7_init' command is executed.
21:25:58 INFO  : 'ps7_post_config' command is executed.
21:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:25:59 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:25:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:25:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:25:59 INFO  : Memory regions updated for context APU
21:25:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:00 INFO  : 'con' command is executed.
21:26:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:26:00 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:27:24 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:27:29 INFO  : Disconnected from the channel tcfchan#15.
21:27:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:27:29 INFO  : 'jtag frequency' command is executed.
21:27:29 INFO  : Context for 'APU' is selected.
21:27:29 INFO  : System reset is completed.
21:27:32 INFO  : 'after 3000' command is executed.
21:27:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:27:34 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:27:34 INFO  : Context for 'APU' is selected.
21:27:34 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:27:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:35 INFO  : Context for 'APU' is selected.
21:27:35 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:27:35 INFO  : 'ps7_init' command is executed.
21:27:35 INFO  : 'ps7_post_config' command is executed.
21:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:36 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:36 INFO  : Memory regions updated for context APU
21:27:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:36 INFO  : 'con' command is executed.
21:27:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:27:36 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:34:34 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:34:44 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:34:50 INFO  : Disconnected from the channel tcfchan#17.
21:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:34:50 INFO  : 'jtag frequency' command is executed.
21:34:50 INFO  : Context for 'APU' is selected.
21:34:50 INFO  : System reset is completed.
21:34:53 INFO  : 'after 3000' command is executed.
21:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:34:56 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:34:56 INFO  : Context for 'APU' is selected.
21:34:56 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:56 INFO  : Context for 'APU' is selected.
21:34:56 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:34:56 INFO  : 'ps7_init' command is executed.
21:34:56 INFO  : 'ps7_post_config' command is executed.
21:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:57 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:57 INFO  : Memory regions updated for context APU
21:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:58 INFO  : 'con' command is executed.
21:34:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:58 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:35:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:35:23 INFO  : Disconnected from the channel tcfchan#20.
21:35:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:35:23 INFO  : 'jtag frequency' command is executed.
21:35:23 INFO  : Context for 'APU' is selected.
21:35:23 INFO  : System reset is completed.
21:35:26 INFO  : 'after 3000' command is executed.
21:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:35:29 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:35:29 INFO  : Context for 'APU' is selected.
21:35:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:29 INFO  : Context for 'APU' is selected.
21:35:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:35:29 INFO  : 'ps7_init' command is executed.
21:35:29 INFO  : 'ps7_post_config' command is executed.
21:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:30 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:30 INFO  : Memory regions updated for context APU
21:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:30 INFO  : 'con' command is executed.
21:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:36:11 INFO  : Disconnected from the channel tcfchan#22.
21:36:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:36:12 INFO  : 'jtag frequency' command is executed.
21:36:12 INFO  : Context for 'APU' is selected.
21:36:12 INFO  : System reset is completed.
21:36:15 INFO  : 'after 3000' command is executed.
21:36:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:36:17 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:36:17 INFO  : Context for 'APU' is selected.
21:36:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:36:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:17 INFO  : Context for 'APU' is selected.
21:36:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:36:18 INFO  : 'ps7_init' command is executed.
21:36:18 INFO  : 'ps7_post_config' command is executed.
21:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:19 INFO  : Memory regions updated for context APU
21:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:19 INFO  : 'con' command is executed.
21:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:36:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:41:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:46:20 INFO  : Disconnected from the channel tcfchan#23.
21:46:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019\vitis\temp_xsdb_launch_script.tcl
21:46:41 INFO  : XSCT server has started successfully.
21:46:41 INFO  : plnx-install-location is set to ''
21:46:41 INFO  : Successfully done setting XSCT server connection channel  
21:46:41 INFO  : Successfully done setting workspace for the tool. 
21:46:43 INFO  : Successfully done query RDI_DATADIR 
21:46:43 INFO  : Registering command handlers for Vitis TCF services
21:48:56 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:49:07 INFO  : 'jtag frequency' command is executed.
21:49:07 INFO  : Context for 'APU' is selected.
21:49:07 INFO  : System reset is completed.
21:49:10 INFO  : 'after 3000' command is executed.
21:49:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:49:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:49:12 INFO  : Context for 'APU' is selected.
21:49:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:49:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:13 INFO  : Context for 'APU' is selected.
21:49:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:49:13 INFO  : 'ps7_init' command is executed.
21:49:13 INFO  : 'ps7_post_config' command is executed.
21:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:14 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:14 INFO  : Memory regions updated for context APU
21:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:15 INFO  : 'con' command is executed.
21:49:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:55:38 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:55:46 INFO  : Disconnected from the channel tcfchan#2.
21:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:55:46 INFO  : 'jtag frequency' command is executed.
21:55:46 INFO  : Context for 'APU' is selected.
21:55:46 INFO  : System reset is completed.
21:55:49 INFO  : 'after 3000' command is executed.
21:55:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:55:51 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:55:51 INFO  : Context for 'APU' is selected.
21:55:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:55:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:54 INFO  : Context for 'APU' is selected.
21:55:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:55:55 INFO  : 'ps7_init' command is executed.
21:55:55 INFO  : 'ps7_post_config' command is executed.
21:55:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:56 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:56 INFO  : Memory regions updated for context APU
21:55:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:56 INFO  : 'con' command is executed.
21:55:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:55:56 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:56:47 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:56:57 INFO  : Disconnected from the channel tcfchan#4.
21:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:56:58 INFO  : 'jtag frequency' command is executed.
21:56:58 INFO  : Context for 'APU' is selected.
21:56:58 INFO  : System reset is completed.
21:57:01 INFO  : 'after 3000' command is executed.
21:57:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:57:03 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:57:03 INFO  : Context for 'APU' is selected.
21:57:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:06 INFO  : Context for 'APU' is selected.
21:57:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:57:07 INFO  : 'ps7_init' command is executed.
21:57:07 INFO  : 'ps7_post_config' command is executed.
21:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:08 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:08 INFO  : Memory regions updated for context APU
21:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:08 INFO  : 'con' command is executed.
21:57:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:57:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:57:38 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:57:42 INFO  : Disconnected from the channel tcfchan#6.
21:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:57:42 INFO  : 'jtag frequency' command is executed.
21:57:42 INFO  : Context for 'APU' is selected.
21:57:42 INFO  : System reset is completed.
21:57:45 INFO  : 'after 3000' command is executed.
21:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:57:48 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:57:48 INFO  : Context for 'APU' is selected.
21:57:51 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:57:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:51 INFO  : Context for 'APU' is selected.
21:57:51 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:57:51 INFO  : 'ps7_init' command is executed.
21:57:51 INFO  : 'ps7_post_config' command is executed.
21:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:53 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:53 INFO  : Memory regions updated for context APU
21:57:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:53 INFO  : 'con' command is executed.
21:57:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:57:53 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:58:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:58:20 INFO  : Disconnected from the channel tcfchan#8.
21:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:58:20 INFO  : 'jtag frequency' command is executed.
21:58:20 INFO  : Context for 'APU' is selected.
21:58:20 INFO  : System reset is completed.
21:58:23 INFO  : 'after 3000' command is executed.
21:58:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:58:26 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:58:26 INFO  : Context for 'APU' is selected.
21:58:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:58:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:29 INFO  : Context for 'APU' is selected.
21:58:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:58:29 INFO  : 'ps7_init' command is executed.
21:58:29 INFO  : 'ps7_post_config' command is executed.
21:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:31 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:31 INFO  : Memory regions updated for context APU
21:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:31 INFO  : 'con' command is executed.
21:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:58:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:58:48 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:58:53 INFO  : Disconnected from the channel tcfchan#10.
21:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:58:53 INFO  : 'jtag frequency' command is executed.
21:58:53 INFO  : Context for 'APU' is selected.
21:58:53 INFO  : System reset is completed.
21:58:56 INFO  : 'after 3000' command is executed.
21:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:58:59 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:58:59 INFO  : Context for 'APU' is selected.
21:59:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:59:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:02 INFO  : Context for 'APU' is selected.
21:59:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:59:02 INFO  : 'ps7_init' command is executed.
21:59:02 INFO  : 'ps7_post_config' command is executed.
21:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:04 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:04 INFO  : Memory regions updated for context APU
21:59:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:04 INFO  : 'con' command is executed.
21:59:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:59:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:59:26 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:59:31 INFO  : Disconnected from the channel tcfchan#12.
21:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:59:31 INFO  : 'jtag frequency' command is executed.
21:59:31 INFO  : Context for 'APU' is selected.
21:59:31 INFO  : System reset is completed.
21:59:34 INFO  : 'after 3000' command is executed.
21:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:59:37 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:59:37 INFO  : Context for 'APU' is selected.
21:59:40 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:59:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:40 INFO  : Context for 'APU' is selected.
21:59:40 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:59:40 INFO  : 'ps7_init' command is executed.
21:59:40 INFO  : 'ps7_post_config' command is executed.
21:59:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:41 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:41 INFO  : Memory regions updated for context APU
21:59:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:42 INFO  : 'con' command is executed.
21:59:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:59:42 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:02:06 INFO  : Disconnected from the channel tcfchan#14.
22:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:02:06 INFO  : 'jtag frequency' command is executed.
22:02:06 INFO  : Context for 'APU' is selected.
22:02:06 INFO  : System reset is completed.
22:02:09 INFO  : 'after 3000' command is executed.
22:02:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:02:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:02:12 INFO  : Context for 'APU' is selected.
22:02:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:02:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:15 INFO  : Context for 'APU' is selected.
22:02:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:02:15 INFO  : 'ps7_init' command is executed.
22:02:15 INFO  : 'ps7_post_config' command is executed.
22:02:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:17 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:17 INFO  : Memory regions updated for context APU
22:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:17 INFO  : 'con' command is executed.
22:02:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:02:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:03:04 INFO  : Disconnected from the channel tcfchan#15.
22:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:03:05 INFO  : 'jtag frequency' command is executed.
22:03:05 INFO  : Context for 'APU' is selected.
22:03:05 INFO  : System reset is completed.
22:03:08 INFO  : 'after 3000' command is executed.
22:03:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:03:10 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:03:10 INFO  : Context for 'APU' is selected.
22:03:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:03:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:14 INFO  : Context for 'APU' is selected.
22:03:14 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:03:14 INFO  : 'ps7_init' command is executed.
22:03:14 INFO  : 'ps7_post_config' command is executed.
22:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:15 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:15 INFO  : Memory regions updated for context APU
22:03:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:15 INFO  : 'con' command is executed.
22:03:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:15 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:03:34 INFO  : Disconnected from the channel tcfchan#16.
22:03:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:03:34 INFO  : 'jtag frequency' command is executed.
22:03:34 INFO  : Context for 'APU' is selected.
22:03:34 INFO  : System reset is completed.
22:03:37 INFO  : 'after 3000' command is executed.
22:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:03:40 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:03:40 INFO  : Context for 'APU' is selected.
22:03:43 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:03:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:43 INFO  : Context for 'APU' is selected.
22:03:43 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:03:43 INFO  : 'ps7_init' command is executed.
22:03:43 INFO  : 'ps7_post_config' command is executed.
22:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:45 INFO  : Memory regions updated for context APU
22:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:45 INFO  : 'con' command is executed.
22:03:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:45 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:04:12 INFO  : Disconnected from the channel tcfchan#17.
22:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:04:13 INFO  : 'jtag frequency' command is executed.
22:04:13 INFO  : Context for 'APU' is selected.
22:04:13 INFO  : System reset is completed.
22:04:16 INFO  : 'after 3000' command is executed.
22:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:04:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:04:18 INFO  : Context for 'APU' is selected.
22:04:21 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:04:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:21 INFO  : Context for 'APU' is selected.
22:04:21 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:04:21 INFO  : 'ps7_init' command is executed.
22:04:21 INFO  : 'ps7_post_config' command is executed.
22:04:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:23 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:23 INFO  : Memory regions updated for context APU
22:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:23 INFO  : 'con' command is executed.
22:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:23 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:30:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
22:30:36 INFO  : Disconnected from the channel tcfchan#18.
22:30:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:30:36 INFO  : 'jtag frequency' command is executed.
22:30:36 INFO  : Context for 'APU' is selected.
22:30:36 INFO  : System reset is completed.
22:30:39 INFO  : 'after 3000' command is executed.
22:30:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:30:42 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:30:42 INFO  : Context for 'APU' is selected.
22:30:45 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:45 INFO  : Context for 'APU' is selected.
22:30:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:30:45 INFO  : 'ps7_init' command is executed.
22:30:45 INFO  : 'ps7_post_config' command is executed.
22:30:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:47 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:47 INFO  : Memory regions updated for context APU
22:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:47 INFO  : 'con' command is executed.
22:30:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:30:47 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:31:12 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
22:31:17 INFO  : Disconnected from the channel tcfchan#20.
22:31:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:31:17 INFO  : 'jtag frequency' command is executed.
22:31:17 INFO  : Context for 'APU' is selected.
22:31:17 INFO  : System reset is completed.
22:31:20 INFO  : 'after 3000' command is executed.
22:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:31:23 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:31:23 INFO  : Context for 'APU' is selected.
22:31:26 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:31:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:26 INFO  : Context for 'APU' is selected.
22:31:26 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:31:26 INFO  : 'ps7_init' command is executed.
22:31:26 INFO  : 'ps7_post_config' command is executed.
22:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:28 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:28 INFO  : Memory regions updated for context APU
22:31:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:28 INFO  : 'con' command is executed.
22:31:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:31:28 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:31:41 INFO  : Disconnected from the channel tcfchan#22.
22:31:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:31:41 INFO  : 'jtag frequency' command is executed.
22:31:41 INFO  : Context for 'APU' is selected.
22:31:42 INFO  : System reset is completed.
22:31:43 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
22:31:45 INFO  : 'after 3000' command is executed.
22:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:31:50 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:31:50 INFO  : Context for 'APU' is selected.
22:31:50 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:50 INFO  : Context for 'APU' is selected.
22:31:50 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:31:50 INFO  : 'ps7_init' command is executed.
22:31:50 INFO  : 'ps7_post_config' command is executed.
22:31:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:52 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:52 INFO  : Memory regions updated for context APU
22:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:52 INFO  : 'con' command is executed.
22:31:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:31:52 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:31:53 INFO  : Disconnected from the channel tcfchan#23.
22:31:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:31:53 INFO  : 'jtag frequency' command is executed.
22:31:53 INFO  : Context for 'APU' is selected.
22:31:53 INFO  : System reset is completed.
22:31:56 INFO  : 'after 3000' command is executed.
22:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:31:59 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:31:59 INFO  : Context for 'APU' is selected.
22:32:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:32:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:02 INFO  : Context for 'APU' is selected.
22:32:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:32:02 INFO  : 'ps7_init' command is executed.
22:32:02 INFO  : 'ps7_post_config' command is executed.
22:32:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:04 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:04 INFO  : Memory regions updated for context APU
22:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:04 INFO  : 'con' command is executed.
22:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:32:18 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
22:32:23 INFO  : Disconnected from the channel tcfchan#25.
22:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:32:23 INFO  : 'jtag frequency' command is executed.
22:32:23 INFO  : Context for 'APU' is selected.
22:32:23 INFO  : System reset is completed.
22:32:26 INFO  : 'after 3000' command is executed.
22:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:32:29 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:32:29 INFO  : Context for 'APU' is selected.
22:32:32 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:32:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:32 INFO  : Context for 'APU' is selected.
22:32:32 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:32:33 INFO  : 'ps7_init' command is executed.
22:32:33 INFO  : 'ps7_post_config' command is executed.
22:32:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:34 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:34 INFO  : Memory regions updated for context APU
22:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:34 INFO  : 'con' command is executed.
22:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:32:34 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:40:27 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
22:40:32 INFO  : Disconnected from the channel tcfchan#27.
22:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:40:33 INFO  : 'jtag frequency' command is executed.
22:40:33 INFO  : Context for 'APU' is selected.
22:40:33 INFO  : System reset is completed.
22:40:36 INFO  : 'after 3000' command is executed.
22:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:40:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:40:38 INFO  : Context for 'APU' is selected.
22:40:41 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:40:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:41 INFO  : Context for 'APU' is selected.
22:40:41 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:40:41 INFO  : 'ps7_init' command is executed.
22:40:41 INFO  : 'ps7_post_config' command is executed.
22:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:43 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:43 INFO  : Memory regions updated for context APU
22:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:43 INFO  : 'con' command is executed.
22:40:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:40:43 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:42:58 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
22:43:03 INFO  : Disconnected from the channel tcfchan#29.
22:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:03 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:43:03 INFO  : 'jtag frequency' command is executed.
22:43:03 INFO  : Context for 'APU' is selected.
22:43:04 INFO  : System reset is completed.
22:43:07 INFO  : 'after 3000' command is executed.
22:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:43:09 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:43:09 INFO  : Context for 'APU' is selected.
22:43:12 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:12 INFO  : Context for 'APU' is selected.
22:43:12 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:43:12 INFO  : 'ps7_init' command is executed.
22:43:12 INFO  : 'ps7_post_config' command is executed.
22:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:14 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:14 INFO  : Memory regions updated for context APU
22:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:14 INFO  : 'con' command is executed.
22:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:43:14 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:43:28 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
22:43:33 INFO  : Disconnected from the channel tcfchan#31.
22:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:43:33 INFO  : 'jtag frequency' command is executed.
22:43:33 INFO  : Context for 'APU' is selected.
22:43:33 INFO  : System reset is completed.
22:43:37 INFO  : 'after 3000' command is executed.
22:43:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:43:39 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:43:39 INFO  : Context for 'APU' is selected.
22:43:42 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:43:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:42 INFO  : Context for 'APU' is selected.
22:43:42 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:43:43 INFO  : 'ps7_init' command is executed.
22:43:43 INFO  : 'ps7_post_config' command is executed.
22:43:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:44 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:44 INFO  : Memory regions updated for context APU
22:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:44 INFO  : 'con' command is executed.
22:43:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:43:44 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:48:33 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
22:48:38 INFO  : Disconnected from the channel tcfchan#33.
22:48:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:48:38 INFO  : 'jtag frequency' command is executed.
22:48:38 INFO  : Context for 'APU' is selected.
22:48:39 INFO  : System reset is completed.
22:48:42 INFO  : 'after 3000' command is executed.
22:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:48:44 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:48:44 INFO  : Context for 'APU' is selected.
22:48:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:48:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:47 INFO  : Context for 'APU' is selected.
22:48:47 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:48:47 INFO  : 'ps7_init' command is executed.
22:48:48 INFO  : 'ps7_post_config' command is executed.
22:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:49 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:49 INFO  : Memory regions updated for context APU
22:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:49 INFO  : 'con' command is executed.
22:48:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:48:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:49:11 INFO  : Disconnected from the channel tcfchan#35.
22:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:49:11 INFO  : 'jtag frequency' command is executed.
22:49:11 INFO  : Context for 'APU' is selected.
22:49:11 INFO  : System reset is completed.
22:49:14 INFO  : 'after 3000' command is executed.
22:49:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:49:17 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:49:17 INFO  : Context for 'APU' is selected.
22:49:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:49:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:20 INFO  : Context for 'APU' is selected.
22:49:20 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:49:20 INFO  : 'ps7_init' command is executed.
22:49:20 INFO  : 'ps7_post_config' command is executed.
22:49:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:22 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:22 INFO  : Memory regions updated for context APU
22:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:22 INFO  : 'con' command is executed.
22:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:49:22 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:58:58 INFO  : Disconnected from the channel tcfchan#36.
22:58:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:58:58 INFO  : 'jtag frequency' command is executed.
22:58:58 INFO  : Context for 'APU' is selected.
22:58:58 INFO  : System reset is completed.
22:59:01 INFO  : 'after 3000' command is executed.
22:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:59:04 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:59:04 INFO  : Context for 'APU' is selected.
22:59:05 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
22:59:07 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:59:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:07 INFO  : Context for 'APU' is selected.
22:59:07 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:59:07 INFO  : 'ps7_init' command is executed.
22:59:07 INFO  : 'ps7_post_config' command is executed.
22:59:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:09 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:09 INFO  : Memory regions updated for context APU
22:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:09 INFO  : 'con' command is executed.
22:59:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:59:09 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:59:13 INFO  : Disconnected from the channel tcfchan#37.
22:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:59:13 INFO  : 'jtag frequency' command is executed.
22:59:13 INFO  : Context for 'APU' is selected.
22:59:13 INFO  : System reset is completed.
22:59:16 INFO  : 'after 3000' command is executed.
22:59:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:59:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:59:19 INFO  : Context for 'APU' is selected.
22:59:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:22 INFO  : Context for 'APU' is selected.
22:59:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:59:22 INFO  : 'ps7_init' command is executed.
22:59:22 INFO  : 'ps7_post_config' command is executed.
22:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:24 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:24 INFO  : Memory regions updated for context APU
22:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:24 INFO  : 'con' command is executed.
22:59:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:59:24 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
22:59:34 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
22:59:39 INFO  : Disconnected from the channel tcfchan#38.
22:59:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
22:59:40 INFO  : 'jtag frequency' command is executed.
22:59:40 INFO  : Context for 'APU' is selected.
22:59:40 INFO  : System reset is completed.
22:59:43 INFO  : 'after 3000' command is executed.
22:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
22:59:45 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
22:59:45 INFO  : Context for 'APU' is selected.
22:59:48 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
22:59:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:48 INFO  : Context for 'APU' is selected.
22:59:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
22:59:49 INFO  : 'ps7_init' command is executed.
22:59:49 INFO  : 'ps7_post_config' command is executed.
22:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:50 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:50 INFO  : Memory regions updated for context APU
22:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:50 INFO  : 'con' command is executed.
22:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:59:50 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
23:02:11 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:02:16 INFO  : Disconnected from the channel tcfchan#40.
23:02:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:02:16 INFO  : 'jtag frequency' command is executed.
23:02:16 INFO  : Context for 'APU' is selected.
23:02:16 INFO  : System reset is completed.
23:02:19 INFO  : 'after 3000' command is executed.
23:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:02:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
23:02:22 INFO  : Context for 'APU' is selected.
23:02:25 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
23:02:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:25 INFO  : Context for 'APU' is selected.
23:02:25 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
23:02:25 INFO  : 'ps7_init' command is executed.
23:02:25 INFO  : 'ps7_post_config' command is executed.
23:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:27 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:27 INFO  : Memory regions updated for context APU
23:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:27 INFO  : 'con' command is executed.
23:02:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:02:27 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
23:06:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:06:37 INFO  : Disconnected from the channel tcfchan#42.
23:06:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:06:38 INFO  : 'jtag frequency' command is executed.
23:06:38 INFO  : Context for 'APU' is selected.
23:06:38 INFO  : System reset is completed.
23:06:41 INFO  : 'after 3000' command is executed.
23:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:06:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
23:06:43 INFO  : Context for 'APU' is selected.
23:06:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
23:06:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:47 INFO  : Context for 'APU' is selected.
23:06:47 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
23:06:47 INFO  : 'ps7_init' command is executed.
23:06:47 INFO  : 'ps7_post_config' command is executed.
23:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:48 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:48 INFO  : Memory regions updated for context APU
23:06:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:48 INFO  : 'con' command is executed.
23:06:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:48 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
23:09:15 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:09:20 INFO  : Disconnected from the channel tcfchan#44.
23:09:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:09:20 INFO  : 'jtag frequency' command is executed.
23:09:20 INFO  : Context for 'APU' is selected.
23:09:20 INFO  : System reset is completed.
23:09:23 INFO  : 'after 3000' command is executed.
23:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:09:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
23:09:26 INFO  : Context for 'APU' is selected.
23:09:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
23:09:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:29 INFO  : Context for 'APU' is selected.
23:09:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
23:09:29 INFO  : 'ps7_init' command is executed.
23:09:29 INFO  : 'ps7_post_config' command is executed.
23:09:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:31 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:31 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:31 INFO  : Memory regions updated for context APU
23:09:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:31 INFO  : 'con' command is executed.
23:09:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
23:10:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
23:10:06 INFO  : Disconnected from the channel tcfchan#46.
23:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
23:10:06 INFO  : 'jtag frequency' command is executed.
23:10:06 INFO  : Context for 'APU' is selected.
23:10:06 INFO  : System reset is completed.
23:10:09 INFO  : 'after 3000' command is executed.
23:10:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
23:10:12 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
23:10:12 INFO  : Context for 'APU' is selected.
23:10:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
23:10:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:10:15 INFO  : Context for 'APU' is selected.
23:10:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
23:10:15 INFO  : 'ps7_init' command is executed.
23:10:15 INFO  : 'ps7_post_config' command is executed.
23:10:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:17 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:10:17 INFO  : 'configparams force-mem-access 0' command is executed.
23:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

23:10:17 INFO  : Memory regions updated for context APU
23:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:10:17 INFO  : 'con' command is executed.
23:10:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:10:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
23:13:46 INFO  : Disconnected from the channel tcfchan#48.
00:25:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019\vitis\temp_xsdb_launch_script.tcl
00:25:27 INFO  : XSCT server has started successfully.
00:25:27 INFO  : plnx-install-location is set to ''
00:25:27 INFO  : Successfully done setting XSCT server connection channel  
00:25:27 INFO  : Successfully done setting workspace for the tool. 
00:25:32 INFO  : Successfully done query RDI_DATADIR 
00:25:32 INFO  : Registering command handlers for Vitis TCF services
21:29:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019\vitis\temp_xsdb_launch_script.tcl
21:29:08 INFO  : XSCT server has started successfully.
21:29:08 INFO  : Successfully done setting XSCT server connection channel  
21:29:08 INFO  : plnx-install-location is set to ''
21:29:08 INFO  : Successfully done setting workspace for the tool. 
21:29:12 INFO  : Registering command handlers for Vitis TCF services
21:29:14 INFO  : Successfully done query RDI_DATADIR 
21:30:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:34:28 INFO  : 'jtag frequency' command is executed.
21:34:29 INFO  : Context for 'APU' is selected.
21:34:29 INFO  : System reset is completed.
21:34:32 INFO  : 'after 3000' command is executed.
21:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:34:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:34:37 INFO  : Context for 'APU' is selected.
21:34:37 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:34:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:37 INFO  : Context for 'APU' is selected.
21:34:37 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:34:38 INFO  : 'ps7_init' command is executed.
21:34:38 INFO  : 'ps7_post_config' command is executed.
21:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:39 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:39 INFO  : Memory regions updated for context APU
21:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:40 INFO  : 'con' command is executed.
21:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:40 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:35:11 INFO  : Disconnected from the channel tcfchan#2.
21:35:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:35:11 INFO  : 'jtag frequency' command is executed.
21:35:11 INFO  : Context for 'APU' is selected.
21:35:11 INFO  : System reset is completed.
21:35:14 INFO  : 'after 3000' command is executed.
21:35:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:35:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
21:35:17 INFO  : Context for 'APU' is selected.
21:35:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
21:35:17 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:17 INFO  : Context for 'APU' is selected.
21:35:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
21:35:17 INFO  : 'ps7_init' command is executed.
21:35:17 INFO  : 'ps7_post_config' command is executed.
21:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:19 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:19 INFO  : Memory regions updated for context APU
21:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:19 INFO  : 'con' command is executed.
21:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:35:19 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
21:58:17 INFO  : Disconnected from the channel tcfchan#3.
17:27:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019\vitis\temp_xsdb_launch_script.tcl
17:27:49 INFO  : XSCT server has started successfully.
17:27:49 INFO  : Successfully done setting XSCT server connection channel  
17:27:49 INFO  : plnx-install-location is set to ''
17:27:49 INFO  : Successfully done setting workspace for the tool. 
17:27:51 INFO  : Registering command handlers for Vitis TCF services
17:27:54 INFO  : Successfully done query RDI_DATADIR 
17:29:20 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
17:36:29 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
17:37:50 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
17:37:58 INFO  : The hardware specfication used by project 'Pcam5C-app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:37:58 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019\vitis\Pcam5C-app\_ide\bitstream\system_wrapper.bit' stored in project is removed.
17:37:58 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019\vitis\Pcam5C-app\_ide\bitstream' in project 'Pcam5C-app'.
17:37:58 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019\vitis\Pcam5C-app\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:38:04 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019\vitis\Pcam5C-app\_ide\psinit' in project 'Pcam5C-app'.
17:43:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:43:38 INFO  : 'jtag frequency' command is executed.
17:43:39 INFO  : Context for 'APU' is selected.
17:43:39 INFO  : System reset is completed.
17:43:42 INFO  : 'after 3000' command is executed.
17:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:43:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
17:43:46 INFO  : Context for 'APU' is selected.
17:43:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
17:43:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:47 INFO  : Context for 'APU' is selected.
17:43:47 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
17:43:48 INFO  : 'ps7_init' command is executed.
17:43:48 INFO  : 'ps7_post_config' command is executed.
17:43:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:49 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:49 INFO  : Memory regions updated for context APU
17:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:49 INFO  : 'con' command is executed.
17:43:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
18:18:35 INFO  : Disconnected from the channel tcfchan#7.
18:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:18:36 INFO  : 'jtag frequency' command is executed.
18:18:36 INFO  : Context for 'APU' is selected.
18:18:36 INFO  : System reset is completed.
18:18:39 INFO  : 'after 3000' command is executed.
18:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:18:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit"
18:18:41 INFO  : Context for 'APU' is selected.
18:18:41 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa'.
18:18:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:41 INFO  : Context for 'APU' is selected.
18:18:41 INFO  : Sourcing of 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl' is done.
18:18:42 INFO  : 'ps7_init' command is executed.
18:18:42 INFO  : 'ps7_post_config' command is executed.
18:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:43 INFO  : The application 'C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-app/Debug/Pcam5C-app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:43 INFO  : Memory regions updated for context APU
18:18:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:43 INFO  : 'con' command is executed.
18:18:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:18:43 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\Pcam2019\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_pcam5c-app_system_standalone.tcl'
19:11:44 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:11:45 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:14:11 INFO  : (SwPlatform)  Successfully done add_library 
19:14:44 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:14:44 INFO  : No changes in MSS file content so sources will not be generated.
19:15:05 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:15:05 INFO  : No changes in MSS file content so sources will not be generated.
19:15:29 INFO  : (SwPlatform)  Successfully done add_library 
19:15:37 INFO  : (SwPlatform) Successfully done update_mss 
19:15:37 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:16:27 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:16:27 INFO  : No changes in MSS file content so sources will not be generated.
19:16:41 INFO  : Hardware specification for platform project 'Pcam5C-2019' is updated.
19:16:48 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:16:48 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:17:25 ERROR : Failed to openhw "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:18:58 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:18:58 INFO  : No changes in MSS file content so sources will not be generated.
19:21:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
19:21:49 INFO  : The hardware specfication used by project 'Pcam5C-app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
19:21:49 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019\vitis\Pcam5C-app\_ide\bitstream\system_wrapper.bit' stored in project is removed.
19:21:49 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019\vitis\Pcam5C-app\_ide\bitstream' in project 'Pcam5C-app'.
19:21:49 INFO  : The file 'C:\Github\Zybo_mipi\Pcam2019\vitis\Pcam5C-app\_ide\psinit\ps7_init.tcl' stored in project is removed.
19:21:56 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\Pcam2019\vitis\Pcam5C-app\_ide\psinit' in project 'Pcam5C-app'.
19:23:16 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:35:40 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:39:53 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:40:28 INFO  : (SwPlatform) Successfully done update_mss 
20:40:28 INFO  : No changes in MSS file content so sources will not be generated.
20:42:24 INFO  : (SwPlatform) Successfully done update_mss 
20:42:24 INFO  : No changes in MSS file content so sources will not be generated.
20:43:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:43:24 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:43:24 INFO  : No changes in MSS file content so sources will not be generated.
20:44:42 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:44:51 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:48:23 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:391)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:317)
	at com.xilinx.sdk.hw.internal.HwPlatform.populatePeripheralDetails(HwPlatform.java:801)
	at com.xilinx.sdk.hw.internal.HwPlatform.getProcessorNames(HwPlatform.java:627)
	at com.xilinx.sdk.hw.internal.HwPlatform.hasCortexA9Proc(HwPlatform.java:1862)
	at com.xilinx.sdk.performance.hwserver.PsApmPerfConnector.isPmuSelected(PsApmPerfConnector.java:349)
	at com.xilinx.sdk.performance.hwserver.PsApmPerfConnector.getLabel(PsApmPerfConnector.java:364)
	at com.xilinx.sdk.performance.hwserver.BasePerfConnector.postStop(BasePerfConnector.java:303)
	at com.xilinx.sdk.performance.hwserver.BasePerfConnector.stop(BasePerfConnector.java:347)
	at com.xilinx.sdk.performance.hwserver.PerfHwSessionManager.stop(PerfHwSessionManager.java:319)
	at com.xilinx.sdk.performance.hwserver.PerfHwSessionManager.removeAndStop(PerfHwSessionManager.java:418)
	at com.xilinx.sdk.performance.ui.views.PerfSessionManagerView$11.run(PerfSessionManagerView.java:373)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)
20:48:23 INFO  : Disconnected from the channel tcfchan#8.
20:49:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\Pcam2019\vitis\temp_xsdb_launch_script.tcl
20:49:03 INFO  : XSCT server has started successfully.
20:49:03 INFO  : Successfully done setting XSCT server connection channel  
20:49:03 INFO  : plnx-install-location is set to ''
20:49:03 INFO  : Successfully done setting workspace for the tool. 
20:49:05 INFO  : Registering command handlers for Vitis TCF services
20:49:07 INFO  : Successfully done query RDI_DATADIR 
20:49:41 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:49:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa is already opened

20:51:37 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:51:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa is already opened

20:51:53 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:51:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa is already opened

20:52:08 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:52:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa is already opened

20:52:32 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:52:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa is already opened

20:52:54 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:52:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/Zybo-Z7-20-pcam-5c-2019.1/vitis/Pcam5C-2019/export/Pcam5C-2019/hw/system_wrapper.xsa is already opened

20:54:30 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:55:13 INFO  : (SwPlatform) Successfully done removeLibrary 
20:55:15 INFO  : (SwPlatform) Successfully done update_mss 
20:55:16 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:56:19 INFO  : (SwPlatform)  Successfully done add_library 
20:56:35 INFO  : (SwPlatform) Successfully done update_mss 
20:56:36 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:56:49 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:56:49 INFO  : No changes in MSS file content so sources will not be generated.
20:58:01 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
20:58:14 INFO  : Checking for BSP changes to sync application flags for project 'Pcam5C-app'...
21:08:31 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:08:54 INFO  : Successfully done sdx_reload_mss "C:/Github/Zybo_mipi/Pcam2019/vitis/Pcam5C-2019/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:08:54 INFO  : No changes in MSS file content so sources will not be generated.
