// Seed: 2505648776
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri id_9,
    output wand id_10,
    input supply1 id_11,
    output wand id_12,
    id_15,
    output wire id_13
);
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output supply1 id_2,
    input logic id_3,
    output wor id_4,
    output wand id_5,
    input supply1 id_6,
    output wor id_7,
    output tri1 id_8,
    output logic id_9,
    input wor id_10,
    output tri0 id_11,
    input uwire id_12,
    input tri id_13,
    input wor id_14,
    input wor id_15,
    input uwire id_16,
    input wire id_17
);
  final id_9 <= id_3;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_17,
      id_2,
      id_13,
      id_13,
      id_4,
      id_7,
      id_6,
      id_5,
      id_5,
      id_15,
      id_8,
      id_2
  );
  assign modCall_1.type_4 = 0;
  wire id_19;
endmodule
