{C:/Users/Lab User/Desktop/stereo-cam-src/verilog/modelsim/vga_buf_sim.v} {1 {vlog -work work -stats=none {C:/Users/Lab User/Desktop/stereo-cam-src/verilog/modelsim/vga_buf_sim.v}
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module vga_buf_sim

Top level modules:
	vga_buf_sim

} {} {}} {C:/Users/Lab User/Desktop/stereo-cam-src/verilog/modelsim/testbench.v} {1 {vlog -work work -stats=none {C:/Users/Lab User/Desktop/stereo-cam-src/verilog/modelsim/testbench.v}
Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
-- Compiling module testbench

Top level modules:
	testbench

} {} {}}
