[Project]
Current Flow=Multivendor
VCS=0
version=4
Current Config=compile

[Configurations]
compile=GateLib

[Library]
GateLib=.\GateLib\GateLib.lib

[$LibMap$]
GateLib=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=ONLY_IMPL
ON_SERVERFARM_SYNTH=0
ON_SERVERFARM_IMPL=0
ON_SERVERFARM_SIM=0
fileopenfolder=C:\Users\Seth\Desktop\aldec-fall2025\alu-project\GateLib2\gatelib\src

[IMPLEMENTATION]
UCF=

[Files]
/and3gate.vhd=-1
/andgate.vhd=-1
/notgate.vhd=-1
/or5gate.vhd=-1
/xorgate.vhd=-1

[Files.Data]
.\src\and3gate.vhd=VHDL Source Code
.\src\andgate.vhd=VHDL Source Code
.\src\notgate.vhd=VHDL Source Code
.\src\or5gate.vhd=VHDL Source Code
.\src\xorgate.vhd=VHDL Source Code

[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=andgate|behavioral|0   
ShowHide=ShowTopLevel
Selected=
