COMMENT ---System Centroid--- This file is a internal script file generated by compiler.
LANGUAGE Verilog
MODULE LEA_ROL1
FILENAME "C:\Flowrian\LEA_ROL1.v"
BIRTHDAY 2019-12-24 10:50:13

1 MODULE LEA_ROL1
3 PORT Din [\31:\0] IN WIRE
4 PORT Dout [\31:\0] OUT WIRE
6 ASSIGN {0} Dout@<6,8>[\31:\0] (Din@<6,22>[\30:\0])(Din@<6,33>[\31])

END
