# SPECIFY CHARGE INTEGRATION GATES OF Scintillator-analysis.py
# GATES IN UNITS OF NO. OF DIGITIZER SAMPLES
# EJ-276 (PSD = Qall/Qfast):
shortGate = 60
longGate = 220
# 7CLYC (PSD = A2/(A1+A2):
W1 = 80
delay = 20
W2 = 500
allGate = 1800
# ENABLE PILE-UP REJECTION? 
# DISABLED RECOMMENDED SINCE CODE IS INEFFICIENT ATM
pile_up_rejection = DISABLED
