$date
	Mon Mar 19 19:12:12 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module f1 $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 4 & count [3:0] $end
$var reg 4 ' counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
0%
0$
0#
0"
bx !
$end
#1
b1 &
b1 !
b1 '
1#
1%
1"
1$
#2
0#
0%
0"
0$
#3
b10 '
b10 &
b10 !
1"
1$
#4
0"
0$
#5
b100 '
b100 &
b100 !
1"
1$
#6
0"
0$
#7
b1000 '
b1000 &
b1000 !
1"
1$
#8
0"
0$
#9
b0 '
b0 &
b0 !
1"
1$
#10
0"
0$
#11
b0 '
b0 &
1"
1$
#12
0"
0$
#13
b0 '
b0 &
1"
1$
#14
0"
0$
#15
b0 '
b0 &
1"
1$
#16
0"
0$
#17
b0 '
b0 &
1"
1$
#18
0"
0$
#19
b0 '
b0 &
1"
1$
#20
0"
0$
#21
b0 '
b0 &
1"
1$
#22
0"
0$
#23
b0 '
b0 &
1"
1$
#24
0"
0$
#25
b0 '
b0 &
1"
1$
#26
0"
0$
#27
b0 '
b0 &
1"
1$
#28
0"
0$
#29
b0 '
b0 &
1"
1$
#30
0"
0$
#31
b0 '
b0 &
1"
1$
#32
0"
0$
#33
b0 '
b0 &
1"
1$
#34
0"
0$
#35
b0 '
b0 &
1"
1$
#36
0"
0$
#37
b0 '
b0 &
1"
1$
#38
0"
0$
#39
b0 '
b0 &
1"
1$
#40
0"
0$
#41
b0 '
b0 &
1"
1$
#42
0"
0$
#43
b0 '
b0 &
1"
1$
#44
0"
0$
#45
b0 '
b0 &
1"
1$
#46
0"
0$
#47
b0 '
b0 &
1"
1$
#48
0"
0$
#49
b0 '
b0 &
1"
1$
#50
0"
0$
#51
b0 '
b0 &
1"
1$
#52
0"
0$
#53
b0 '
b0 &
1"
1$
#54
0"
0$
#55
b0 '
b0 &
1"
1$
#56
0"
0$
#57
b0 '
b0 &
1"
1$
#58
0"
0$
#59
b0 '
b0 &
1"
1$
#60
0"
0$
#61
b0 '
b0 &
1"
1$
#62
0"
0$
#63
b0 '
b0 &
1"
1$
#64
0"
0$
#65
b0 '
b0 &
1"
1$
#66
0"
0$
#67
b0 '
b0 &
1"
1$
#68
0"
0$
#69
b0 '
b0 &
1"
1$
#70
0"
0$
#71
b0 '
b0 &
1"
1$
#72
0"
0$
#73
b0 '
b0 &
1"
1$
#74
0"
0$
#75
b0 '
b0 &
1"
1$
#76
0"
0$
#77
b0 '
b0 &
1"
1$
#78
0"
0$
#79
b0 '
b0 &
1"
1$
#80
0"
0$
#81
b0 '
b0 &
1"
1$
#82
0"
0$
#83
b0 '
b0 &
1"
1$
#84
0"
0$
#85
b0 '
b0 &
1"
1$
#86
0"
0$
#87
b0 '
b0 &
1"
1$
#88
0"
0$
#89
b0 '
b0 &
1"
1$
#90
0"
0$
#91
b0 '
b0 &
1"
1$
#92
0"
0$
#93
b0 '
b0 &
1"
1$
#94
0"
0$
#95
b0 '
b0 &
1"
1$
#96
0"
0$
#97
b0 '
b0 &
1"
1$
#98
0"
0$
#99
b0 '
b0 &
1"
1$
#100
0"
0$
#101
b0 '
b0 &
1"
1$
#102
0"
0$
