
Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell cap_mim_2f0_m4m5_noshield and Circuit 2 cell cap_mim_2f0fF are black boxes.
Warning: Equate pins:  cell cap_mim_2f0_m4m5_noshield is a placeholder, treated as a black box.
Warning: Equate pins:  cell cap_mim_2f0fF is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: cap_mim_2f0_m4m5_noshield       |Circuit 2: cap_mim_2f0fF                   
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cap_mim_2f0_m4m5_noshield and cap_mim_2f0fF are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.
Flattening unmatched subcell pfet$4 in circuit TG_bootstrapped (0)(1 instance)
Flattening unmatched subcell cap_mim in circuit TG_bootstrapped (0)(2 instances)
Flattening unmatched subcell pfet$2 in circuit TG_bootstrapped (0)(2 instances)
Flattening unmatched subcell nfet$3 in circuit TG_bootstrapped (0)(4 instances)
Flattening unmatched subcell pfet$9 in circuit TG_bootstrapped (0)(2 instances)
Flattening unmatched subcell nfet in circuit TG_bootstrapped (0)(2 instances)
Flattening unmatched subcell pfet$3 in circuit TG_bootstrapped (0)(4 instances)
Flattening unmatched subcell nfet$4 in circuit TG_bootstrapped (0)(1 instance)
Flattening unmatched subcell nfet$2 in circuit TG_bootstrapped (0)(2 instances)

Class TG_bootstrapped (0):  Merged 34 parallel devices.
Subcircuit summary:
Circuit 1: TG_bootstrapped                 |Circuit 2: TG_bootstrapped                 
-------------------------------------------|-------------------------------------------
pfet_03v3 (28->9)                          |pfet_03v3 (10->9)                          
cap_mim_2f0_m4m5_noshield (2)              |cap_mim_2f0fF (2)                          
nfet_03v3 (24->9)                          |nfet_03v3 (12->9)                          
Number of devices: 20                      |Number of devices: 20                      
Number of nets: 14 **Mismatch**            |Number of nets: 12 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: TG_bootstrapped                 |Circuit 2: TG_bootstrapped                 

---------------------------------------------------------------------------------------
Net: m2_5393_1451#                         |Net: net3                                  
  pfet_03v3/(1|3) = 1                      |  nfet_03v3/(1|3) = 2                      
                                           |  cap_mim_2f0fF/2 = 1                      
                                           |  pfet_03v3/(1|3) = 1                      
                                           |                                           
Net: m2_5769_32#                           |Net: net1                                  
  nfet_03v3/(1|3) = 1                      |  pfet_03v3/(1|3) = 2                      
                                           |  cap_mim_2f0fF/1 = 1                      
                                           |  nfet_03v3/(1|3) = 1                      
                                           |                                           
Net: m4_6353_n3083#                        |Net: net5                                  
  cap_mim_2f0_m4m5_noshield/2 = 1          |  nfet_03v3/(1|3) = 2                      
  pfet_03v3/(1|3) = 1                      |  cap_mim_2f0fF/1 = 1                      
  nfet_03v3/(1|3) = 2                      |  pfet_03v3/(1|3) = 1                      
                                           |                                           
Net: m5_7905_n2963#                        |Net: net4                                  
  cap_mim_2f0_m4m5_noshield/1 = 1          |  pfet_03v3/(1|3) = 2                      
  nfet_03v3/(1|3) = 2                      |  cap_mim_2f0fF/2 = 1                      
  pfet_03v3/(1|3) = 1                      |  nfet_03v3/(1|3) = 1                      
                                           |                                           
Net: vin                                   |Net: vin                                   
  nfet_03v3/(1|3) = 2                      |  nfet_03v3/(1|3) = 3                      
  pfet_03v3/(1|3) = 2                      |  pfet_03v3/(1|3) = 3                      
                                           |                                           
Net: m5_7762_2499#                         |(no matching net)                          
  cap_mim_2f0_m4m5_noshield/1 = 1          |                                           
  nfet_03v3/(1|3) = 1                      |                                           
  pfet_03v3/(1|3) = 2                      |                                           
                                           |                                           
Net: m4_6354_2903#                         |(no matching net)                          
  cap_mim_2f0_m4m5_noshield/2 = 1          |                                           
  pfet_03v3/(1|3) = 2                      |                                           
  nfet_03v3/(1|3) = 1                      |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: TG_bootstrapped                 |Circuit 2: TG_bootstrapped                 
-------------------------------------------|-------------------------------------------
Cell pin lists are equivalent.
Device classes TG_bootstrapped and TG_bootstrapped are equivalent.

Final result: Netlists do not match.
Port matching may fail to disambiguate symmetries.
