// Seed: 2943775935
`timescale 1ps / 1ps `timescale 1 ps / 1ps `timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2,
    input  id_3,
    output id_4
);
  logic id_5;
  assign id_4[(1)] = id_3;
  assign id_5 = 1;
endmodule
