
*** Running vivado
    with args -log design_1_b_filter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_b_filter_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_b_filter_0_0.tcl -notrace
Command: synth_design -top design_1_b_filter_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22420 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1211.645 ; gain = 71.996 ; free physical = 2530 ; free virtual = 13367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_b_filter_0_0' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_b_filter_0_0/synth/design_1_b_filter_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'b_filter' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter.vhd:11' bound to instance 'U0' of component 'b_filter' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_b_filter_0_0/synth/design_1_b_filter_0_0.vhd:141]
INFO: [Synth 8-638] synthesizing module 'b_filter' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter.vhd:56]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'b_filter_S00_AXI' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter_S00_AXI.vhd:10' bound to instance 'b_filter_S00_AXI_inst' of component 'b_filter_S00_AXI' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter.vhd:94]
INFO: [Synth 8-638] synthesizing module 'b_filter_S00_AXI' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter_S00_AXI.vhd:93]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter VAR_Q1_B0 bound to: 32'b00111101000101001110010111010110 
	Parameter VAR_Q1_B1 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q1_B2 bound to: 32'b10111101000101001110010111010110 
	Parameter VAR_Q1_A1 bound to: 32'b00111111111101000101000000010100 
	Parameter VAR_Q1_A2 bound to: 32'b10111111011100001010000000101110 
	Parameter VAR_Q2_B0 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q2_B1 bound to: 32'b10111101000101001110010111010110 
	Parameter VAR_Q2_B2 bound to: 32'b00111111111110001000110011010011 
	Parameter VAR_Q2_A1 bound to: 32'b10111111011101010001010100001110 
	Parameter VAR_Q2_A2 bound to: 32'b10111111011101010001010100001110 
INFO: [Synth 8-3491] module 'banddetect' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:31' bound to instance 'inst0_banddetect' of component 'banddetect' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter_S00_AXI.vhd:354]
INFO: [Synth 8-638] synthesizing module 'banddetect' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:56]
	Parameter VAR_Q1_B0 bound to: 1024779734 - type: integer 
	Parameter VAR_Q1_B1 bound to: 0 - type: integer 
	Parameter VAR_Q1_B2 bound to: -1122703914 - type: integer 
	Parameter VAR_Q1_A1 bound to: 1072975892 - type: integer 
	Parameter VAR_Q1_A2 bound to: -1083138002 - type: integer 
	Parameter VAR_Q2_B0 bound to: 0 - type: integer 
	Parameter VAR_Q2_B1 bound to: -1122703914 - type: integer 
	Parameter VAR_Q2_B2 bound to: 1073253587 - type: integer 
	Parameter VAR_Q2_A1 bound to: -1082845938 - type: integer 
	Parameter VAR_Q2_A2 bound to: -1082845938 - type: integer 
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q1' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:212]
INFO: [Synth 8-638] synthesizing module 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:45]
INFO: [Synth 8-3491] module 'FPP_MULT' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:26' bound to instance 'FP_MULTPLIER' of component 'FPP_MULT' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:98]
INFO: [Synth 8-638] synthesizing module 'FPP_MULT' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'FPP_MULT' (1#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:39]
INFO: [Synth 8-3491] module 'FPP_ADD_SUB' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:33' bound to instance 'FP_ADDER' of component 'FPP_ADD_SUB' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:111]
INFO: [Synth 8-638] synthesizing module 'FPP_ADD_SUB' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:44]
	Parameter P bound to: 27 - type: integer 
	Parameter E bound to: 8 - type: integer 
	Parameter PLOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'right_shifter' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/right_shifter.vhd:13' bound to instance 'alignment' of component 'right_shifter' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:187]
INFO: [Synth 8-638] synthesizing module 'right_shifter' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/right_shifter.vhd:20]
	Parameter P bound to: 27 - type: integer 
	Parameter E bound to: 8 - type: integer 
	Parameter PLOG bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element zeros_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/right_shifter.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/right_shifter.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element sticky_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/right_shifter.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element dtemp_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/right_shifter.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'right_shifter' (2#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/right_shifter.vhd:20]
	Parameter P bound to: 27 - type: integer 
	Parameter E bound to: 8 - type: integer 
	Parameter PLOG bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fp_leading_zeros_and_shift' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/fp_leading_zeros_and_shift.vhd:14' bound to instance 'subtraction_norm' of component 'fp_leading_zeros_and_shift' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:240]
INFO: [Synth 8-638] synthesizing module 'fp_leading_zeros_and_shift' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/fp_leading_zeros_and_shift.vhd:23]
	Parameter P bound to: 27 - type: integer 
	Parameter E bound to: 8 - type: integer 
	Parameter PLOG bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element leadZerosBinVar_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/fp_leading_zeros_and_shift.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/fp_leading_zeros_and_shift.vhd:64]
WARNING: [Synth 8-6014] Unused sequential element dtemp_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/fp_leading_zeros_and_shift.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'fp_leading_zeros_and_shift' (3#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/fp_leading_zeros_and_shift.vhd:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'frac_Norm1_reg' and it is trimmed from '28' to '26' bits. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'frac_add_Norm1_reg' and it is trimmed from '28' to '26' bits. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:228]
WARNING: [Synth 8-3936] Found unconnected internal register 'efectExp_reg' and it is trimmed from '9' to '8' bits. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'FPP_ADD_SUB' (4#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'biquad' (5#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:45]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q2' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:227]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q3' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:257]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q4' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:272]
INFO: [Synth 8-3491] module 'FPP_ADD_SUB' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:33' bound to instance 'LEVEL_DETECT' of component 'FPP_ADD_SUB' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'banddetect' (6#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:56]
	Parameter VAR_Q1_B0 bound to: 32'b00111101000011010100000000010111 
	Parameter VAR_Q1_B1 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q1_B2 bound to: 32'b10111101000011010100000000010111 
	Parameter VAR_Q1_A1 bound to: 32'b00111111111100001100011111010110 
	Parameter VAR_Q1_A2 bound to: 32'b10111111011100100011110101011000 
	Parameter VAR_Q2_B0 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q2_B1 bound to: 32'b10111101000011010100000000010111 
	Parameter VAR_Q2_B2 bound to: 32'b00111111111101001111000110011011 
	Parameter VAR_Q2_A1 bound to: 32'b10111111011101001100111000011111 
	Parameter VAR_Q2_A2 bound to: 32'b10111111011101001100111000011111 
INFO: [Synth 8-3491] module 'banddetect' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:31' bound to instance 'inst1_banddetect' of component 'banddetect' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter_S00_AXI.vhd:379]
INFO: [Synth 8-638] synthesizing module 'banddetect__parameterized1' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:56]
	Parameter VAR_Q1_B0 bound to: 1024278551 - type: integer 
	Parameter VAR_Q1_B1 bound to: 0 - type: integer 
	Parameter VAR_Q1_B2 bound to: -1123205097 - type: integer 
	Parameter VAR_Q1_A1 bound to: 1072744406 - type: integer 
	Parameter VAR_Q1_A2 bound to: -1083032232 - type: integer 
	Parameter VAR_Q2_B0 bound to: 0 - type: integer 
	Parameter VAR_Q2_B1 bound to: -1123205097 - type: integer 
	Parameter VAR_Q2_B2 bound to: 1073017243 - type: integer 
	Parameter VAR_Q2_A1 bound to: -1082864097 - type: integer 
	Parameter VAR_Q2_A2 bound to: -1082864097 - type: integer 
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q1' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:212]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q2' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:227]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q3' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:257]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q4' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:272]
INFO: [Synth 8-3491] module 'FPP_ADD_SUB' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:33' bound to instance 'LEVEL_DETECT' of component 'FPP_ADD_SUB' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'banddetect__parameterized1' (6#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:56]
	Parameter VAR_Q1_B0 bound to: 32'b00111101000011010100000000010111 
	Parameter VAR_Q1_B1 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q1_B2 bound to: 32'b10111101000011010100000000010111 
	Parameter VAR_Q1_A1 bound to: 32'b00111111111010110010100100100100 
	Parameter VAR_Q1_A2 bound to: 32'b10111111011100101001001111100101 
	Parameter VAR_Q2_B0 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q2_B1 bound to: 32'b10111101000011010100000000010111 
	Parameter VAR_Q2_B2 bound to: 32'b00111111111011111110101011000110 
	Parameter VAR_Q2_A1 bound to: 32'b10111111011101000111011011000111 
	Parameter VAR_Q2_A2 bound to: 32'b10111111011101000111011011000111 
INFO: [Synth 8-3491] module 'banddetect' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:31' bound to instance 'inst2_banddetect' of component 'banddetect' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter_S00_AXI.vhd:404]
INFO: [Synth 8-638] synthesizing module 'banddetect__parameterized3' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:56]
	Parameter VAR_Q1_B0 bound to: 1024278551 - type: integer 
	Parameter VAR_Q1_B1 bound to: 0 - type: integer 
	Parameter VAR_Q1_B2 bound to: -1123205097 - type: integer 
	Parameter VAR_Q1_A1 bound to: 1072376100 - type: integer 
	Parameter VAR_Q1_A2 bound to: -1083010075 - type: integer 
	Parameter VAR_Q2_B0 bound to: 0 - type: integer 
	Parameter VAR_Q2_B1 bound to: -1123205097 - type: integer 
	Parameter VAR_Q2_B2 bound to: 1072687814 - type: integer 
	Parameter VAR_Q2_A1 bound to: -1082886457 - type: integer 
	Parameter VAR_Q2_A2 bound to: -1082886457 - type: integer 
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q1' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:212]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q2' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:227]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q3' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:257]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q4' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:272]
INFO: [Synth 8-3491] module 'FPP_ADD_SUB' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:33' bound to instance 'LEVEL_DETECT' of component 'FPP_ADD_SUB' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'banddetect__parameterized3' (6#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:56]
	Parameter VAR_Q1_B0 bound to: 32'b00111101000101001110010111010110 
	Parameter VAR_Q1_B1 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q1_B2 bound to: 32'b10111101000101001110010111010110 
	Parameter VAR_Q1_A1 bound to: 32'b00111111111000110101100000011001 
	Parameter VAR_Q1_A2 bound to: 32'b10111111011100100000011101110010 
	Parameter VAR_Q2_B0 bound to: 32'b00000000000000000000000000000000 
	Parameter VAR_Q2_B1 bound to: 32'b10111101000101001110010111010110 
	Parameter VAR_Q2_B2 bound to: 32'b00111111111010010010100011011100 
	Parameter VAR_Q2_A1 bound to: 32'b10111111011100111010100101000010 
	Parameter VAR_Q2_A2 bound to: 32'b10111111011100111010100101000010 
INFO: [Synth 8-3491] module 'banddetect' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:31' bound to instance 'inst3_banddetect' of component 'banddetect' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter_S00_AXI.vhd:429]
INFO: [Synth 8-638] synthesizing module 'banddetect__parameterized5' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:56]
	Parameter VAR_Q1_B0 bound to: 1024779734 - type: integer 
	Parameter VAR_Q1_B1 bound to: 0 - type: integer 
	Parameter VAR_Q1_B2 bound to: -1122703914 - type: integer 
	Parameter VAR_Q1_A1 bound to: 1071863833 - type: integer 
	Parameter VAR_Q1_A2 bound to: -1083046030 - type: integer 
	Parameter VAR_Q2_B0 bound to: 0 - type: integer 
	Parameter VAR_Q2_B1 bound to: -1122703914 - type: integer 
	Parameter VAR_Q2_B2 bound to: 1072244956 - type: integer 
	Parameter VAR_Q2_A1 bound to: -1082939070 - type: integer 
	Parameter VAR_Q2_A2 bound to: -1082939070 - type: integer 
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q1' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:212]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q2' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:227]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q3' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:257]
INFO: [Synth 8-3491] module 'biquad' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:29' bound to instance 'Q4' of component 'biquad' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:272]
INFO: [Synth 8-3491] module 'FPP_ADD_SUB' declared at '/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:33' bound to instance 'LEVEL_DETECT' of component 'FPP_ADD_SUB' [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'banddetect__parameterized5' (6#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/banddetect.vhd:56]
INFO: [Synth 8-226] default block is never used [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter_S00_AXI.vhd:541]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter_S00_AXI.vhd:266]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter_S00_AXI.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'b_filter_S00_AXI' (7#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter_S00_AXI.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'b_filter' (8#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/b_filter.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'design_1_b_filter_0_0' (9#1) [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_b_filter_0_0/synth/design_1_b_filter_0_0.vhd:82]
WARNING: [Synth 8-3331] design FPP_ADD_SUB has unconnected port reset
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design b_filter_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.145 ; gain = 114.496 ; free physical = 2534 ; free virtual = 13373
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.145 ; gain = 114.496 ; free physical = 2535 ; free virtual = 13374
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1666.613 ; gain = 11.000 ; free physical = 2212 ; free virtual = 13092
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.613 ; gain = 526.965 ; free physical = 2333 ; free virtual = 13214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.613 ; gain = 526.965 ; free physical = 2333 ; free virtual = 13214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.613 ; gain = 526.965 ; free physical = 2335 ; free virtual = 13216
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:194]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'biquad'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:135]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:135]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                   b2mul |                             0001 |                             0001
                   b1mul |                             0010 |                             0010
                   b1add |                             0011 |                             0011
                   b0mul |                             0100 |                             0100
                   b0add |                             0101 |                             0101
                   a2mul |                             0110 |                             0110
                   a2add |                             0111 |                             0111
                   a1mul |                             1000 |                             1000
                   a1add |                             1001 |                             1001
                   a0add |                             1010 |                             1010
                    fini |                             1011 |                             1011
                  iSTATE |                             1100 |                             1111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'biquad'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/biquad.vhd:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1666.613 ; gain = 526.965 ; free physical = 2324 ; free virtual = 13205
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |b_filter_S00_AXI__GB0      |           1|     37715|
|2     |banddetect__parameterized3 |           1|     17166|
|3     |banddetect__parameterized5 |           1|     17166|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 20    
	   3 Input     25 Bit       Adders := 20    
	   2 Input     23 Bit       Adders := 20    
	   3 Input      9 Bit       Adders := 56    
	   2 Input      9 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 20    
	   2 Input      8 Bit       Adders := 21    
+---XORs : 
	   2 Input      1 Bit         XORs := 56    
+---Registers : 
	               48 Bit    Registers := 16    
	               32 Bit    Registers := 241   
	               18 Bit    Registers := 16    
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 163   
+---Muxes : 
	   6 Input     48 Bit        Muxes := 16    
	   2 Input     48 Bit        Muxes := 16    
	   6 Input     32 Bit        Muxes := 16    
	  13 Input     32 Bit        Muxes := 48    
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 340   
	   2 Input     26 Bit        Muxes := 40    
	   6 Input      9 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 36    
	   2 Input      8 Bit        Muxes := 61    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1060  
	  14 Input      4 Bit        Muxes := 16    
	   7 Input      3 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 144   
	   2 Input      1 Bit        Muxes := 748   
	  13 Input      1 Bit        Muxes := 160   
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FPP_MULT__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module right_shifter__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module FPP_MULT__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module right_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module FPP_MULT__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module right_shifter__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module FPP_MULT__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module FPP_MULT__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module right_shifter__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module biquad__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 3     
	  14 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 10    
Module right_shifter__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
Module fp_leading_zeros_and_shift__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 53    
	   2 Input      1 Bit        Muxes := 26    
Module FPP_ADD_SUB__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     28 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module b_filter_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element LEVEL_DETECT/done_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element LEVEL_DETECT/done_reg was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_ADD_SUB.vhd:130]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:85]
DSP Report: Generating DSP multM, operation Mode is: A*B2.
DSP Report: register B is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: Generating DSP multM, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multM is absorbed into DSP multM.
DSP Report: operator multM is absorbed into DSP multM.
WARNING: [Synth 8-3331] design design_1_b_filter_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_b_filter_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_b_filter_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_b_filter_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_b_filter_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_b_filter_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/b_filter_S00_AXI_inst/inst2_banddetect /Q3/\x0_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/x1_reg[31]' (FDCE) to 'U0/b_filter_S00_AXI_inst/inst2_banddetect/Q3/x0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/b_filter_S00_AXI_inst/inst2_banddetect /Q3/\x0_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[22]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[21]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[20]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[19]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[18]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[17]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[16]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[15]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[14]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[13]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[12]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[11]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[10]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[9]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[8]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[7]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[6]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[5]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[4]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[3]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[2]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[1]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[0]) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/overflow_reg) is unused and will be removed from module biquad__9.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[22]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[21]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[20]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[19]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[18]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[17]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[16]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[15]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[14]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[13]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[12]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[11]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[10]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[9]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[8]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[7]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[6]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[5]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[4]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[3]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[2]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[1]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[0]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/overflow_reg) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (sample_out_reg[31]) is unused and will be removed from module biquad__10.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[22]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[21]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[20]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[19]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[18]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[17]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[16]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[15]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[14]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[13]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[12]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[11]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[10]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[9]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[8]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[7]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[6]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[5]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[4]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[3]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[2]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[1]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[0]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/overflow_reg) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (x0_reg[31]) is unused and will be removed from module biquad__11.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[22]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[21]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[20]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[19]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[18]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[17]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[16]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[15]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[14]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[13]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[12]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[11]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[10]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[9]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[8]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[7]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[6]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[5]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[4]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[3]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[2]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[1]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/full_mantissa_reg[0]) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (FP_MULTPLIER/overflow_reg) is unused and will be removed from module biquad__12.
WARNING: [Synth 8-3332] Sequential element (LEVEL_DETECT/result_reg[30]) is unused and will be removed from module banddetect__parameterized3.
WARNING: [Synth 8-3332] Sequential element (LEVEL_DETECT/result_reg[29]) is unused and will be removed from module banddetect__parameterized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/b_filter_S00_AXI_inst/inst3_banddetect /Q3/\x0_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/b_filter_S00_AXI_inst/inst3_banddetect/Q3/x1_reg[31]' (FDCE) to 'U0/b_filter_S00_AXI_inst/inst3_banddetect/Q3/x0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/b_filter_S00_AXI_inst/inst3_banddetect /Q3/\x0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b_filter_S00_AXI_insti_0/\inst0_banddetect/Q3 /\x0_reg[31] )
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/inst0_banddetect/Q3/x1_reg[31]' (FDCE) to 'b_filter_S00_AXI_insti_0/inst0_banddetect/Q3/x0_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b_filter_S00_AXI_insti_0/\inst1_banddetect/Q3 /\x0_reg[31] )
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/inst1_banddetect/Q3/x1_reg[31]' (FDCE) to 'b_filter_S00_AXI_insti_0/inst1_banddetect/Q3/x0_reg[31]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[4]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[5]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[5]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[6]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[6]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[7]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[7]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[8]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[8]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[9]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[9]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[10]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[10]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[11]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[11]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[12]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[12]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[13]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[13]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[14]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[14]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[15]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[15]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[16]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[16]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[17]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[17]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[18]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[18]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[19]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[19]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[20]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[20]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[21]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[21]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[22]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[22]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[23]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[23]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[24]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[24]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[25]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[25]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[26]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[26]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[27]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[27]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[28]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[28]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[29]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[29]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[30]'
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/slv_reg3_reg[30]' (FDR) to 'b_filter_S00_AXI_insti_0/slv_reg3_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b_filter_S00_AXI_insti_0/\slv_reg3_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (b_filter_S00_AXI_insti_0/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/axi_rresp_reg[0]' (FDRE) to 'b_filter_S00_AXI_insti_0/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b_filter_S00_AXI_insti_0/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'b_filter_S00_AXI_insti_0/axi_bresp_reg[0]' (FDRE) to 'b_filter_S00_AXI_insti_0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b_filter_S00_AXI_insti_0/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b_filter_S00_AXI_insti_0/\inst0_banddetect/Q3 /\x0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (b_filter_S00_AXI_insti_0/\inst1_banddetect/Q3 /\x0_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1666.613 ; gain = 526.965 ; free physical = 2167 ; free virtual = 13050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | A*B2           | 25     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|FPP_MULT    | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |b_filter_S00_AXI__GB0      |           1|     21785|
|2     |banddetect__parameterized3 |           1|     10678|
|3     |banddetect__parameterized5 |           1|     10678|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1761.949 ; gain = 622.301 ; free physical = 1994 ; free virtual = 12885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1761.949 ; gain = 622.301 ; free physical = 1994 ; free virtual = 12885
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |b_filter_S00_AXI__GB0      |           1|     21785|
|2     |banddetect__parameterized3 |           1|     10678|
|3     |banddetect__parameterized5 |           1|     10678|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 1926.535 ; gain = 786.887 ; free physical = 2032 ; free virtual = 12922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 1926.535 ; gain = 786.887 ; free physical = 2031 ; free virtual = 12921
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:43 . Memory (MB): peak = 1926.535 ; gain = 786.887 ; free physical = 2031 ; free virtual = 12921
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 1926.535 ; gain = 786.887 ; free physical = 2028 ; free virtual = 12919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 1926.535 ; gain = 786.887 ; free physical = 2028 ; free virtual = 12919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1926.535 ; gain = 786.887 ; free physical = 2028 ; free virtual = 12919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1926.535 ; gain = 786.887 ; free physical = 2028 ; free virtual = 12919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   548|
|2     |DSP48E1   |    16|
|3     |DSP48E1_1 |    16|
|4     |LUT1      |    38|
|5     |LUT2      |  1410|
|6     |LUT3      |   983|
|7     |LUT4      |  2633|
|8     |LUT5      |  2965|
|9     |LUT6      |  5773|
|10    |FDCE      |  3256|
|11    |FDRE      |  4325|
|12    |FDSE      |   777|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------+------------------------------+------+
|      |Instance                     |Module                        |Cells |
+------+-----------------------------+------------------------------+------+
|1     |top                          |                              | 22740|
|2     |  U0                         |b_filter                      | 22740|
|3     |    b_filter_S00_AXI_inst    |b_filter_S00_AXI              | 22740|
|4     |      inst0_banddetect       |banddetect                    |  5622|
|5     |        LEVEL_DETECT         |FPP_ADD_SUB_47                |   256|
|6     |        Q1                   |biquad_48                     |  1337|
|7     |          FP_ADDER           |FPP_ADD_SUB_61                |   752|
|8     |            subtraction_norm |fp_leading_zeros_and_shift_63 |     3|
|9     |          FP_MULTPLIER       |FPP_MULT_62                   |   250|
|10    |        Q2                   |biquad_49                     |  1336|
|11    |          FP_ADDER           |FPP_ADD_SUB_58                |   752|
|12    |            subtraction_norm |fp_leading_zeros_and_shift_60 |     3|
|13    |          FP_MULTPLIER       |FPP_MULT_59                   |   250|
|14    |        Q3                   |biquad_50                     |  1335|
|15    |          FP_ADDER           |FPP_ADD_SUB_55                |   752|
|16    |            subtraction_norm |fp_leading_zeros_and_shift_57 |     3|
|17    |          FP_MULTPLIER       |FPP_MULT_56                   |   250|
|18    |        Q4                   |biquad_51                     |  1338|
|19    |          FP_ADDER           |FPP_ADD_SUB_52                |   752|
|20    |            subtraction_norm |fp_leading_zeros_and_shift_54 |     3|
|21    |          FP_MULTPLIER       |FPP_MULT_53                   |   250|
|22    |      inst1_banddetect       |banddetect__parameterized1    |  5623|
|23    |        LEVEL_DETECT         |FPP_ADD_SUB_30                |   256|
|24    |        Q1                   |biquad_31                     |  1337|
|25    |          FP_ADDER           |FPP_ADD_SUB_44                |   752|
|26    |            subtraction_norm |fp_leading_zeros_and_shift_46 |     3|
|27    |          FP_MULTPLIER       |FPP_MULT_45                   |   250|
|28    |        Q2                   |biquad_32                     |  1336|
|29    |          FP_ADDER           |FPP_ADD_SUB_41                |   752|
|30    |            subtraction_norm |fp_leading_zeros_and_shift_43 |     3|
|31    |          FP_MULTPLIER       |FPP_MULT_42                   |   250|
|32    |        Q3                   |biquad_33                     |  1335|
|33    |          FP_ADDER           |FPP_ADD_SUB_38                |   752|
|34    |            subtraction_norm |fp_leading_zeros_and_shift_40 |     3|
|35    |          FP_MULTPLIER       |FPP_MULT_39                   |   250|
|36    |        Q4                   |biquad_34                     |  1339|
|37    |          FP_ADDER           |FPP_ADD_SUB_35                |   752|
|38    |            subtraction_norm |fp_leading_zeros_and_shift_37 |     3|
|39    |          FP_MULTPLIER       |FPP_MULT_36                   |   251|
|40    |      inst2_banddetect       |banddetect__parameterized3    |  5623|
|41    |        LEVEL_DETECT         |FPP_ADD_SUB_13                |   183|
|42    |        Q1                   |biquad_14                     |  1219|
|43    |          FP_ADDER           |FPP_ADD_SUB_27                |   642|
|44    |            subtraction_norm |fp_leading_zeros_and_shift_29 |     3|
|45    |          FP_MULTPLIER       |FPP_MULT_28                   |   243|
|46    |        Q2                   |biquad_15                     |  1215|
|47    |          FP_ADDER           |FPP_ADD_SUB_24                |   642|
|48    |            subtraction_norm |fp_leading_zeros_and_shift_26 |     3|
|49    |          FP_MULTPLIER       |FPP_MULT_25                   |   240|
|50    |        Q3                   |biquad_16                     |  1218|
|51    |          FP_ADDER           |FPP_ADD_SUB_21                |   644|
|52    |            subtraction_norm |fp_leading_zeros_and_shift_23 |     3|
|53    |          FP_MULTPLIER       |FPP_MULT_22                   |   242|
|54    |        Q4                   |biquad_17                     |  1217|
|55    |          FP_ADDER           |FPP_ADD_SUB_18                |   644|
|56    |            subtraction_norm |fp_leading_zeros_and_shift_20 |     3|
|57    |          FP_MULTPLIER       |FPP_MULT_19                   |   239|
|58    |      inst3_banddetect       |banddetect__parameterized5    |  5622|
|59    |        LEVEL_DETECT         |FPP_ADD_SUB                   |   183|
|60    |        Q1                   |biquad                        |  1220|
|61    |          FP_ADDER           |FPP_ADD_SUB_10                |   642|
|62    |            subtraction_norm |fp_leading_zeros_and_shift_12 |     3|
|63    |          FP_MULTPLIER       |FPP_MULT_11                   |   244|
|64    |        Q2                   |biquad_0                      |  1213|
|65    |          FP_ADDER           |FPP_ADD_SUB_7                 |   642|
|66    |            subtraction_norm |fp_leading_zeros_and_shift_9  |     3|
|67    |          FP_MULTPLIER       |FPP_MULT_8                    |   238|
|68    |        Q3                   |biquad_1                      |  1218|
|69    |          FP_ADDER           |FPP_ADD_SUB_4                 |   644|
|70    |            subtraction_norm |fp_leading_zeros_and_shift_6  |     3|
|71    |          FP_MULTPLIER       |FPP_MULT_5                    |   242|
|72    |        Q4                   |biquad_2                      |  1217|
|73    |          FP_ADDER           |FPP_ADD_SUB_3                 |   644|
|74    |            subtraction_norm |fp_leading_zeros_and_shift    |     3|
|75    |          FP_MULTPLIER       |FPP_MULT                      |   239|
+------+-----------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 1926.535 ; gain = 786.887 ; free physical = 2028 ; free virtual = 12919
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 563 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1926.535 ; gain = 374.418 ; free physical = 2109 ; free virtual = 13000
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1926.543 ; gain = 786.887 ; free physical = 2109 ; free virtual = 13000
INFO: [Project 1-571] Translating synthesized netlist
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
CRITICAL WARNING: [Netlist 29-72] Incorrect value 'WAITM' specified for property 'init'. Expecting type 'binary' with possible values of '1'b0,1'b1'. The system will either use the default value or the property value will be dropped. Please verify your source files. [/home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ipshared/dad8/src/FPP_MULT.vhd:93]
Resolution: Please check the value of the property and set to a correct value.
INFO: [Netlist 29-17] Analyzing 580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

115 Infos, 164 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 1958.551 ; gain = 831.488 ; free physical = 2104 ; free virtual = 12996
INFO: [Common 17-1381] The checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_0_synth_1/design_1_b_filter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/yanxiang/Develop/vivado/back/Zybo-DMA/src/bd/design_1/ip/design_1_b_filter_0_0/design_1_b_filter_0_0.xci
INFO: [Coretcl 2-1174] Renamed 74 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/yanxiang/Develop/vivado/back/Zybo-DMA/proj/DMA.runs/design_1_b_filter_0_0_synth_1/design_1_b_filter_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1982.562 ; gain = 0.000 ; free physical = 2079 ; free virtual = 12989
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 15:00:53 2017...
