tst r0, r1 
mvneq r2, r0 
mov r3, r2 
lsr r3, r3, #1 
mvn r1, r3 
ror r0, r1, r1 
