# DESIGN-AND-SYSTEMVERILOG-BASED-VERIFICATION-OF-A-4-LANE-SIMD-VECTOR-PROCESSOR-CORE
Implemented a 4-lane SIMD processor core supporting arithmetic and logic operations. Verified RTL  functionality using SystemVerilog testbench with assertions and random stimulus generation.
