;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB -12, @-14
	SUB #2, 3
	SUB @121, 103
	SUB -12, @10
	SUB -0, <-0
	ADD -207, <-126
	MOV -1, <-30
	ADD -207, <-126
	SUB @127, 106
	SPL 0, <792
	CMP @121, 103
	JMP -1, @-20
	JMP -1, @-20
	SUB -0, <-0
	ADD 320, 100
	DJN -1, @-20
	JMN <-127, 100
	ADD 0, 0
	SUB 12, @10
	JMN 12, #10
	SUB <121, 106
	SUB -0, <-0
	ADD #-30, 9
	SUB 0, 0
	SUB 0, 0
	MOV @-127, 100
	MOV -1, <-30
	SUB 320, 100
	SUB 200, 0
	SLT #-30, 9
	JMN @12, #200
	SUB 200, 0
	ADD 200, 0
	ADD @121, 103
	ADD @121, 103
	ADD @121, 103
	ADD @121, 103
	MOV -1, <-30
	DAT <300, #90
	SPL 0, <792
	MOV -1, <-30
	MOV -7, <-20
	MOV -1, <-30
	MOV -1, <-30
	CMP -207, <-126
	CMP -207, <-126
