
interface axi_if #(parameter ADDR_WIDTH = 32, DATA_WIDTH = 32)(input logic ACLK);
    logic ARESETn;

    // Write Address
    logic AWVALID;
    logic AWREADY;
    logic [ADDR_WIDTH-1:0] AWADDR;
    logic [7:0] AWLEN;
    logic [2:0] AWSIZE;
    logic [1:0] AWBURST;

    // Write Data
    logic WVALID;
    logic WREADY;
    logic [DATA_WIDTH-1:0] WDATA;
    logic [3:0] WSTRB;
    logic WLAST;

    // Write Response
    logic BVALID;
    logic BREADY;
    logic [1:0] BRESP;
endinterface

