// Seed: 3465642661
module module_0 (
    input wor id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wor id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8
    , id_11,
    input wand id_9
);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    output wor id_4
    , id_6
);
  id_7 :
  assert property (@(id_6) id_3)
  else;
  wor id_8;
  ;
  assign id_8 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_0,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3
  );
endmodule
