# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_PRELAB1.srcs/sources_1/new/BCDCounter.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB1.srcs/sim_BCDCounter/new/BCDCounter_tb.vhd"

# Do not sort compile order
nosort
