#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 14 14:46:11 2018
# Process ID: 2268
# Current directory: C:/Users/admin/Desktop/lab_
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4304 C:\Users\admin\Desktop\lab_\lab_.xpr
# Log file: C:/Users/admin/Desktop/lab_/vivado.log
# Journal file: C:/Users/admin/Desktop/lab_\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/lab_/lab_.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 791.617 ; gain = 131.008
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 14:52:57 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 14:57:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 14:57:56 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 14:59:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 15:14:38 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
file mkdir C:/Users/admin/Desktop/lab_/lab_.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/admin/Desktop/lab_/lab_.srcs/sim_1/new/main_tb.v w ]
add_files -fileset sim_1 C:/Users/admin/Desktop/lab_/lab_.srcs/sim_1/new/main_tb.v
update_compile_order -fileset sim_1
launch_runs impl_1
[Fri Dec 14 15:15:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 15:17:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 15:38:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 15:38:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 15:40:47 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 15:43:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 15:43:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 15:46:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 15:47:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5DAA
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 16:37:49 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 16:38:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 16:40:21 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 16:43:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 16:47:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 16:47:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 16:48:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 16:50:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close [ open C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/compare3.v w ]
add_files C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/compare3.v
update_compile_order -fileset sources_1
remove_files C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/compare3.v
close [ open C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/compare_3.v w ]
add_files C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/compare_3.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 17:33:11 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 17:34:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v" into library work [C:/Users/admin/Desktop/lab_/lab_.srcs/sources_1/new/main.v:1]
[Fri Dec 14 17:37:16 2018] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 14 17:39:32 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 14 17:41:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/admin/Desktop/lab_/lab_.runs/impl_1/main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 14 18:22:44 2018...
