//
// File created by:  irun
// Do not modify this file

s1::(22Feb2023:17:33:06):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s2::(23Feb2023:19:30:41):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s3::(23Feb2023:19:31:06):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s4::(23Feb2023:19:34:36):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s5::(23Feb2023:19:35:05):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s6::(15Mar2023:15:42:15):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s7::(15Mar2023:15:42:54):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s8::(15Mar2023:15:43:58):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s9::(15Mar2023:15:55:28):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s10::(15Mar2023:16:09:24):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s11::(15Mar2023:16:17:03):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s12::(15Mar2023:16:17:37):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s13::(15Mar2023:16:24:09):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s14::(15Mar2023:16:26:23):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s15::(18Mar2023:18:56:36):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s16::(18Mar2023:18:59:06):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s17::(18Mar2023:18:59:27):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s18::(18Mar2023:18:59:50):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s19::(18Mar2023:19:01:59):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s20::(18Mar2023:19:03:27):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s21::(18Mar2023:19:11:59):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s22::(18Mar2023:19:15:16):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s23::(18Mar2023:19:16:23):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s24::(18Mar2023:19:16:38):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s25::(18Mar2023:19:17:22):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s26::(18Mar2023:19:20:36):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s27::(18Mar2023:19:20:54):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s28::(18Mar2023:19:25:13):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s29::(18Mar2023:19:26:07):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s30::(18Mar2023:19:29:59):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s31::(18Mar2023:19:30:26):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s32::(18Mar2023:19:34:41):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s33::(18Mar2023:19:36:35):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s34::(18Mar2023:19:39:57):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s35::(18Mar2023:21:00:26):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s36::(18Mar2023:21:05:21):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s37::(18Mar2023:21:13:42):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s38::(18Mar2023:21:14:16):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s39::(18Mar2023:21:22:37):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s40::(18Mar2023:21:23:36):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s41::(18Mar2023:22:12:20):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s42::(18Mar2023:22:13:11):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s43::(18Mar2023:22:14:41):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s44::(18Mar2023:22:34:18):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s45::(18Mar2023:22:35:15):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s46::(18Mar2023:22:42:08):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s47::(18Mar2023:22:53:59):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s48::(18Mar2023:22:54:29):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s49::(18Mar2023:22:55:54):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s50::(18Mar2023:23:03:32):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s51::(18Mar2023:23:04:49):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s52::(18Mar2023:23:14:35):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s53::(18Mar2023:23:19:33):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s54::(18Mar2023:23:36:49):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s55::(18Mar2023:23:44:24):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s56::(18Mar2023:23:45:08):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s57::(19Mar2023:00:03:17):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s58::(19Mar2023:00:30:07):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s59::(19Mar2023:13:53:04):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s60::(19Mar2023:13:54:01):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s61::(19Mar2023:13:58:12):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s62::(19Mar2023:13:59:54):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s63::(19Mar2023:14:01:11):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s64::(19Mar2023:14:02:17):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s65::(19Mar2023:14:17:48):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s66::(19Mar2023:14:18:06):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s67::(19Mar2023:14:19:07):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s68::(19Mar2023:14:20:30):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s69::(19Mar2023:14:21:43):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s70::(19Mar2023:14:25:03):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s71::(19Mar2023:14:25:45):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s72::(19Mar2023:14:27:18):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s73::(19Mar2023:14:56:00):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s74::(19Mar2023:15:15:54):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s75::(19Mar2023:16:09:59):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s76::(19Mar2023:16:12:12):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s77::(19Mar2023:16:14:17):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s78::(19Mar2023:16:16:43):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s79::(19Mar2023:16:25:00):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s80::(19Mar2023:16:26:36):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s81::(19Mar2023:17:45:37):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s82::(19Mar2023:17:47:27):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s83::(19Mar2023:17:50:00):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
s84::(19Mar2023:17:50:49):( ncverilog /home/YuChengWang/Verilog_pratice/2023_Winter/2017/sim/testfixture.v /home/YuChengWang/Verilog_pratice/2023_Winter/2017/src/DT.v +incdir+/home/YuChengWang/Verilog_pratice/2023_Winter/2017/src +nc64bit +access+r +define++TB1 +define+FSDB_FILE="DT.fsdb" )
