{
  "Top": "matrixmul",
  "RtlTop": "matrixmul",
  "RtlPrefix": "",
  "RtlSubPrefix": "matrixmul_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "a",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "char*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "b",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "res": {
      "index": "2",
      "direction": "out",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "res",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": [
      "set_directive_top -name matrixmul \"matrixmul\"",
      "set_directive_pipeline \"matrixmul\/Col\"",
      "set_directive_array_reshape -type complete -dim 2 \"matrixmul\" a",
      "set_directive_array_reshape -type complete -dim 1 \"matrixmul\" b",
      "set_directive_interface -mode ap_fifo \"matrixmul\" a",
      "set_directive_interface -mode ap_fifo \"matrixmul\" b",
      "set_directive_interface -mode ap_fifo \"matrixmul\" res",
      "set_directive_top matrixmul -name matrixmul"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "matrixmul"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "13.333",
    "Uncertainty": "3.59991",
    "IsCombinational": "0",
    "II": "38",
    "Latency": "37"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 13.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "matrixmul",
    "Version": "1.0",
    "DisplayName": "Matrixmul",
    "Revision": "2112939813",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_matrixmul_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/matrixmul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/matrixmul_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.vhd",
      "impl\/vhdl\/matrixmul_mac_muladd_8s_8s_16s_16_4_1.vhd",
      "impl\/vhdl\/matrixmul_matrixmul_Pipeline_Col.vhd",
      "impl\/vhdl\/matrixmul_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/matrixmul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/matrixmul_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/matrixmul_mac_muladd_8s_8s_16ns_16_4_1.v",
      "impl\/verilog\/matrixmul_mac_muladd_8s_8s_16s_16_4_1.v",
      "impl\/verilog\/matrixmul_matrixmul_Pipeline_Col.v",
      "impl\/verilog\/matrixmul_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/matrixmul.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/matrixmul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "a": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "24",
      "portPrefix": "a_",
      "portMap": {
        "a_dout": "RD_DATA",
        "a_empty_n": "EMPTY_N",
        "a_read": "RD_EN"
      },
      "ports": [
        "a_dout",
        "a_empty_n",
        "a_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "b": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "24",
      "portPrefix": "b_",
      "portMap": {
        "b_dout": "RD_DATA",
        "b_empty_n": "EMPTY_N",
        "b_read": "RD_EN"
      },
      "ports": [
        "b_dout",
        "b_empty_n",
        "b_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "res": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "res_",
      "portMap": {
        "res_din": "WR_DATA",
        "res_full_n": "FULL_N",
        "res_write": "WR_EN"
      },
      "ports": [
        "res_din",
        "res_full_n",
        "res_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "res"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a_dout": {
      "dir": "in",
      "width": "24"
    },
    "a_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "a_read": {
      "dir": "out",
      "width": "1"
    },
    "b_dout": {
      "dir": "in",
      "width": "24"
    },
    "b_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "b_read": {
      "dir": "out",
      "width": "1"
    },
    "res_din": {
      "dir": "out",
      "width": "16"
    },
    "res_full_n": {
      "dir": "in",
      "width": "1"
    },
    "res_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "matrixmul",
      "Instances": [{
          "ModuleName": "matrixmul_Pipeline_Col",
          "InstanceName": "grp_matrixmul_Pipeline_Col_fu_64"
        }]
    },
    "Info": {
      "matrixmul_Pipeline_Col": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matrixmul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "matrixmul_Pipeline_Col": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "2.424"
        },
        "Loops": [{
            "Name": "Col",
            "TripCount": "3",
            "Latency": "7",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "85",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "115",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "matrixmul": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "38",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "2.424"
        },
        "Loops": [{
            "Name": "Row",
            "TripCount": "3",
            "Latency": "36",
            "PipelineII": "",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "119",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "196",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-03-12 17:33:46 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
