irun(64): 15.20-s086: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s086: Started on Nov 08, 2022 at 15:52:09 IST
irun
	+access+rwc
	xor.sv
	xor_tb.sv
	+gui
Recompiling... reason: file './xor.sv' is newer than expected.
	expected: Tue Nov  8 15:48:33 2022
	actual:   Tue Nov  8 15:51:57 2022
file: xor.sv
	module worklib.xor_gate:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		xor_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.xor_gate:sv <0x5452e627>
			streams:   1, words:   365
		worklib.xor_tb:sv <0x32bbea53>
			streams:   4, words:  3110
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Registers:           3       3
		Scalar wires:        3       -
		Always blocks:       1       1
		Initial blocks:      2       2
		Pseudo assignments:  2       2
	Writing initial simulation snapshot: worklib.xor_tb:sv
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> source /home/installs/INCISIVE152/tools/inca/files/ncsimrc
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm xor_tb.a xor_tb.b xor_tb.y
Created probe 1
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> TOOL:	irun(64)	15.20-s086: Exiting on Nov 08, 2022 at 16:25:06 IST  (total: 00:32:57)
