Synopsys Actel Technology Mapper, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)

@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\toplevel\toplevel.v":207:14:207:32|Tristate driver TP_PADDR_BIT2 on net TP_PADDR_BIT2 has its enable tied to GND (module TOPLEVEL) 
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Register bit CAHBLTOI0I is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Removing sequential instance CAHBLTIO0I of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTO0OI_1_0_0_0_1_0_0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":691:0:691:5|Removing sequential instance CAHBLTIO0l[1:0] of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTllO0_1_0_0_4294967280s_0_0(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":335:0:335:9|Removing instance CAHBLTO1I0 of view:COREAHBLITE_LIB.CAHBLTlI1_CAHBLTO1I0(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":636:7:636:18|Removing instance MSS_CORE2_0.MSSINT_GPO_1 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN114 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":628:7:628:18|Removing instance MSS_CORE2_0.MSSINT_GPO_0 of black_box view:work.MSSINT(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":349:0:349:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0I0l.CAHBLTIOl0.CAHBLTl11l[15:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":16397:0:16397:10|Removing instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0O0l of view:COREAHBLITE_LIB.CAHBLTl0Il_CAHBLTI0O0l(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 112MB)

@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOO0I[2] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[31] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[30] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[29] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[28] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[27] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[26] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[25] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[24] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[23] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[22] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[21] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[20] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[4] is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitQuiet[2:0]
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBtoAPB3IOI[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3OIl[2:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Found counter in view:work.counter(verilog) inst COUNT[31:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\counter.v":38:0:38:5|Found counter in view:work.counter(verilog) inst counterInternal[27:0]
Encoding state machine state[3:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":116:0:116:5|Found counter in view:work.cr_int(verilog) inst ac_counter[3:0]
@N:"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":91:0:91:5|Found counter in view:work.cr_int(verilog) inst op_counter[3:0]

 Ram Decomposition Statistics for cachedValue[7:0]

 RAM 512x9 : 0
 RAM 512x9 : 0
Encoding state machine state[12:0] (netlist:statemachine)
original code -> new code
   0000 -> 0000000000000
   0001 -> 0000000000011
   0010 -> 0000000000101
   0011 -> 0000000001001
   0100 -> 0000000010001
   0101 -> 0000000100001
   0110 -> 0000001000001
   0111 -> 0000010000001
   1000 -> 0000100000001
   1001 -> 0001000000001
   1010 -> 0010000000001
   1011 -> 0100000000001
   1100 -> 1000000000001
Encoding state machine substate[17:0] (netlist:statemachine)
original code -> new code
   00000 -> 000000000000000000
   00001 -> 000000000000000011
   00010 -> 000000000000000101
   00011 -> 000000000000001001
   00100 -> 000000000000010001
   00101 -> 000000000000100001
   00110 -> 000000000001000001
   00111 -> 000000000010000001
   01000 -> 000000000100000001
   01001 -> 000000001000000001
   01010 -> 000000010000000001
   01011 -> 000000100000000001
   01100 -> 000001000000000001
   01101 -> 000010000000000001
   01110 -> 000100000000000001
   01111 -> 001000000000000001
   10000 -> 010000000000000001
   10001 -> 100000000000000001
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":382:51:382:79|Found 8-bit incrementor, 'un2_cachedValue_1[7:0]'
@N: MF239 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":149:30:149:43|Found 30-bit decrementor, 'un3_counterWait[29:0]'
Encoding state machine fifoRdenState[3:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[16] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1610:0:1610:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIlIl is always 0, optimizing ...
@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.PWRITE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI[2]
@W: BN132 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.PENABLE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.CAHBtoAPB3OIl[1]

Finished factoring (Time elapsed 0h:00m:04s; Memory used current: 121MB peak: 125MB)

@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:04s; Memory used current: 118MB peak: 125MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:05s; Memory used current: 118MB peak: 125MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:05s; Memory used current: 119MB peak: 125MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:17s; Memory used current: 165MB peak: 166MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:17s; Memory used current: 164MB peak: 166MB)


Finished preparing to map (Time elapsed 0h:00m:17s; Memory used current: 164MB peak: 166MB)

@N: FP130 |Promoting Net MSS_CORE2_0_M2F_RESET_N on CLKINT  I_1094 
@N: FP130 |Promoting Net SCLK_c on CLKINT  clkgenerator_0.SCLK_inferred_clock 
@N: FP130 |Promoting Net counter_0.COUNTe on CLKINT  I_1095 

Finished technology mapping (Time elapsed 0h:00m:17s; Memory used current: 192MB peak: 195MB)


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:18s; Memory used current: 192MB peak: 195MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:18s; Memory used current: 193MB peak: 195MB)

Writing Analyst data base Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:18s; Memory used current: 189MB peak: 195MB)

Writing EDIF Netlist and constraint files
F-2012.03M-SP1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:19s; Memory used current: 192MB peak: 195MB)

@W: MT246 :"z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":96:15:96:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FAB_CLK with period 25.00ns 
Found clock FCLK with period 25.00ns 
@W: MT420 |Found inferred clock clkgenerator|SCLK_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:SCLK"



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Mar 21 19:53:41 2013
#


Top view:               TOPLEVEL
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    Z:\russ\private\research\insight\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -19.489

                                     Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                              40.0 MHz      39.9 MHz      25.000        25.046        -0.046      declared     clk_group_0        
FCLK                                 40.0 MHz      NA            25.000        NA            NA          declared     clk_group_0        
clkgenerator|SCLK_inferred_clock     80.0 MHz      31.3 MHz      12.500        31.989        -19.489     inferred     Inferred_clkgroup_0
System                               80.0 MHz      171.5 MHz     12.500        5.831         6.669       system       system_clkgroup    
=========================================================================================================================================





Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------
System                            System                            |  12.500      6.669    |  No paths    -      |  No paths    -      |  No paths    -    
System                            FAB_CLK                           |  25.000      2.672    |  No paths    -      |  No paths    -      |  No paths    -    
System                            clkgenerator|SCLK_inferred_clock  |  12.500      -2.900   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           System                            |  25.000      13.378   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           FAB_CLK                           |  25.000      -0.046   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                           clkgenerator|SCLK_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  FAB_CLK                           |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
clkgenerator|SCLK_inferred_clock  clkgenerator|SCLK_inferred_clock  |  12.500      -19.489  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                                         Starting                                              Arrival           
Instance                                                 Reference     Type         Pin     Net                Time        Slack 
                                                         Clock                                                                   
---------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I         FAB_CLK       DFN1C0       Q       CAHBLTOI0I         0.737       -0.046
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[18]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[18]     0.737       2.007 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[19]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[19]     0.737       2.388 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I         FAB_CLK       DFN1C0       Q       CAHBLTIO0I         0.737       2.613 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[17]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[17]     0.737       3.609 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[3]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[3]      0.737       3.731 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[2]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[2]      0.737       3.870 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[16]     FAB_CLK       DFN1E1C0     Q       CAHBLTI1lI[16]     0.737       3.964 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[0]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[0]      0.737       4.736 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[1]      FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[1]      0.737       4.962 
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                      Required           
Instance                                   Reference     Type         Pin     Net                        Time         Slack 
                                           Clock                                                                            
----------------------------------------------------------------------------------------------------------------------------
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.046
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[1]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.046
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[2]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.046
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[3]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.046
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[4]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.046
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[5]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.046
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[6]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.046
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[7]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.046
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.046
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       -0.046
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.046

    Number of logic level(s):                11
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[6]                                                                 Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.488       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     9.003       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIRMLM4[5]         OR2A         A        In      -         10.642      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIRMLM4[5]         OR2A         Y        Out     0.466     11.107      -         
N_75                                                                            Net          -        -       0.322     -           1         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIPCR05[7]         NOR2A        A        In      -         11.429      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIPCR05[7]         NOR2A        Y        Out     0.516     11.945      -         
N_89                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         A        In      -         12.331      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.488     12.819      -         
CAHBLTOO0l[1]                                                                   Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         14.003      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.630      -         
CAHBLTI1Il6                                                                     Net          -        -       2.127     -           15        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIPUMC41                               NOR2B        B        In      -         16.757      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIPUMC41                               NOR2B        Y        Out     0.627     17.385      -         
CAHBtoAPB3l4                                                                    Net          -        -       2.353     -           20        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI902P71[2]                        NOR2         B        In      -         19.738      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI902P71[2]                        NOR2         Y        Out     0.646     20.384      -         
N_179                                                                           Net          -        -       1.423     -           6         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        A        In      -         21.808      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        Y        Out     0.636     22.444      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]                                          DFN1E0C0     E        In      -         24.438      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.046 is 7.518(30.0%) logic and 17.528(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.046

    Number of logic level(s):                11
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[11] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[6]                                                                 Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.488       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     9.003       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIRMLM4[5]         OR2A         A        In      -         10.642      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIRMLM4[5]         OR2A         Y        Out     0.466     11.107      -         
N_75                                                                            Net          -        -       0.322     -           1         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIPCR05[7]         NOR2A        A        In      -         11.429      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIPCR05[7]         NOR2A        Y        Out     0.516     11.945      -         
N_89                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         A        In      -         12.331      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.488     12.819      -         
CAHBLTOO0l[1]                                                                   Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         14.003      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.630      -         
CAHBLTI1Il6                                                                     Net          -        -       2.127     -           15        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIPUMC41                               NOR2B        B        In      -         16.757      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIPUMC41                               NOR2B        Y        Out     0.627     17.385      -         
CAHBtoAPB3l4                                                                    Net          -        -       2.353     -           20        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI902P71[2]                        NOR2         B        In      -         19.738      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI902P71[2]                        NOR2         Y        Out     0.646     20.384      -         
N_179                                                                           Net          -        -       1.423     -           6         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        A        In      -         21.808      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        Y        Out     0.636     22.444      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[11]                                         DFN1E0C0     E        In      -         24.438      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.046 is 7.518(30.0%) logic and 17.528(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.046

    Number of logic level(s):                11
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[10] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[6]                                                                 Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.488       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     9.003       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIRMLM4[5]         OR2A         A        In      -         10.642      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIRMLM4[5]         OR2A         Y        Out     0.466     11.107      -         
N_75                                                                            Net          -        -       0.322     -           1         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIPCR05[7]         NOR2A        A        In      -         11.429      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIPCR05[7]         NOR2A        Y        Out     0.516     11.945      -         
N_89                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         A        In      -         12.331      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.488     12.819      -         
CAHBLTOO0l[1]                                                                   Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         14.003      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.630      -         
CAHBLTI1Il6                                                                     Net          -        -       2.127     -           15        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIPUMC41                               NOR2B        B        In      -         16.757      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIPUMC41                               NOR2B        Y        Out     0.627     17.385      -         
CAHBtoAPB3l4                                                                    Net          -        -       2.353     -           20        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI902P71[2]                        NOR2         B        In      -         19.738      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI902P71[2]                        NOR2         Y        Out     0.646     20.384      -         
N_179                                                                           Net          -        -       1.423     -           6         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        A        In      -         21.808      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        Y        Out     0.636     22.444      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[10]                                         DFN1E0C0     E        In      -         24.438      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.046 is 7.518(30.0%) logic and 17.528(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.046

    Number of logic level(s):                11
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[6]                                                                 Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.488       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     9.003       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIRMLM4[5]         OR2A         A        In      -         10.642      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIRMLM4[5]         OR2A         Y        Out     0.466     11.107      -         
N_75                                                                            Net          -        -       0.322     -           1         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIPCR05[7]         NOR2A        A        In      -         11.429      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIPCR05[7]         NOR2A        Y        Out     0.516     11.945      -         
N_89                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         A        In      -         12.331      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.488     12.819      -         
CAHBLTOO0l[1]                                                                   Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         14.003      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.630      -         
CAHBLTI1Il6                                                                     Net          -        -       2.127     -           15        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIPUMC41                               NOR2B        B        In      -         16.757      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIPUMC41                               NOR2B        Y        Out     0.627     17.385      -         
CAHBtoAPB3l4                                                                    Net          -        -       2.353     -           20        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI902P71[2]                        NOR2         B        In      -         19.738      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI902P71[2]                        NOR2         Y        Out     0.646     20.384      -         
N_179                                                                           Net          -        -       1.423     -           6         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        A        In      -         21.808      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        Y        Out     0.636     22.444      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[9]                                          DFN1E0C0     E        In      -         24.438      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.046 is 7.518(30.0%) logic and 17.528(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.608
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.392

    - Propagation time:                      24.438
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.046

    Number of logic level(s):                11
    Starting point:                          CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I / Q
    Ending point:                            COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8] / E
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I                                DFN1C0       Q        Out     0.737     0.737       -         
CAHBLTOI0I                                                                      Net          -        -       2.550     -           27        
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          S        In      -         3.287       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI_RNIM7UL[18]                    MX2          Y        Out     0.396     3.683       -         
CAHBLTI0ll[18]                                                                  Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        A        In      -         4.866       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTO0Il.CAHBLTIO0_22_sqmuxa_0_a2_0     NOR2A        Y        Out     0.627     5.494       -         
N_79                                                                            Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        B        In      -         6.677       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNIEQR52                       NOR2B        Y        Out     0.627     7.305       -         
CAHBLTl1II_0[6]                                                                 Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        A        In      -         8.488       -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIO0I_RNINTNH3                       NOR2B        Y        Out     0.514     9.003       -         
CAHBLTIl0II                                                                     Net          -        -       1.639     -           8         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIRMLM4[5]         OR2A         A        In      -         10.642      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIRMLM4[5]         OR2A         Y        Out     0.466     11.107      -         
N_75                                                                            Net          -        -       0.322     -           1         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIPCR05[7]         NOR2A        A        In      -         11.429      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIPCR05[7]         NOR2A        Y        Out     0.516     11.945      -         
N_89                                                                            Net          -        -       0.386     -           2         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         A        In      -         12.331      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNI2NQBA[2]         OR2B         Y        Out     0.488     12.819      -         
CAHBLTOO0l[1]                                                                   Net          -        -       1.184     -           4         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        A        In      -         14.003      -         
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTl1O0l.CAHBLTlI0l.CAHBLTllOI_RNIV80MA[6]         NOR2A        Y        Out     0.627     14.630      -         
CAHBLTI1Il6                                                                     Net          -        -       2.127     -           15        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIPUMC41                               NOR2B        B        In      -         16.757      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.HREADYOUT_RNIPUMC41                               NOR2B        Y        Out     0.627     17.385      -         
CAHBtoAPB3l4                                                                    Net          -        -       2.353     -           20        
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI902P71[2]                        NOR2         B        In      -         19.738      -         
COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI_RNI902P71[2]                        NOR2         Y        Out     0.646     20.384      -         
N_179                                                                           Net          -        -       1.423     -           6         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        A        In      -         21.808      -         
COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3I1I_1_sqmuxa                            AOI1B        Y        Out     0.636     22.444      -         
CAHBtoAPB3I1I_1_sqmuxa                                                          Net          -        -       1.994     -           12        
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[8]                                          DFN1E0C0     E        In      -         24.438      -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 25.046 is 7.518(30.0%) logic and 17.528(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clkgenerator|SCLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                            Arrival            
Instance                                 Reference                            Type     Pin     Net                           Time        Slack  
                                         Clock                                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterPixelsCaptured[15]     0.737       -19.489
stonyman_0.counterPixelsCaptured[13]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterPixelsCaptured[13]     0.737       -19.220
stonyman_0.counterPixelsCaptured[11]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterPixelsCaptured[11]     0.737       -19.137
stonyman_0.counterPixelsCaptured[14]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterPixelsCaptured[14]     0.580       -19.119
stonyman_0.counterPixelsCaptured[12]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterPixelsCaptured[12]     0.737       -18.688
stonyman_0.counterPixelsCaptured[10]     clkgenerator|SCLK_inferred_clock     DFN1     Q       counterPixelsCaptured[10]     0.737       -17.195
stonyman_0.counterPixelsCaptured[8]      clkgenerator|SCLK_inferred_clock     DFN1     Q       counterPixelsCaptured[8]      0.737       -13.024
stonyman_0.counterPixelsCaptured[9]      clkgenerator|SCLK_inferred_clock     DFN1     Q       counterPixelsCaptured[9]      0.737       -12.769
stonyman_0.cachedPOINTER[0]              clkgenerator|SCLK_inferred_clock     DFN1     Q       un45lto0                      0.737       -10.018
stonyman_0.cachedPOINTER[1]              clkgenerator|SCLK_inferred_clock     DFN1     Q       cachedPOINTER[1]              0.737       -9.994 
================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                               Required            
Instance                      Reference                            Type       Pin     Net                            Time         Slack  
                              Clock                                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.state[12]          clkgenerator|SCLK_inferred_clock     DFN1       D       state_RNO[12]                  11.961       -19.489
stonyman_0.state[11]          clkgenerator|SCLK_inferred_clock     DFN1       D       state_RNO[11]                  11.927       -19.486
stonyman_0.substate[1]        clkgenerator|SCLK_inferred_clock     DFN1       D       substate_RNO[1]                11.927       -19.340
stonyman_0.substate_i[0]      clkgenerator|SCLK_inferred_clock     DFN1       D       substate_ns_i[0]               11.961       -19.211
stonyman_0.counterWait[0]     clkgenerator|SCLK_inferred_clock     DFN1E0     E       un1_counterWait_1_sqmuxa_1     11.892       -7.570 
stonyman_0.counterWait[1]     clkgenerator|SCLK_inferred_clock     DFN1E0     E       un1_counterWait_1_sqmuxa_1     11.892       -7.570 
stonyman_0.counterWait[2]     clkgenerator|SCLK_inferred_clock     DFN1E0     E       un1_counterWait_1_sqmuxa_1     11.892       -7.570 
stonyman_0.counterWait[3]     clkgenerator|SCLK_inferred_clock     DFN1E0     E       un1_counterWait_1_sqmuxa_1     11.892       -7.570 
stonyman_0.counterWait[4]     clkgenerator|SCLK_inferred_clock     DFN1E0     E       un1_counterWait_1_sqmuxa_1     11.892       -7.570 
stonyman_0.counterWait[5]     clkgenerator|SCLK_inferred_clock     DFN1E0     E       un1_counterWait_1_sqmuxa_1     11.892       -7.570 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      31.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -19.489

    Number of logic level(s):                24
    Starting point:                          stonyman_0.counterPixelsCaptured[15] / Q
    Ending point:                            stonyman_0.state[12] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]                                                                                   DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[15]                                                                                              Net       -        -       2.466     -           24        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0_0                       NOR2A     A        In      -         3.203       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0_0                       NOR2A     Y        Out     0.627     3.830       -         
ADD_9x9_fast_I9_Y_a2_0                                                                                                 Net       -        -       1.423     -           6         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a2                         NOR2B     B        In      -         5.254       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a2                         NOR2B     Y        Out     0.627     5.881       -         
ADD_9x9_fast_I11_Y_a2                                                                                                  Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_3                           NOR2      B        In      -         6.267       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_3                           NOR2      Y        Out     0.646     6.914       -         
ADD_9x9_fast_I9_Y_2                                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_6                           NOR3A     A        In      -         7.235       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_6                           NOR3A     Y        Out     0.664     7.899       -         
ADD_9x9_fast_I9_Y_5                                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_0                           NOR2B     A        In      -         8.220       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_0                           NOR2B     Y        Out     0.488     8.709       -         
N150                                                                                                                   Net       -        -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_m6_i_o5            OR3C      C        In      -         10.485      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_m6_i_o5            OR3C      Y        Out     0.666     11.151      -         
ADD_9x9_fast_I1_P0N_m1_e_0_N_11                                                                                        Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_1                  AXO6      C        In      -         11.472      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_1                  AXO6      Y        Out     0.827     12.299      -         
ADD_9x9_fast_I1_P0N_m1_e_0_1                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_2                  NOR3A     A        In      -         12.621      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_2                  NOR3A     Y        Out     0.641     13.262      -         
ADD_9x9_fast_I1_P0N_m1_e_0_2                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_3                  AOI1B     C        In      -         13.584      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_3                  AOI1B     Y        Out     0.405     13.989      -         
ADD_9x9_fast_I1_P0N_m1_e_0_3                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0                    NOR2A     A        In      -         14.310      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0                    NOR2A     Y        Out     0.627     14.937      -         
ADD_9x9_fast_I1_P0N_m1_e_0                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m2                        XNOR2     B        In      -         15.323      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m2                        XNOR2     Y        Out     0.937     16.260      -         
ADD_9x9_fast_I1_P0N_m2                                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m3                        NOR2B     B        In      -         16.581      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m3                        NOR2B     Y        Out     0.516     17.098      -         
ADD_9x9_fast_I1_P0N_m3                                                                                                 Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz             NOR2A     B        In      -         18.281      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz             NOR2A     Y        Out     0.386     18.667      -         
ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz                                                                                       Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1tt_m3_i_a3               NOR2      B        In      -         19.053      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1tt_m3_i_a3               NOR2      Y        Out     0.646     19.699      -         
ADD_9x9_fast_I12_Y_1tt_N_6                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Ytt_m2_0_a2_m2_i_a3     NOR2      B        In      -         20.085      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Ytt_m2_0_a2_m2_i_a3     NOR2      Y        Out     0.514     20.599      -         
ADD_9x9_fast_I9_Ytt_m1_0_a2_N_6                                                                                        Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Ytt_m1_0_a2_m2_i             OR2       A        In      -         20.921      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Ytt_m1_0_a2_m2_i             OR2       Y        Out     0.507     21.428      -         
ADD_9x9_fast_I9_Ytt_m1_0_a2_N_4                                                                                        Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_m3                         AO13      A        In      -         22.235      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_m3                         AO13      Y        Out     1.062     23.297      -         
ADD_9x9_fast_I9_Y_m3                                                                                                   Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i                  OR3       A        In      -         23.682      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i                  OR3       Y        Out     0.488     24.171      -         
ADD_9x9_fast_I11_un1_Y_N_5                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y                           OR2A      A        In      -         24.557      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y                           OR2A      Y        Out     0.466     25.022      -         
N146                                                                                                                   Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11tt_m2                              XNOR3     C        In      -         26.301      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11tt_m2                              XNOR3     Y        Out     0.985     27.287      -         
mult1_remainder_i_m2_4_m11tt_N_3_i                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m3                                MX2B      B        In      -         27.673      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m3                                MX2B      Y        Out     0.610     28.283      -         
mult1_remainder_i_m2_4_m11_N_4                                                                                         Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m4                                MX2A      B        In      -         28.604      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m4                                MX2A      Y        Out     0.553     29.157      -         
mult1_remainder_i_m2_4_m11_m4                                                                                          Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNI4CMOSU2[5]                                                                         OAI1      C        In      -         29.478      -         
stonyman_0.counterPixelsCaptured_RNI4CMOSU2[5]                                                                         OAI1      Y        Out     0.655     30.133      -         
N_124                                                                                                                  Net       -        -       0.386     -           2         
stonyman_0.state_RNO[12]                                                                                               MX2B      B        In      -         30.519      -         
stonyman_0.state_RNO[12]                                                                                               MX2B      Y        Out     0.610     31.129      -         
state_RNO[12]                                                                                                          Net       -        -       0.322     -           1         
stonyman_0.state[12]                                                                                                   DFN1      D        In      -         31.451      -         
==================================================================================================================================================================================
Total path delay (propagation time + setup) of 31.989 is 16.432(51.4%) logic and 15.558(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      31.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -19.486

    Number of logic level(s):                24
    Starting point:                          stonyman_0.counterPixelsCaptured[15] / Q
    Ending point:                            stonyman_0.state[11] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]                                                                                   DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[15]                                                                                              Net       -        -       2.466     -           24        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0_0                       NOR2A     A        In      -         3.203       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0_0                       NOR2A     Y        Out     0.627     3.830       -         
ADD_9x9_fast_I9_Y_a2_0                                                                                                 Net       -        -       1.423     -           6         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a2                         NOR2B     B        In      -         5.254       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a2                         NOR2B     Y        Out     0.627     5.881       -         
ADD_9x9_fast_I11_Y_a2                                                                                                  Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_3                           NOR2      B        In      -         6.267       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_3                           NOR2      Y        Out     0.646     6.914       -         
ADD_9x9_fast_I9_Y_2                                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_6                           NOR3A     A        In      -         7.235       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_6                           NOR3A     Y        Out     0.664     7.899       -         
ADD_9x9_fast_I9_Y_5                                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_0                           NOR2B     A        In      -         8.220       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_0                           NOR2B     Y        Out     0.488     8.709       -         
N150                                                                                                                   Net       -        -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_m6_i_o5            OR3C      C        In      -         10.485      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_m6_i_o5            OR3C      Y        Out     0.666     11.151      -         
ADD_9x9_fast_I1_P0N_m1_e_0_N_11                                                                                        Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_1                  AXO6      C        In      -         11.472      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_1                  AXO6      Y        Out     0.827     12.299      -         
ADD_9x9_fast_I1_P0N_m1_e_0_1                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_2                  NOR3A     A        In      -         12.621      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_2                  NOR3A     Y        Out     0.641     13.262      -         
ADD_9x9_fast_I1_P0N_m1_e_0_2                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_3                  AOI1B     C        In      -         13.584      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_3                  AOI1B     Y        Out     0.405     13.989      -         
ADD_9x9_fast_I1_P0N_m1_e_0_3                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0                    NOR2A     A        In      -         14.310      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0                    NOR2A     Y        Out     0.627     14.937      -         
ADD_9x9_fast_I1_P0N_m1_e_0                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m2                        XNOR2     B        In      -         15.323      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m2                        XNOR2     Y        Out     0.937     16.260      -         
ADD_9x9_fast_I1_P0N_m2                                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m3                        NOR2B     B        In      -         16.581      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m3                        NOR2B     Y        Out     0.516     17.098      -         
ADD_9x9_fast_I1_P0N_m3                                                                                                 Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz             NOR2A     B        In      -         18.281      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz             NOR2A     Y        Out     0.386     18.667      -         
ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz                                                                                       Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1tt_m3_i_a3               NOR2      B        In      -         19.053      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1tt_m3_i_a3               NOR2      Y        Out     0.646     19.699      -         
ADD_9x9_fast_I12_Y_1tt_N_6                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Ytt_m2_0_a2_m2_i_a3     NOR2      B        In      -         20.085      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Ytt_m2_0_a2_m2_i_a3     NOR2      Y        Out     0.514     20.599      -         
ADD_9x9_fast_I9_Ytt_m1_0_a2_N_6                                                                                        Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Ytt_m1_0_a2_m2_i             OR2       A        In      -         20.921      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Ytt_m1_0_a2_m2_i             OR2       Y        Out     0.507     21.428      -         
ADD_9x9_fast_I9_Ytt_m1_0_a2_N_4                                                                                        Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_m3                         AO13      A        In      -         22.235      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_m3                         AO13      Y        Out     1.062     23.297      -         
ADD_9x9_fast_I9_Y_m3                                                                                                   Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i                  OR3       A        In      -         23.682      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i                  OR3       Y        Out     0.488     24.171      -         
ADD_9x9_fast_I11_un1_Y_N_5                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y                           OR2A      A        In      -         24.557      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y                           OR2A      Y        Out     0.466     25.022      -         
N146                                                                                                                   Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11tt_m2                              XNOR3     C        In      -         26.301      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11tt_m2                              XNOR3     Y        Out     0.985     27.287      -         
mult1_remainder_i_m2_4_m11tt_N_3_i                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m3                                MX2B      B        In      -         27.673      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m3                                MX2B      Y        Out     0.610     28.283      -         
mult1_remainder_i_m2_4_m11_N_4                                                                                         Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m4                                MX2A      B        In      -         28.604      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m4                                MX2A      Y        Out     0.553     29.157      -         
mult1_remainder_i_m2_4_m11_m4                                                                                          Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNI4CMOSU2[5]                                                                         OAI1      C        In      -         29.478      -         
stonyman_0.counterPixelsCaptured_RNI4CMOSU2[5]                                                                         OAI1      Y        Out     0.655     30.133      -         
N_124                                                                                                                  Net       -        -       0.386     -           2         
stonyman_0.state_RNO[11]                                                                                               MX2       B        In      -         30.519      -         
stonyman_0.state_RNO[11]                                                                                               MX2       Y        Out     0.572     31.091      -         
state_RNO[11]                                                                                                          Net       -        -       0.322     -           1         
stonyman_0.state[11]                                                                                                   DFN1      D        In      -         31.413      -         
==================================================================================================================================================================================
Total path delay (propagation time + setup) of 31.986 is 16.428(51.4%) logic and 15.558(48.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      31.386
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -19.460

    Number of logic level(s):                24
    Starting point:                          stonyman_0.counterPixelsCaptured[15] / Q
    Ending point:                            stonyman_0.state[12] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]                                                                                   DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[15]                                                                                              Net       -        -       2.466     -           24        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0_0                       NOR2A     A        In      -         3.203       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0_0                       NOR2A     Y        Out     0.627     3.830       -         
ADD_9x9_fast_I9_Y_a2_0                                                                                                 Net       -        -       1.423     -           6         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a2                         NOR2B     B        In      -         5.254       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a2                         NOR2B     Y        Out     0.627     5.881       -         
ADD_9x9_fast_I11_Y_a2                                                                                                  Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_3                           NOR2      B        In      -         6.267       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_3                           NOR2      Y        Out     0.646     6.914       -         
ADD_9x9_fast_I9_Y_2                                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_6                           NOR3A     A        In      -         7.235       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_6                           NOR3A     Y        Out     0.664     7.899       -         
ADD_9x9_fast_I9_Y_5                                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_0                           NOR2B     A        In      -         8.220       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_0                           NOR2B     Y        Out     0.488     8.709       -         
N150                                                                                                                   Net       -        -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_m6_i_o5            OR3C      C        In      -         10.485      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_m6_i_o5            OR3C      Y        Out     0.666     11.151      -         
ADD_9x9_fast_I1_P0N_m1_e_0_N_11                                                                                        Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_1                  AXO6      C        In      -         11.472      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_1                  AXO6      Y        Out     0.827     12.299      -         
ADD_9x9_fast_I1_P0N_m1_e_0_1                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_2                  NOR3A     A        In      -         12.621      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_2                  NOR3A     Y        Out     0.641     13.262      -         
ADD_9x9_fast_I1_P0N_m1_e_0_2                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_3                  AOI1B     C        In      -         13.584      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_3                  AOI1B     Y        Out     0.405     13.989      -         
ADD_9x9_fast_I1_P0N_m1_e_0_3                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0                    NOR2A     A        In      -         14.310      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0                    NOR2A     Y        Out     0.627     14.937      -         
ADD_9x9_fast_I1_P0N_m1_e_0                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m2                        XNOR2     B        In      -         15.323      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m2                        XNOR2     Y        Out     0.937     16.260      -         
ADD_9x9_fast_I1_P0N_m2                                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m3                        NOR2B     B        In      -         16.581      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m3                        NOR2B     Y        Out     0.516     17.098      -         
ADD_9x9_fast_I1_P0N_m3                                                                                                 Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz             NOR2A     B        In      -         18.281      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz             NOR2A     Y        Out     0.386     18.667      -         
ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz                                                                                       Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1tt_m3_i_a3               NOR2      B        In      -         19.053      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1tt_m3_i_a3               NOR2      Y        Out     0.646     19.699      -         
ADD_9x9_fast_I12_Y_1tt_N_6                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Ytt_m2_0_a2_m2_i_a3     NOR2      B        In      -         20.085      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Ytt_m2_0_a2_m2_i_a3     NOR2      Y        Out     0.514     20.599      -         
ADD_9x9_fast_I9_Ytt_m1_0_a2_N_6                                                                                        Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Ytt_m1_0_a2_m2_i             OR2       A        In      -         20.921      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Ytt_m1_0_a2_m2_i             OR2       Y        Out     0.507     21.428      -         
ADD_9x9_fast_I9_Ytt_m1_0_a2_N_4                                                                                        Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_m3                         AO13      A        In      -         22.235      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_m3                         AO13      Y        Out     1.062     23.297      -         
ADD_9x9_fast_I9_Y_m3                                                                                                   Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i                  OR3       A        In      -         23.682      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i                  OR3       Y        Out     0.488     24.171      -         
ADD_9x9_fast_I11_un1_Y_N_5                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y                           OR2A      A        In      -         24.557      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y                           OR2A      Y        Out     0.466     25.022      -         
N146                                                                                                                   Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11tt_m2                              XNOR3     C        In      -         26.301      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11tt_m2                              XNOR3     Y        Out     0.985     27.287      -         
mult1_remainder_i_m2_4_m11tt_N_3_i                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m2                                MX2B      B        In      -         27.673      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m2                                MX2B      Y        Out     0.610     28.283      -         
mult1_remainder_i_m2_4_m11_N_3                                                                                         Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m4                                MX2A      A        In      -         28.604      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m4                                MX2A      Y        Out     0.568     29.172      -         
mult1_remainder_i_m2_4_m11_m4                                                                                          Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNI4CMOSU2[5]                                                                         OAI1      C        In      -         29.494      -         
stonyman_0.counterPixelsCaptured_RNI4CMOSU2[5]                                                                         OAI1      Y        Out     0.633     30.127      -         
N_124                                                                                                                  Net       -        -       0.386     -           2         
stonyman_0.state_RNO[12]                                                                                               MX2B      B        In      -         30.512      -         
stonyman_0.state_RNO[12]                                                                                               MX2B      Y        Out     0.553     31.065      -         
state_RNO[12]                                                                                                          Net       -        -       0.322     -           1         
stonyman_0.state[12]                                                                                                   DFN1      D        In      -         31.386      -         
==================================================================================================================================================================================
Total path delay (propagation time + setup) of 31.960 is 16.402(51.3%) logic and 15.558(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      31.419
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -19.458

    Number of logic level(s):                24
    Starting point:                          stonyman_0.counterPixelsCaptured[15] / Q
    Ending point:                            stonyman_0.state[11] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]                                                                                   DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[15]                                                                                              Net       -        -       2.466     -           24        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0_0                       NOR2A     A        In      -         3.203       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0_0                       NOR2A     Y        Out     0.627     3.830       -         
ADD_9x9_fast_I9_Y_a2_0                                                                                                 Net       -        -       1.423     -           6         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a2                         NOR2B     B        In      -         5.254       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a2                         NOR2B     Y        Out     0.627     5.881       -         
ADD_9x9_fast_I11_Y_a2                                                                                                  Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_3                           NOR2      B        In      -         6.267       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_3                           NOR2      Y        Out     0.646     6.914       -         
ADD_9x9_fast_I9_Y_2                                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_6                           NOR3A     A        In      -         7.235       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_6                           NOR3A     Y        Out     0.664     7.899       -         
ADD_9x9_fast_I9_Y_5                                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_0                           NOR2B     A        In      -         8.220       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_0                           NOR2B     Y        Out     0.488     8.709       -         
N150                                                                                                                   Net       -        -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_m6_i_o5            OR3C      C        In      -         10.485      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_m6_i_o5            OR3C      Y        Out     0.666     11.151      -         
ADD_9x9_fast_I1_P0N_m1_e_0_N_11                                                                                        Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_1                  AXO6      C        In      -         11.472      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_1                  AXO6      Y        Out     0.827     12.299      -         
ADD_9x9_fast_I1_P0N_m1_e_0_1                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_2                  NOR3A     A        In      -         12.621      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_2                  NOR3A     Y        Out     0.641     13.262      -         
ADD_9x9_fast_I1_P0N_m1_e_0_2                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_3                  AOI1B     C        In      -         13.584      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_3                  AOI1B     Y        Out     0.405     13.989      -         
ADD_9x9_fast_I1_P0N_m1_e_0_3                                                                                           Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0                    NOR2A     A        In      -         14.310      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0                    NOR2A     Y        Out     0.627     14.937      -         
ADD_9x9_fast_I1_P0N_m1_e_0                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m2                        XNOR2     B        In      -         15.323      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m2                        XNOR2     Y        Out     0.937     16.260      -         
ADD_9x9_fast_I1_P0N_m2                                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m3                        NOR2B     B        In      -         16.581      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m3                        NOR2B     Y        Out     0.516     17.098      -         
ADD_9x9_fast_I1_P0N_m3                                                                                                 Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz             NOR2A     B        In      -         18.281      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz             NOR2A     Y        Out     0.386     18.667      -         
ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz                                                                                       Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1tt_m3_i_a3               NOR2      B        In      -         19.053      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1tt_m3_i_a3               NOR2      Y        Out     0.646     19.699      -         
ADD_9x9_fast_I12_Y_1tt_N_6                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Ytt_m2_0_a2_m2_i_a3     NOR2      B        In      -         20.085      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Ytt_m2_0_a2_m2_i_a3     NOR2      Y        Out     0.514     20.599      -         
ADD_9x9_fast_I9_Ytt_m1_0_a2_N_6                                                                                        Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Ytt_m1_0_a2_m2_i             OR2       A        In      -         20.921      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Ytt_m1_0_a2_m2_i             OR2       Y        Out     0.507     21.428      -         
ADD_9x9_fast_I9_Ytt_m1_0_a2_N_4                                                                                        Net       -        -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_m3                         AO13      A        In      -         22.235      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I9_Y_m3                         AO13      Y        Out     1.062     23.297      -         
ADD_9x9_fast_I9_Y_m3                                                                                                   Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i                  OR3       A        In      -         23.682      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i                  OR3       Y        Out     0.488     24.171      -         
ADD_9x9_fast_I11_un1_Y_N_5                                                                                             Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y                           OR2A      A        In      -         24.557      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y                           OR2A      Y        Out     0.466     25.022      -         
N146                                                                                                                   Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11tt_m2                              XNOR3     C        In      -         26.301      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11tt_m2                              XNOR3     Y        Out     0.985     27.287      -         
mult1_remainder_i_m2_4_m11tt_N_3_i                                                                                     Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m2                                MX2B      B        In      -         27.673      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m2                                MX2B      Y        Out     0.610     28.283      -         
mult1_remainder_i_m2_4_m11_N_3                                                                                         Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m4                                MX2A      A        In      -         28.604      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m4                                MX2A      Y        Out     0.568     29.172      -         
mult1_remainder_i_m2_4_m11_m4                                                                                          Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNI4CMOSU2[5]                                                                         OAI1      C        In      -         29.494      -         
stonyman_0.counterPixelsCaptured_RNI4CMOSU2[5]                                                                         OAI1      Y        Out     0.633     30.127      -         
N_124                                                                                                                  Net       -        -       0.386     -           2         
stonyman_0.state_RNO[11]                                                                                               MX2       B        In      -         30.512      -         
stonyman_0.state_RNO[11]                                                                                               MX2       Y        Out     0.586     31.098      -         
state_RNO[11]                                                                                                          Net       -        -       0.322     -           1         
stonyman_0.state[11]                                                                                                   DFN1      D        In      -         31.419      -         
==================================================================================================================================================================================
Total path delay (propagation time + setup) of 31.958 is 16.400(51.3%) logic and 15.558(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      31.312
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -19.351

    Number of logic level(s):                23
    Starting point:                          stonyman_0.counterPixelsCaptured[15] / Q
    Ending point:                            stonyman_0.state[12] / D
    The start point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                                            Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]                                                                            DFN1      Q        Out     0.737     0.737       -         
counterPixelsCaptured[15]                                                                                       Net       -        -       2.466     -           24        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0_0                NOR2A     A        In      -         3.203       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a0_0                NOR2A     Y        Out     0.627     3.830       -         
ADD_9x9_fast_I9_Y_a2_0                                                                                          Net       -        -       1.423     -           6         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a2                  NOR2B     B        In      -         5.254       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I11_Y_a2                  NOR2B     Y        Out     0.627     5.881       -         
ADD_9x9_fast_I11_Y_a2                                                                                           Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_3                    NOR2      B        In      -         6.267       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_3                    NOR2      Y        Out     0.646     6.914       -         
ADD_9x9_fast_I9_Y_2                                                                                             Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_6                    NOR3A     A        In      -         7.235       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_6                    NOR3A     Y        Out     0.664     7.899       -         
ADD_9x9_fast_I9_Y_5                                                                                             Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_0                    NOR2B     A        In      -         8.220       -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un75_sum.ADD_9x9_fast_I9_Y_0                    NOR2B     Y        Out     0.488     8.709       -         
N150                                                                                                            Net       -        -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_m6_i_o5     OR3C      C        In      -         10.485      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_m6_i_o5     OR3C      Y        Out     0.666     11.151      -         
ADD_9x9_fast_I1_P0N_m1_e_0_N_11                                                                                 Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_1           AXO6      C        In      -         11.472      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_1           AXO6      Y        Out     0.827     12.299      -         
ADD_9x9_fast_I1_P0N_m1_e_0_1                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_2           NOR3A     A        In      -         12.621      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_2           NOR3A     Y        Out     0.641     13.262      -         
ADD_9x9_fast_I1_P0N_m1_e_0_2                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_3           AOI1B     C        In      -         13.584      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0_3           AOI1B     Y        Out     0.405     13.989      -         
ADD_9x9_fast_I1_P0N_m1_e_0_3                                                                                    Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0             NOR2A     A        In      -         14.310      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m1_e_0             NOR2A     Y        Out     0.627     14.937      -         
ADD_9x9_fast_I1_P0N_m1_e_0                                                                                      Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m2                 XNOR2     B        In      -         15.323      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m2                 XNOR2     Y        Out     0.937     16.260      -         
ADD_9x9_fast_I1_P0N_m2                                                                                          Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m3                 NOR2B     B        In      -         16.581      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I1_P0N_m3                 NOR2B     Y        Out     0.516     17.098      -         
ADD_9x9_fast_I1_P0N_m3                                                                                          Net       -        -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz      NOR2A     B        In      -         18.281      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz      NOR2A     Y        Out     0.386     18.667      -         
ADD_9x9_fast_I12_Y_1_2_a0_0_0_tz                                                                                Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0         OR2       B        In      -         19.053      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1_2_a0_0_0         OR2       Y        Out     0.646     19.699      -         
ADD_9x9_fast_I16_Ytt_N_7                                                                                        Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I16_Y_m1                  XOR2      B        In      -         20.085      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I16_Y_m1                  XOR2      Y        Out     0.937     21.022      -         
ADD_9x9_fast_I16_Y_N_2_i                                                                                        Net       -        -       1.423     -           6         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i_a4        NOR2      B        In      -         22.445      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i_a4        NOR2      Y        Out     0.514     22.959      -         
ADD_9x9_fast_I11_un1_Y_N_8                                                                                      Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i           OR3       C        In      -         23.281      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_un1_Y_m4_i           OR3       Y        Out     0.751     24.032      -         
ADD_9x9_fast_I11_un1_Y_N_5                                                                                      Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y                    OR2A      A        In      -         24.418      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I11_Y                    OR2A      Y        Out     0.466     24.883      -         
N146                                                                                                            Net       -        -       1.279     -           5         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11tt_m2                       XNOR3     C        In      -         26.163      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11tt_m2                       XNOR3     Y        Out     0.985     27.148      -         
mult1_remainder_i_m2_4_m11tt_N_3_i                                                                              Net       -        -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m3                         MX2B      B        In      -         27.534      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m3                         MX2B      Y        Out     0.610     28.144      -         
mult1_remainder_i_m2_4_m11_N_4                                                                                  Net       -        -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m4                         MX2A      B        In      -         28.465      -         
stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_remainder_i_m2_4_m11_m4                         MX2A      Y        Out     0.553     29.018      -         
mult1_remainder_i_m2_4_m11_m4                                                                                   Net       -        -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNI4CMOSU2[5]                                                                  OAI1      C        In      -         29.339      -         
stonyman_0.counterPixelsCaptured_RNI4CMOSU2[5]                                                                  OAI1      Y        Out     0.655     29.994      -         
N_124                                                                                                           Net       -        -       0.386     -           2         
stonyman_0.state_RNO[12]                                                                                        MX2B      B        In      -         30.380      -         
stonyman_0.state_RNO[12]                                                                                        MX2B      Y        Out     0.610     30.990      -         
state_RNO[12]                                                                                                   Net       -        -       0.322     -           1         
stonyman_0.state[12]                                                                                            DFN1      D        In      -         31.312      -         
===========================================================================================================================================================================
Total path delay (propagation time + setup) of 31.851 is 16.061(50.4%) logic and 15.789(49.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                                    Arrival           
Instance                           Reference     Type           Pin              Net                                           Time        Slack 
                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        M2FRESETn        MSS_ADLIB_INST_M2FRESETn                      0.000       -2.900
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[18]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[18]     0.000       2.672 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[19]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[19]     0.000       2.924 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHTRANS[1]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HTRANS[1]     0.000       3.343 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[17]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[17]     0.000       4.275 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[16]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[16]     0.000       4.527 
MSS_CORE2_0.MSS_CCC_0.I_XTLOSC     System        MSS_XTLOSC     CLKOUT           N_CLKA_XTLOSC                                 0.000       6.669 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHLOCK         MSS_CORE2_0_MSS_MASTER_AHB_LITE_HLOCK         0.000       6.758 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        EMCCLK           MSS_ADLIB_INST_EMCCLK                         0.000       12.179
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHSIZE[1]      MSS_CORE2_0_MSS_MASTER_AHB_LITE_HSIZE[1]      0.000       16.203
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                         Required           
Instance                                 Reference     Type     Pin     Net                               Time         Slack 
                                         Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------
stonyman_0.counterPixelsCaptured[15]     System        DFN1     D       counterPixelsCaptured_RNO[15]     11.961       -2.900
stonyman_0.counterPixelsCaptured[14]     System        DFN1     D       counterPixelsCaptured_RNO[14]     11.961       -2.064
stonyman_0.counterPixelsCaptured[13]     System        DFN1     D       counterPixelsCaptured_RNO[13]     11.961       -1.999
stonyman_0.substate[1]                   System        DFN1     D       substate_RNO[1]                   11.927       -1.894
stonyman_0.counterPixelsCaptured[11]     System        DFN1     D       counterPixelsCaptured_RNO[11]     11.961       -1.579
stonyman_0.counterPixelsCaptured[12]     System        DFN1     D       counterPixelsCaptured_RNO[12]     11.961       -1.164
stonyman_0.counterPixelsCaptured[10]     System        DFN1     D       counterPixelsCaptured_RNO[10]     11.961       -0.743
stonyman_0.counterPixelsCaptured[9]      System        DFN1     D       counterPixelsCaptured_RNO[9]      11.961       -0.679
stonyman_0.substate_i[0]                 System        DFN1     D       substate_ns_i[0]                  11.961       0.078 
stonyman_0.counterPixelsCaptured[7]      System        DFN1     D       counterPixelsCaptured_RNO[7]      11.961       0.119 
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.861
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.900

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           577       
stonyman_0.state_RNID41P[10]                     OR2A        A             In      -         2.096       -         
stonyman_0.state_RNID41P[10]                     OR2A        Y             Out     0.466     2.562       -         
N_6                                              Net         -             -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       B             In      -         4.338       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       Y             Out     0.386     4.724       -         
DWACT_ADD_CI_0_TMP_0[0]                          Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         5.109       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     5.624       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         6.430       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     6.945       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         8.128       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     8.643       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         9.826       -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     10.341      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         11.147      -         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     11.662      -         
DWACT_ADD_CI_0_g_array_11_2[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       A             In      -         12.047      -         
stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       Y             Out     0.514     12.562      -         
DWACT_ADD_CI_0_g_array_12_6[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        B             In      -         12.883      -         
stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        Y             Out     0.937     13.820      -         
I_66                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[15]         OA1A        C             In      -         14.141      -         
stonyman_0.counterPixelsCaptured_RNO[15]         OA1A        Y             Out     0.398     14.539      -         
counterPixelsCaptured_RNO[15]                    Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[15]             DFN1        D             In      -         14.861      -         
===================================================================================================================
Total path delay (propagation time + setup) of 15.400 is 5.985(38.9%) logic and 9.415(61.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.025
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.064

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[14] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           577       
stonyman_0.state_RNID41P[10]                     OR2A        A             In      -         2.096       -         
stonyman_0.state_RNID41P[10]                     OR2A        Y             Out     0.466     2.562       -         
N_6                                              Net         -             -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       B             In      -         4.338       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       Y             Out     0.386     4.724       -         
DWACT_ADD_CI_0_TMP_0[0]                          Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         5.109       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     5.624       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         6.430       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     6.945       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         8.128       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     8.643       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         9.826       -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     10.341      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         11.147      -         
stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     11.662      -         
DWACT_ADD_CI_0_g_array_11_2[0]                   Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        B             In      -         12.047      -         
stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        Y             Out     0.937     12.984      -         
I_65                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[14]         OA1A        C             In      -         13.306      -         
stonyman_0.counterPixelsCaptured_RNO[14]         OA1A        Y             Out     0.398     13.704      -         
counterPixelsCaptured_RNO[14]                    Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[14]             DFN1        D             In      -         14.025      -         
===================================================================================================================
Total path delay (propagation time + setup) of 14.564 is 5.471(37.6%) logic and 9.093(62.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      13.961
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.999

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.counterPixelsCaptured[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin           Pin               Arrival     No. of    
Name                                             Type        Name          Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                       MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                         Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863               CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                          Net         -             -       1.601     -           577       
stonyman_0.state_RNID41P[10]                     OR2A        A             In      -         2.096       -         
stonyman_0.state_RNID41P[10]                     OR2A        Y             Out     0.466     2.562       -         
N_6                                              Net         -             -       1.776     -           11        
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       B             In      -         4.338       -         
stonyman_0.un1_counterPixelsCaptured_16.I_1      NOR2A       Y             Out     0.386     4.724       -         
DWACT_ADD_CI_0_TMP_0[0]                          Net         -             -       0.386     -           2         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         5.109       -         
stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     5.624       -         
DWACT_ADD_CI_0_g_array_1[0]                      Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         6.430       -         
stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     6.945       -         
DWACT_ADD_CI_0_g_array_2[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         8.128       -         
stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     8.643       -         
DWACT_ADD_CI_0_g_array_3[0]                      Net         -             -       1.184     -           4         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         9.826       -         
stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     10.341      -         
DWACT_ADD_CI_0_g_array_10[0]                     Net         -             -       0.806     -           3         
stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       A             In      -         11.147      -         
stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       Y             Out     0.514     11.662      -         
DWACT_ADD_CI_0_g_array_12_5[0]                   Net         -             -       0.322     -           1         
stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        B             In      -         11.983      -         
stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        Y             Out     0.937     12.920      -         
I_60                                             Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured_RNO[13]         OA1A        C             In      -         13.241      -         
stonyman_0.counterPixelsCaptured_RNO[13]         OA1A        Y             Out     0.398     13.639      -         
counterPixelsCaptured_RNO[13]                    Net         -             -       0.322     -           1         
stonyman_0.counterPixelsCaptured[13]             DFN1        D             In      -         13.961      -         
===================================================================================================================
Total path delay (propagation time + setup) of 14.499 is 5.471(37.7%) logic and 9.029(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      13.820
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.893

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin           Pin               Arrival     No. of    
Name                                      Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                  Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863        CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863        CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                   Net         -             -       1.601     -           577       
stonyman_0.counterWait_RNIU7569_0[10]     NOR2A       A             In      -         2.096       -         
stonyman_0.counterWait_RNIU7569_0[10]     NOR2A       Y             Out     0.627     2.723       -         
N_1661_1                                  Net         -             -       2.494     -           25        
stonyman_0.state_RNIDM2G9[3]              NOR3C       A             In      -         5.217       -         
stonyman_0.state_RNIDM2G9[3]              NOR3C       Y             Out     0.464     5.681       -         
N_2096                                    Net         -             -       0.386     -           2         
stonyman_0.state_RNI9UI3S[3]              NOR2A       A             In      -         6.067       -         
stonyman_0.state_RNI9UI3S[3]              NOR2A       Y             Out     0.627     6.695       -         
N_2071                                    Net         -             -       0.386     -           2         
stonyman_0.substate_RNIPMBI22[11]         NOR3A       C             In      -         7.080       -         
stonyman_0.substate_RNIPMBI22[11]         NOR3A       Y             Out     0.716     7.796       -         
substate_ns_i_8[1]                        Net         -             -       0.322     -           1         
stonyman_0.substate_RNI2J2623[11]         OR3         C             In      -         8.118       -         
stonyman_0.substate_RNI2J2623[11]         OR3         Y             Out     0.683     8.801       -         
substate_ns_i_8_0_7[1]                    Net         -             -       0.386     -           2         
stonyman_0.substate_RNINQ86S4[17]         NOR3        B             In      -         9.187       -         
stonyman_0.substate_RNINQ86S4[17]         NOR3        Y             Out     0.641     9.828       -         
substate_RNINQ86S4[17]                    Net         -             -       1.184     -           4         
stonyman_0.substate_RNO_4[1]              NOR3A       C             In      -         11.012      -         
stonyman_0.substate_RNO_4[1]              NOR3A       Y             Out     0.716     11.728      -         
substate_RNO_4[1]                         Net         -             -       0.322     -           1         
stonyman_0.substate_RNO_0[1]              OA1B        C             In      -         12.049      -         
stonyman_0.substate_RNO_0[1]              OA1B        Y             Out     0.487     12.536      -         
substate_ns_i_1_m12_0                     Net         -             -       0.322     -           1         
stonyman_0.substate_RNO[1]                NOR3A       A             In      -         12.857      -         
stonyman_0.substate_RNO[1]                NOR3A       Y             Out     0.641     13.499      -         
substate_RNO[1]                           Net         -             -       0.322     -           1         
stonyman_0.substate[1]                    DFN1        D             In      -         13.820      -         
============================================================================================================
Total path delay (propagation time + setup) of 14.394 is 6.350(44.1%) logic and 8.043(55.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      13.592
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.666

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            stonyman_0.substate[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clkgenerator|SCLK_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin           Pin               Arrival     No. of    
Name                                      Type        Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                  Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863        CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863        CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                   Net         -             -       1.601     -           577       
stonyman_0.counterWait_RNIU7569_0[10]     NOR2A       A             In      -         2.096       -         
stonyman_0.counterWait_RNIU7569_0[10]     NOR2A       Y             Out     0.627     2.723       -         
N_1661_1                                  Net         -             -       2.494     -           25        
stonyman_0.substate_RNICM2G9[13]          NOR3C       A             In      -         5.217       -         
stonyman_0.substate_RNICM2G9[13]          NOR3C       Y             Out     0.464     5.681       -         
N_2086_1                                  Net         -             -       0.386     -           2         
stonyman_0.substate_RNI8UI3S[13]          NOR2A       A             In      -         6.067       -         
stonyman_0.substate_RNI8UI3S[13]          NOR2A       Y             Out     0.627     6.695       -         
N_2072                                    Net         -             -       0.386     -           2         
stonyman_0.substate_RNIPMBI22[11]         NOR3A       B             In      -         7.080       -         
stonyman_0.substate_RNIPMBI22[11]         NOR3A       Y             Out     0.488     7.569       -         
substate_ns_i_8[1]                        Net         -             -       0.322     -           1         
stonyman_0.substate_RNI2J2623[11]         OR3         C             In      -         7.890       -         
stonyman_0.substate_RNI2J2623[11]         OR3         Y             Out     0.683     8.573       -         
substate_ns_i_8_0_7[1]                    Net         -             -       0.386     -           2         
stonyman_0.substate_RNINQ86S4[17]         NOR3        B             In      -         8.959       -         
stonyman_0.substate_RNINQ86S4[17]         NOR3        Y             Out     0.641     9.600       -         
substate_RNINQ86S4[17]                    Net         -             -       1.184     -           4         
stonyman_0.substate_RNO_4[1]              NOR3A       C             In      -         10.784      -         
stonyman_0.substate_RNO_4[1]              NOR3A       Y             Out     0.716     11.500      -         
substate_RNO_4[1]                         Net         -             -       0.322     -           1         
stonyman_0.substate_RNO_0[1]              OA1B        C             In      -         11.821      -         
stonyman_0.substate_RNO_0[1]              OA1B        Y             Out     0.487     12.308      -         
substate_ns_i_1_m12_0                     Net         -             -       0.322     -           1         
stonyman_0.substate_RNO[1]                NOR3A       A             In      -         12.630      -         
stonyman_0.substate_RNO[1]                NOR3A       Y             Out     0.641     13.271      -         
substate_RNO[1]                           Net         -             -       0.322     -           1         
stonyman_0.substate[1]                    DFN1        D             In      -         13.592      -         
============================================================================================================
Total path delay (propagation time + setup) of 14.166 is 6.123(43.2%) logic and 8.043(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F500M3G_FBGA484_Std
Report for cell TOPLEVEL.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    79      1.0       79.0
             AND2A     2      1.0        2.0
              AND3    22      1.0       22.0
               AO1   132      1.0      132.0
              AO13     2      1.0        2.0
              AO16     3      1.0        3.0
              AO1A    38      1.0       38.0
              AO1B    19      1.0       19.0
              AO1C     8      1.0        8.0
              AO1D     4      1.0        4.0
              AOI1    10      1.0       10.0
             AOI1B     9      1.0        9.0
              AOI5     2      1.0        2.0
               AX1     5      1.0        5.0
              AX1A     3      1.0        3.0
              AX1B     3      1.0        3.0
              AX1D     1      1.0        1.0
              AX1E     4      1.0        4.0
              AXO3     1      1.0        1.0
              AXO6     2      1.0        2.0
             AXOI2     1      1.0        1.0
             AXOI4     1      1.0        1.0
             AXOI7     2      1.0        2.0
              BUFF     5      1.0        5.0
            CLKINT     3      0.0        0.0
               GND    31      0.0        0.0
               INV    10      1.0       10.0
           MSS_AHB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   377      1.0      377.0
              MX2A     6      1.0        6.0
              MX2B    19      1.0       19.0
              MX2C     4      1.0        4.0
             NAND2     4      1.0        4.0
             NAND3     2      1.0        2.0
            NAND3A     6      1.0        6.0
            NAND3B     6      1.0        6.0
            NAND3C     2      1.0        2.0
              NOR2    81      1.0       81.0
             NOR2A   156      1.0      156.0
             NOR2B   532      1.0      532.0
              NOR3    31      1.0       31.0
             NOR3A    86      1.0       86.0
             NOR3B   126      1.0      126.0
             NOR3C   119      1.0      119.0
               OA1    28      1.0       28.0
              OA1A    25      1.0       25.0
              OA1B    11      1.0       11.0
              OA1C    17      1.0       17.0
              OAI1     9      1.0        9.0
               OR2   131      1.0      131.0
              OR2A    94      1.0       94.0
              OR2B    29      1.0       29.0
               OR3   134      1.0      134.0
              OR3A    14      1.0       14.0
              OR3B     9      1.0        9.0
              OR3C     2      1.0        2.0
            PLLINT     1      0.0        0.0
               VCC    31      0.0        0.0
               XA1     5      1.0        5.0
              XA1A    32      1.0       32.0
              XA1B    10      1.0       10.0
              XA1C    11      1.0       11.0
             XAI1A     1      1.0        1.0
             XNOR2    83      1.0       83.0
             XNOR3    11      1.0       11.0
               XO1     1      1.0        1.0
              XO1A     3      1.0        3.0
              XOR2   162      1.0      162.0
              XOR3     6      1.0        6.0
              ZOR3     1      1.0        1.0


              DFN1   334      1.0      334.0
            DFN1C0    70      1.0       70.0
            DFN1E0    38      1.0       38.0
          DFN1E0C0    45      1.0       45.0
            DFN1E1    89      1.0       89.0
          DFN1E1C0   116      1.0      116.0
            DFN1P0     6      1.0        6.0
            RAM4K9     8      0.0        0.0
         RAM512X18     3      0.0        0.0
                   -----          ----------
             TOTAL  3531              3452.0


  IO Cell usage:
              cell count
             BIBUF    16
         BIBUF_MSS     1
             INBUF     2
         INBUF_MSS     6
        MSS_XTLOSC     1
            OUTBUF    60
        OUTBUF_MSS     5
           TRIBUFF     1
                   -----
             TOTAL    92


Core Cells         : 3452 of 11520 (30%)
IO Cells           : 92

  RAM/ROM Usage Summary
Block Rams : 11 of 24 (45%)

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:19s; Memory used current: 49MB peak: 195MB)

Process took 0h:00m:19s realtime, 0h:00m:19s cputime
# Thu Mar 21 19:53:41 2013

###########################################################]
