# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: C:\Users\ttkav\Downloads\FPGADe1soc\SPIMASTER.csv
# Generated on: Mon Sep 25 13:56:52 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage
BTN_MENU_ACTION,Input,PIN_AC9,3A,B3A_N0,PIN_AK23,,,,,,,,,,,,,
BTN_MENU_MODE,Input,PIN_AD10,3A,B3A_N0,PIN_AJ25,,,,,,,,,,,,,
BTN_RST,Input,PIN_AE12,3A,B3A_N0,PIN_AE19,,,,,,,,,,,,,
CLK,Input,PIN_AF14,3B,B3B_N0,PIN_AB27,,,,,,,,,,,,,
key_m_data[3],Input,PIN_AF10,3A,B3A_N0,PIN_AG22,,,,,,,,,,,,,
key_m_data[2],Input,PIN_AF9,3A,B3A_N0,PIN_AK22,,,,,,,,,,,,,
key_m_data[1],Input,PIN_AC12,3A,B3A_N0,PIN_AA18,,,,,,,,,,,,,
key_m_data[0],Input,PIN_AB12,3A,B3A_N0,PIN_Y18,,,,,,,,,,,,,
key_s_data[3],Input,,,,PIN_AJ19,,,,,,,,,,,,,
key_s_data[2],Input,,,,PIN_AK19,,,,,,,,,,,,,
key_s_data[1],Input,,,,PIN_AJ17,,,,,,,,,,,,,
key_s_data[0],Input,,,,PIN_AK18,,,,,,,,,,,,,
M_CS_N,Output,PIN_AC18,4A,B4A_N0,PIN_W16,,,,,,,,,,,,,
M_MISO,Input,PIN_Y17,4A,B4A_N0,PIN_AH22,,,,,,,,,,,,,
M_MOSI,Output,PIN_AD17,4A,B4A_N0,PIN_AK16,,,,,,,,,,,,,
M_SCLK,Output,PIN_Y18,4A,B4A_N0,PIN_AF24,,,,,,,,,,,,,
MOUT[3],Output,,,,PIN_C2,,,,,,,,,,,,,
MOUT[2],Output,,,,PIN_AD25,,,,,,,,,,,,,
MOUT[1],Output,,,,PIN_AK3,,,,,,,,,,,,,
MOUT[0],Output,,,,PIN_AK4,,,,,,,,,,,,,
S_CS_N,Input,,,,PIN_AG20,,,,,,,,,,,,,
S_MISO,Output,,,,PIN_V16,,,,,,,,,,,,,
S_MOSI,Input,,,,PIN_AG21,,,,,,,,,,,,,
S_SCLK,Input,,,,PIN_AH17,,,,,,,,,,,,,
SOUT[3],Output,,,,PIN_AH8,,,,,,,,,,,,,
SOUT[2],Output,,,,PIN_E2,,,,,,,,,,,,,
SOUT[1],Output,,,,PIN_G13,,,,,,,,,,,,,
SOUT[0],Output,,,,PIN_C3,,,,,,,,,,,,,
SSEG[6],Output,,,,PIN_V17,,,,,,,,,,,,,
SSEG[5],Output,,,,PIN_AK21,,,,,,,,,,,,,
SSEG[4],Output,,,,PIN_AA16,,,,,,,,,,,,,
SSEG[3],Output,,,,PIN_AG23,,,,,,,,,,,,,
SSEG[2],Output,,,,PIN_W17,,,,,,,,,,,,,
SSEG[1],Output,,,,PIN_AD17,,,,,,,,,,,,,
SSEG[0],Output,,,,PIN_AH19,,,,,,,,,,,,,
SSEG2[6],Output,PIN_AA25,5A,B5A_N0,PIN_AG18,,,,,,,,,,,,,
SSEG2[5],Output,PIN_AA26,5B,B5B_N0,PIN_AF19,,,,,,,,,,,,,
SSEG2[4],Output,PIN_AB26,5A,B5A_N0,PIN_AF20,,,,,,,,,,,,,
SSEG2[3],Output,PIN_AB27,5B,B5B_N0,PIN_AH20,,,,,,,,,,,,,
SSEG2[2],Output,PIN_Y27,5B,B5B_N0,PIN_AK24,,,,,,,,,,,,,
SSEG2[1],Output,PIN_AA28,5B,B5B_N0,PIN_AJ16,,,,,,,,,,,,,
SSEG2[0],Output,PIN_V25,5B,B5B_N0,PIN_AA19,,,,,,,,,,,,,
SSEG3[6],Output,PIN_AH28,5A,B5A_N0,PIN_AJ24,,,,,,,,,,,,,
SSEG3[5],Output,PIN_AG28,5A,B5A_N0,PIN_AE18,,,,,,,,,,,,,
SSEG3[4],Output,PIN_AF28,5A,B5A_N0,PIN_AF23,,,,,,,,,,,,,
SSEG3[3],Output,PIN_AG27,5A,B5A_N0,PIN_AH23,,,,,,,,,,,,,
SSEG3[2],Output,PIN_AE28,5A,B5A_N0,PIN_Y17,,,,,,,,,,,,,
SSEG3[1],Output,PIN_AE27,5A,B5A_N0,PIN_AF21,,,,,,,,,,,,,
SSEG3[0],Output,PIN_AE26,5A,B5A_N0,PIN_AC20,,,,,,,,,,,,,
SSEG4[6],Output,,,,PIN_AB17,,,,,,,,,,,,,
SSEG4[5],Output,,,,PIN_AJ20,,,,,,,,,,,,,
SSEG4[4],Output,,,,PIN_AH24,,,,,,,,,,,,,
SSEG4[3],Output,,,,PIN_AC18,,,,,,,,,,,,,
SSEG4[2],Output,,,,PIN_AJ22,,,,,,,,,,,,,
SSEG4[1],Output,,,,PIN_AH18,,,,,,,,,,,,,
SSEG4[0],Output,,,,PIN_AJ21,,,,,,,,,,,,,
