{"vcs1":{"timestamp_begin":1747553399.896557598, "rt":9.38, "ut":9.43, "st":0.65}}
{"vcselab":{"timestamp_begin":1747553409.359013729, "rt":0.40, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747553409.820688147, "rt":0.46, "ut":0.20, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747553399.257243952}
{"VCS_COMP_START_TIME": 1747553399.257243952}
{"VCS_COMP_END_TIME": 1747553410.439334472}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486684}}
{"vcselab": {"peak_mem": 183884}}
