
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009909                       # Number of seconds simulated
sim_ticks                                  9909062163                       # Number of ticks simulated
final_tick                               522518265051                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182171                       # Simulator instruction rate (inst/s)
host_op_rate                                   231300                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 231028                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378728                       # Number of bytes of host memory used
host_seconds                                 42891.21                       # Real time elapsed on the host
sim_insts                                  7813539778                       # Number of instructions simulated
sim_ops                                    9920743868                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       357120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       277248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       280320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       279040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       278912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       196480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        81792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       277760                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2064256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       499840                       # Number of bytes written to this memory
system.physmem.bytes_written::total            499840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2790                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2190                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2180                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         2179                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          639                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2170                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16127                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3905                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3905                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36039738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       465029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27979237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28289256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28160082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       439194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     28147164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       387524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19828314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       490864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8254262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       452111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     28030907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               208320017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       465029                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       439194                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       387524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       490864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       452111                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3591056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50442715                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50442715                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50442715                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36039738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       465029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27979237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28289256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28160082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       439194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     28147164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       387524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19828314                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       490864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8254262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       452111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     28030907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              258762732                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1759114                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1586835                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93991                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       652021                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          627567                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96891                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4170                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18639760                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11059208                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1759114                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       724458                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2186641                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295699                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1282306                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1071462                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94270                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22308075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.581615                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.899157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20121434     90.20%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77837      0.35%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160652      0.72%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           66772      0.30%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362402      1.62%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          323436      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62373      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131135      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002034      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22308075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074028                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.465401                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18515921                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1407552                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2178376                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7087                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        199133                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154701                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12966371                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1448                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        199133                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18536913                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1241052                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99969                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2166180                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        64822                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12958532                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         28612                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        22935                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          788                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15220435                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61027071                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61027071                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1747698                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           159214                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054671                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75758                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12931898                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12423334                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         7180                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1012797                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2437309                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22308075                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.556899                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.352275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17877653     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1335483      5.99%     86.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1090888      4.89%     91.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       471790      2.11%     93.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594852      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       570816      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       324962      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25603      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16028      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22308075                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31477     11.21%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        242334     86.28%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7063      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7796791     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108291      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2976896     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540612     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12423334                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             280874                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     47442797                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13946582                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12316354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12704208                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22290                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120328                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10369                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1101                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        199133                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1201327                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        18674                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12933426                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054671                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544684                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12412                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        55963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       109961                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12335843                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967146                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507576                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616539                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540430                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.519125                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12316761                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12316354                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653466                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13120014                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.518305                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507123                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1183419                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95823                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22108942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.531525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.353448                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17841012     80.70%     80.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1562184      7.07%     87.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       731693      3.31%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721308      3.26%     94.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       196677      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       833970      3.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62761      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45863      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       113474      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22108942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       113474                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34930312                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26068906                       # The number of ROB writes
system.switch_cpus0.timesIdled                 406902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1454665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.376273                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.376273                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420827                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420827                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60978331                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14307029                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15434140                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1838504                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1504117                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       181686                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       754376                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          723633                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          188390                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         7992                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17827495                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10435324                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1838504                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       912023                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2186197                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         530120                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        520543                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1098422                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       182765                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20878709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.959976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18692512     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          118263      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          186999      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          297520      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          123678      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          137565      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          148024      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           96089      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1078059      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20878709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077369                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.439146                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17662748                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       686939                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2179160                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5652                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        344207                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       300685                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          269                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12742193                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1602                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        344207                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17690487                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         172522                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       435433                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2157421                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        78636                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12732861                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2006                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21420                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        29909                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3944                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     17671518                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     59230637                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     59230637                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15039293                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2632225                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3254                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1800                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           237149                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1215599                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       651861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19358                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       147779                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12712978                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12015722                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        15317                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1639923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3672968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          328                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20878709                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575501                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268576                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15814555     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2033220      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1109310      5.31%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       756836      3.62%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       709589      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       204312      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       159729      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        54180      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        36978      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20878709                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2853     12.57%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8967     39.52%     52.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10872     47.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10066147     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       190074      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1454      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1110411      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       647636      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12015722                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505654                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22692                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001889                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     44948162                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14356317                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11820388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12038414                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36117                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       222796                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        20758                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          781                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        344207                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         117682                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10601                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12716257                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         3559                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1215599                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       651861                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1798                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7809                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105572                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       104056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       209628                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11843356                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1044490                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       172366                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1691770                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1665585                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            647280                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.498400                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11820587                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11820388                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6912112                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18067007                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497434                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382582                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8834675                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10829106                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1887204                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2935                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       185268                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20534502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527362                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379853                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     16135661     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2131538     10.38%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       830487      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       445243      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       334261      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       186559      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       116189      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102620      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       251944      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20534502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8834675                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10829106                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1623906                       # Number of memory references committed
system.switch_cpus1.commit.loads               992803                       # Number of loads committed
system.switch_cpus1.commit.membars               1464                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1554443                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9757858                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       219993                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       251944                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32998803                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25776865                       # The number of ROB writes
system.switch_cpus1.timesIdled                 290235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2884031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8834675                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10829106                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8834675                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.689713                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.689713                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.371787                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.371787                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53405955                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16383779                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       11882181                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2932                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1840681                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1505674                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       182005                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       754990                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          723342                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          188649                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8057                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17854418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10446692                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1840681                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       911991                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2187355                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         530642                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        501796                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1100036                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       183051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20888259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.960764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18700904     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          118333      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          186538      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          298069      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          123271      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          137229      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147293      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           96590      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1080032      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20888259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077461                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.439625                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17688279                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       669615                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2180159                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         5781                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        344422                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       301281                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          270                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12754405                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1604                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        344422                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17716563                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         171421                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       416747                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2158127                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        80976                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12744895                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3338                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         21579                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        30490                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         5307                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     17690514                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     59283745                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     59283745                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15058889                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2631625                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3235                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1778                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           240539                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1215898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       652721                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        19333                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       148052                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12724831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3246                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12029593                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        15772                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1634789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3663788                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          307                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20888259                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575902                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268652                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15816351     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2036684      9.75%     85.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1111937      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       758758      3.63%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       709504      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       203480      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       160530      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        53955      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        37060      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20888259                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2853     12.64%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8852     39.23%     51.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10858     48.12%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10077823     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       190231      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1456      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1111768      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       648315      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12029593                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506238                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22563                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001876                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44985780                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14363013                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11832833                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12052156                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        35227                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       221793                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        20795                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          778                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        344422                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         117010                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10601                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12728103                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3560                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1215898                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       652721                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1778                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7766                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       105410                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       104721                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       210131                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11855983                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1045805                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       173610                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1693775                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1667967                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            647970                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.498932                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11833044                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11832833                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6920756                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18080736                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.497957                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382770                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8846201                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     10843230                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1884917                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         2939                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       185577                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20543837                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527809                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.380215                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     16138851     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2134712     10.39%     88.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       830930      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       446978      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       334059      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       187328      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       115870      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103244      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       251865      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20543837                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8846201                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      10843230                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1626031                       # Number of memory references committed
system.switch_cpus2.commit.loads               994105                       # Number of loads committed
system.switch_cpus2.commit.membars               1466                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1556472                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9770585                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       220280                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       251865                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            33020054                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25800747                       # The number of ROB writes
system.switch_cpus2.timesIdled                 290882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2874481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8846201                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             10843230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8846201                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.686208                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.686208                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.372272                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.372272                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53461879                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16402634                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11895098                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          2936                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1838126                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1503952                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       181534                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       752601                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          722214                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          188144                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8047                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17826936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10432191                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1838126                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       910358                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2185215                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         529271                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        510580                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1098023                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       182516                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     20866539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.611017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.960584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18681324     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          118324      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          186554      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          298130      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          123306      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          137071      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          146485      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           96260      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1079085      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     20866539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077353                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.439015                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17662476                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       676760                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2178065                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         5697                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        343538                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       300518                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12738919                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1606                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        343538                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17690342                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         174448                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       423072                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2156340                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        78796                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12729909                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1897                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21218                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        30132                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         3878                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     17671415                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     59214482                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     59214482                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15043065                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2628350                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3231                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1775                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           238095                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1215696                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       651117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19190                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       148127                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12710272                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12013220                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        15473                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1633132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3672674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          306                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     20866539                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.575717                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268550                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15802857     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2031794      9.74%     85.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1110601      5.32%     90.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       758067      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       709091      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       203234      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       159850      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        53971      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        37074      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     20866539                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2844     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8929     39.54%     52.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10810     47.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10064570     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       190044      1.58%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1454      0.01%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1110217      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       646935      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12013220                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.505549                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              22583                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001880                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44931035                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14346794                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11817364                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12035803                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        35866                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       222657                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        19867                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          765                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        343538                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         120680                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10652                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12713538                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1215696                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       651117                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1775                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7788                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       105080                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       104290                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       209370                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11840268                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1044241                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       172952                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1690888                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1665636                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            646647                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.498270                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11817559                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11817364                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6911111                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18058837                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.497306                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382700                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8836850                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     10831785                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1881794                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2935                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       185085                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20523001                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527788                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.380321                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     16122947     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2132222     10.39%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       830648      4.05%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       445657      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       334098      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       186285      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       116274      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       103125      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       251745      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20523001                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8836850                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      10831785                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1624289                       # Number of memory references committed
system.switch_cpus3.commit.loads               993039                       # Number of loads committed
system.switch_cpus3.commit.membars               1464                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1554817                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9760272                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       220046                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       251745                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            32984770                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25770725                       # The number of ROB writes
system.switch_cpus3.timesIdled                 290181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2896201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8836850                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             10831785                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8836850                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.689051                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.689051                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.371878                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.371878                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        53389302                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16382255                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       11878157                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          2932                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1840178                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1505027                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       180818                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       756194                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          722976                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          188662                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8080                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     17841732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10444113                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1840178                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       911638                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2186636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         526985                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        510269                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1098286                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       181859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20880845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.960902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18694209     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          117743      0.56%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          185550      0.89%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          298499      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          123744      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          138372      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          146423      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           96592      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1079713      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20880845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.077440                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.439516                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17677033                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       676622                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2179544                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         5701                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        341942                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       301437                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12753091                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1598                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        341942                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17704260                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         167217                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       429017                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2158410                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        79996                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12744573                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         1981                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         21491                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        29894                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         5315                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands     17688466                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     59285311                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     59285311                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15073629                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2614810                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3249                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1792                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           237160                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1215849                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       652838                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19307                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       148301                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12726367                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3261                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12036885                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15198                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1624959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3635989                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          318                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20880845                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576456                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269384                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     15809167     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2034410      9.74%     85.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1111977      5.33%     90.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       757186      3.63%     94.41% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       712616      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       204180      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       160365      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        54143      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        36801      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20880845                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2876     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8804     39.06%     51.82% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10861     48.18%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10084644     83.78%     83.78% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       190379      1.58%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1457      0.01%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1111770      9.24%     94.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       648635      5.39%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12036885                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.506544                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22541                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001873                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     44992350                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14354739                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11841211                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12059426                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        36985                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       220808                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        20315                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          777                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        341942                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         111990                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        10507                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12729656                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1215849                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       652838                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1791                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          7651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       104671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       104168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       208839                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11863942                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1046140                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       172939                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1694436                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1668915                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            648296                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.499267                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11841420                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11841211                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6923871                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         18098475                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.498310                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382567                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8854864                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     10853743                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1875936                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         2943                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       184402                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20538903                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.528448                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.381299                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     16131198     78.54%     78.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2135293     10.40%     88.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       832180      4.05%     92.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       446403      2.17%     95.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       334994      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       186717      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       116474      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       102676      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       252968      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20538903                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8854864                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      10853743                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1627564                       # Number of memory references committed
system.switch_cpus4.commit.loads               995041                       # Number of loads committed
system.switch_cpus4.commit.membars               1468                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1557946                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          9780064                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       220482                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       252968                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            33015549                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           25801341                       # The number of ROB writes
system.switch_cpus4.timesIdled                 289890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2881895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8854864                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             10853743                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8854864                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.683580                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.683580                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.372636                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.372636                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        53498526                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       16412292                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11893366                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          2940                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus5.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1727721                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1550653                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       137186                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1170608                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1151702                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           98237                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4022                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     18378855                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               9828135                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1727721                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1249939                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2192000                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         456188                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        450136                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1112017                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       134277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     21339259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.513236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.747339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        19147259     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          343346      1.61%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          162413      0.76%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          338558      1.59%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           99546      0.47%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          315386      1.48%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           46847      0.22%     95.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           75190      0.35%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          810714      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     21339259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.072707                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.413594                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        18149343                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       684108                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2187413                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1866                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        316525                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       155820                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1743                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      10931911                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4271                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        316525                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        18175236                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         471722                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       134109                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2163611                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        78052                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      10914473                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          8650                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        63052                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     14240222                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     49361267                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     49361267                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     11494411                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2745803                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1401                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          715                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           166851                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2025921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       304866                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         2831                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        69252                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          10857640                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1404                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         10149375                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         6658                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2002035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4109008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     21339259                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.475620                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.084633                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16881751     79.11%     79.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1376689      6.45%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1527722      7.16%     92.72% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       875185      4.10%     96.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       437400      2.05%     98.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       109013      0.51%     99.38% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       126002      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2966      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2531      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     21339259                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          16245     56.81%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     56.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          6874     24.04%     80.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         5478     19.16%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      7922245     78.06%     78.06% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        75932      0.75%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.80% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          688      0.01%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1848470     18.21%     97.02% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       302040      2.98%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      10149375                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.427113                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              28597                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002818                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     41673264                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     12861109                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      9891383                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      10177972                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         7805                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       417646                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         8165                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        316525                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         369167                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         9616                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     10859051                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2025921                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       304866                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          712                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          3666                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          213                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        92173                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        52927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       145100                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     10026077                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1823682                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       123298                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2125695                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1529849                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            302013                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.421924                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               9893908                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              9891383                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          5998287                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         12824465                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.416256                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.467722                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      7899341                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      8843094                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2016420                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1386                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       136157                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     21022734                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.420644                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.292263                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17756197     84.46%     84.46% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1265116      6.02%     90.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       831118      3.95%     94.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       258139      1.23%     95.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       440132      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        81559      0.39%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        52041      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        46700      0.22%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       291732      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     21022734                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      7899341                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       8843094                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1904973                       # Number of memory references committed
system.switch_cpus5.commit.loads              1608272                       # Number of loads committed
system.switch_cpus5.commit.membars                692                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1361733                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          7712397                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       105641                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       291732                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            31590490                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           22035822                       # The number of ROB writes
system.switch_cpus5.timesIdled                 415333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2423481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            7899341                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              8843094                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      7899341                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.008193                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.008193                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.332426                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.332426                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        46688481                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       12834614                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       11702149                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1384                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2124966                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1769646                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       195284                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       804216                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          774165                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          228001                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9041                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18478419                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11658807                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2124966                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1002166                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2428377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         545404                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        962113                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines          1149526                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       186559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22217799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645000                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.016779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19789422     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          148202      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          186445      0.84%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          299211      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          125350      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          160216      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          188138      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           86083      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1234732      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22217799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089424                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490634                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18369950                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1081946                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2416595                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1234                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        348066                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       322858                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14250488                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1585                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        348066                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18389119                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          60051                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       969634                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2398662                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        52260                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14161722                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7672                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        36156                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19777815                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     65848129                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     65848129                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16499725                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3278040                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3383                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1746                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           183898                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1328276                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       692329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         7873                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       157862                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13822146                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13244770                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14339                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1705555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3493220                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           95                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22217799                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.596133                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.318358                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16606307     74.74%     74.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2559697     11.52%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1045003      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       587032      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       794060      3.57%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       246164      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       240005      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       129367      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10164      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22217799                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          91689     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12596     10.85%     89.81% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11835     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11158421     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       180708      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1636      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1214082      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       689923      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13244770                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.557376                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             116120                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008767                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48837798                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15531175                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12897242                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13360890                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         9890                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       255871                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10753                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        348066                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          45906                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         5737                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13825546                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1328276                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       692329                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1747                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4945                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       115071                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       110428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       225499                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13012538                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1193944                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       232232                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1883746                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1839170                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            689802                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.547603                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12897340                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12897242                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7725896                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         20759993                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.542751                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372153                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9599295                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11828639                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1996878                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3299                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       196721                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21869733                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.540868                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.360535                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     16861323     77.10%     77.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2538829     11.61%     88.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       922614      4.22%     92.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       458751      2.10%     95.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       419323      1.92%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       175946      0.80%     97.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       174698      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        82873      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       235376      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21869733                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9599295                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11828639                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1753956                       # Number of memory references committed
system.switch_cpus6.commit.loads              1072392                       # Number of loads committed
system.switch_cpus6.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1714367                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10649845                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       244306                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       235376                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35459809                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27999177                       # The number of ROB writes
system.switch_cpus6.timesIdled                 282886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1544941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9599295                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11828639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9599295                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.475467                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.475467                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.403964                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.403964                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        58548333                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18023041                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13176701                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3296                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                23762740                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1838522                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1504172                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       181602                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       754457                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          722986                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          188149                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8076                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17823679                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10432285                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1838522                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       911135                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2184991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         530005                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        517899                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1098131                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       182644                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20871035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.960314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18686044     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          118669      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          186122      0.89%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          296790      1.42%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          123714      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          138084      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          146945      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           96162      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1078505      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20871035                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077370                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439019                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17660051                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       683213                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2177824                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         5748                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        344196                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       300681                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12738797                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1622                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        344196                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17687798                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         172354                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       432061                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2156221                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        78402                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12729307                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents         1781                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         21144                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        29907                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         4079                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     17666427                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     59213768                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59213768                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15034854                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2631573                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3253                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1799                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           236959                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1215568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       651359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        19209                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       147884                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12708764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3260                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12011313                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15365                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1638891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3676247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          325                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20871035                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.575502                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268427                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15808480     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2031765      9.73%     85.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1109875      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       756926      3.63%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       709458      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       204001      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       159521      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        54015      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        36994      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20871035                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2834     12.53%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8932     39.50%     52.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10849     47.97%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10062831     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       189965      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1453      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1109999      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       647065      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12011313                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.505468                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22615                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001883                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     44931641                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14351067                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11814710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12033928                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        35810                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       223070                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        20459                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          773                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        344196                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         115844                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        10613                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12712044                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         3440                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1215568                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       651359                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1794                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          7789                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       105371                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       104313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       209684                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11837760                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1043674                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       173553                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1690419                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1664926                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            646745                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.498165                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11814917                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11814710                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6909535                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18061338                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.497195                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382559                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8832071                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     10825865                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1886245                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         2935                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       185158                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20526839                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527400                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.379953                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     16129535     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2130832     10.38%     88.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       830285      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       444591      2.17%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       334405      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       186439      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       116219      0.57%     98.27% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       102703      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       251830      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20526839                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8832071                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      10825865                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1623398                       # Number of memory references committed
system.switch_cpus7.commit.loads               992498                       # Number of loads committed
system.switch_cpus7.commit.membars               1464                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1553954                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9754951                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       219925                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       251830                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32987054                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25768451                       # The number of ROB writes
system.switch_cpus7.timesIdled                 290506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2891705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8832071                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             10825865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8832071                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.690506                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.690506                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.371677                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.371677                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53378834                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16377122                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11877781                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          2932                       # number of misc regfile writes
system.l20.replacements                          2825                       # number of replacements
system.l20.tagsinuse                      4095.913784                       # Cycle average of tags in use
system.l20.total_refs                          316424                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6921                       # Sample count of references to valid blocks.
system.l20.avg_refs                         45.719405                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           11.631311                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    27.563281                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1355.170553                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2701.548640                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002840                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006729                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.330852                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.659558                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999979                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4478                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4479                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1898                       # number of Writeback hits
system.l20.Writeback_hits::total                 1898                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4484                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4485                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4484                       # number of overall hits
system.l20.overall_hits::total                   4485                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2790                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2825                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2790                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2825                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2790                       # number of overall misses
system.l20.overall_misses::total                 2825                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35625903                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1439243589                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1474869492                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35625903                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1439243589                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1474869492                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35625903                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1439243589                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1474869492                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7268                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7304                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1898                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1898                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7274                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7310                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7274                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7310                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.383875                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.386774                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.383558                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.386457                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.383558                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.386457                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1017882.942857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 515857.917204                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 522077.696283                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1017882.942857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 515857.917204                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 522077.696283                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1017882.942857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 515857.917204                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 522077.696283                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 626                       # number of writebacks
system.l20.writebacks::total                      626                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2790                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2825                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2790                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2825                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2790                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2825                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     33111904                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1238862185                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1271974089                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     33111904                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1238862185                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1271974089                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     33111904                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1238862185                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1271974089                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.383875                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.386774                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.386457                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.383558                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.386457                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 946054.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 444036.625448                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 450256.314690                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 946054.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 444036.625448                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 450256.314690                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 946054.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 444036.625448                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 450256.314690                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2202                       # number of replacements
system.l21.tagsinuse                      4095.586831                       # Cycle average of tags in use
system.l21.total_refs                          349130                       # Total number of references to valid blocks.
system.l21.sampled_refs                          6296                       # Sample count of references to valid blocks.
system.l21.avg_refs                         55.452668                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.479505                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    25.139858                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   851.863339                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3181.104129                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009150                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.006138                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.207974                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.776637                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999899                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4260                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4261                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1533                       # number of Writeback hits
system.l21.Writeback_hits::total                 1533                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           14                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4274                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4275                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4274                       # number of overall hits
system.l21.overall_hits::total                   4275                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2165                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2201                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2166                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2202                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2166                       # number of overall misses
system.l21.overall_misses::total                 2202                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     30811217                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1109621040                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1140432257                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       255272                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       255272                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     30811217                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1109876312                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1140687529                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     30811217                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1109876312                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1140687529                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6425                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6462                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1533                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1533                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6440                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6477                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6440                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6477                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.336965                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.340607                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.066667                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.336335                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.339972                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.336335                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.339972                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 855867.138889                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 512527.039261                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 518142.779191                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       255272                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       255272                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 855867.138889                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 512408.269621                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 518023.400999                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 855867.138889                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 512408.269621                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 518023.400999                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 534                       # number of writebacks
system.l21.writebacks::total                      534                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2165                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2201                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2166                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2202                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2166                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2202                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     28214405                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    953304184                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    981518589                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       182722                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       182722                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     28214405                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    953486906                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    981701311                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     28214405                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    953486906                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    981701311                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.336965                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.340607                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.336335                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.339972                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.336335                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.339972                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 783733.472222                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 440325.258199                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 445942.112222                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       182722                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       182722                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 783733.472222                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 440206.327793                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 445822.575386                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 783733.472222                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 440206.327793                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 445822.575386                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2225                       # number of replacements
system.l22.tagsinuse                      4095.584948                       # Cycle average of tags in use
system.l22.total_refs                          349161                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6319                       # Sample count of references to valid blocks.
system.l22.avg_refs                         55.255737                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.477764                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    26.251922                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   862.155149                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3169.700113                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009150                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006409                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.210487                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.773853                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999899                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4284                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4285                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1540                       # number of Writeback hits
system.l22.Writeback_hits::total                 1540                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           14                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4298                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4299                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4298                       # number of overall hits
system.l22.overall_hits::total                   4299                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2189                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2224                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2190                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2225                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2190                       # number of overall misses
system.l22.overall_misses::total                 2225                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     29542574                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1110683923                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1140226497                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       171982                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       171982                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     29542574                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1110855905                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1140398479                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     29542574                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1110855905                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1140398479                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         6473                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               6509                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1540                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1540                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         6488                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                6524                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         6488                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               6524                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.338174                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.341681                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.066667                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.337546                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.341048                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.337546                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.341048                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 844073.542857                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 507393.295112                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512691.770234                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       171982                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       171982                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 844073.542857                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 507240.139269                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512538.642247                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 844073.542857                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 507240.139269                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512538.642247                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 524                       # number of writebacks
system.l22.writebacks::total                      524                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2189                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2224                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2190                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2225                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2190                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2225                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27029574                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    953513723                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    980543297                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       100182                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       100182                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27029574                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    953613905                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    980643479                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27029574                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    953613905                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    980643479                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.338174                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.341681                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.337546                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.341048                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.337546                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.341048                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 772273.542857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 435593.295112                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 440891.770234                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       100182                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       100182                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 772273.542857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 435440.139269                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 440738.642247                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 772273.542857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 435440.139269                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 440738.642247                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2215                       # number of replacements
system.l23.tagsinuse                      4095.588961                       # Cycle average of tags in use
system.l23.total_refs                          349142                       # Total number of references to valid blocks.
system.l23.sampled_refs                          6309                       # Sample count of references to valid blocks.
system.l23.avg_refs                         55.340307                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           37.481952                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    25.272739                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   866.165113                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3166.669158                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.009151                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006170                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.211466                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.773113                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999900                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4273                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4274                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1532                       # number of Writeback hits
system.l23.Writeback_hits::total                 1532                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           14                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4287                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4288                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4287                       # number of overall hits
system.l23.overall_hits::total                   4288                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2179                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2214                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2180                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2215                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2180                       # number of overall misses
system.l23.overall_misses::total                 2215                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     27254989                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1130100080                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1157355069                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       491054                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       491054                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     27254989                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1130591134                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1157846123                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     27254989                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1130591134                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1157846123                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         6452                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               6488                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1532                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1532                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         6467                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6503                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         6467                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6503                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.337725                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.341245                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.066667                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.337096                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340612                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.337096                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340612                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 778713.971429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 518632.436898                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 522743.933604                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       491054                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       491054                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 778713.971429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 518619.786239                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 522729.626637                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 778713.971429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 518619.786239                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 522729.626637                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 536                       # number of writebacks
system.l23.writebacks::total                      536                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2179                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2214                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2180                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2215                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2180                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2215                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     24740723                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    973545061                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    998285784                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       419254                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       419254                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     24740723                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    973964315                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    998705038                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     24740723                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    973964315                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    998705038                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.337725                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.341245                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.337096                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340612                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.337096                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340612                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 706877.800000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 446785.250574                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 450896.921409                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       419254                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       419254                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 706877.800000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 446772.621560                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 450882.635666                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 706877.800000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 446772.621560                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 450882.635666                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          2213                       # number of replacements
system.l24.tagsinuse                      4095.590281                       # Cycle average of tags in use
system.l24.total_refs                          349152                       # Total number of references to valid blocks.
system.l24.sampled_refs                          6307                       # Sample count of references to valid blocks.
system.l24.avg_refs                         55.359442                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           37.473278                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.452815                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   853.053764                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3179.610423                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.009149                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006214                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.208265                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.776272                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999900                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         4276                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   4277                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1539                       # number of Writeback hits
system.l24.Writeback_hits::total                 1539                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           14                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         4290                       # number of demand (read+write) hits
system.l24.demand_hits::total                    4291                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         4290                       # number of overall hits
system.l24.overall_hits::total                   4291                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         2178                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 2212                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         2179                       # number of demand (read+write) misses
system.l24.demand_misses::total                  2213                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         2179                       # number of overall misses
system.l24.overall_misses::total                 2213                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     28018171                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   1109695348                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     1137713519                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       522060                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       522060                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     28018171                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   1110217408                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      1138235579                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     28018171                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   1110217408                       # number of overall miss cycles
system.l24.overall_miss_latency::total     1138235579                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         6454                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               6489                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1539                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1539                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         6469                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                6504                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         6469                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               6504                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.337465                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.340885                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.066667                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.336837                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.340252                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.336837                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.340252                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 824063.852941                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 509501.996327                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 514337.033906                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       522060                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       522060                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 824063.852941                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 509507.759523                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 514340.523723                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 824063.852941                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 509507.759523                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 514340.523723                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 524                       # number of writebacks
system.l24.writebacks::total                      524                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         2178                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            2212                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         2179                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             2213                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         2179                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            2213                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     25576326                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    953252209                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    978828535                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       450260                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       450260                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     25576326                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    953702469                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    979278795                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     25576326                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    953702469                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    979278795                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.337465                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.340885                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.336837                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.340252                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.336837                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.340252                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 752244.882353                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 437673.190542                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 442508.379295                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       450260                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       450260                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 752244.882353                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 437678.966957                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 442511.882061                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 752244.882353                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 437678.966957                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 442511.882061                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1565                       # number of replacements
system.l25.tagsinuse                      4095.801984                       # Cycle average of tags in use
system.l25.total_refs                          169291                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5661                       # Sample count of references to valid blocks.
system.l25.avg_refs                         29.904787                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           54.380879                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    22.873056                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   808.387032                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3210.161017                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.013277                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005584                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.197360                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.783731                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999952                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3550                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3551                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             615                       # number of Writeback hits
system.l25.Writeback_hits::total                  615                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            6                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3556                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3557                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3556                       # number of overall hits
system.l25.overall_hits::total                   3557                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           30                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1535                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1565                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           30                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1535                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1565                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           30                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1535                       # number of overall misses
system.l25.overall_misses::total                 1565                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     26846996                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    662725382                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      689572378                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     26846996                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    662725382                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       689572378                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     26846996                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    662725382                       # number of overall miss cycles
system.l25.overall_miss_latency::total      689572378                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           31                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5085                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5116                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          615                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              615                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            6                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           31                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5091                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5122                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           31                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5091                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5122                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.301868                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.305903                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.301512                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.305545                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.967742                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.301512                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.305545                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 894899.866667                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 431742.919870                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 440621.327796                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 894899.866667                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 431742.919870                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 440621.327796                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 894899.866667                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 431742.919870                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 440621.327796                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 234                       # number of writebacks
system.l25.writebacks::total                      234                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           30                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1535                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1565                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           30                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1535                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1565                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           30                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1535                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1565                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     24692620                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    552483611                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    577176231                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     24692620                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    552483611                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    577176231                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     24692620                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    552483611                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    577176231                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.301868                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.305903                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.301512                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.305545                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.967742                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.301512                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.305545                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 823087.333333                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 359924.176547                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 368802.703514                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 823087.333333                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 359924.176547                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 368802.703514                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 823087.333333                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 359924.176547                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 368802.703514                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           677                       # number of replacements
system.l26.tagsinuse                      4095.549079                       # Cycle average of tags in use
system.l26.total_refs                          245924                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4773                       # Sample count of references to valid blocks.
system.l26.avg_refs                         51.523989                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          124.229562                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    33.881303                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   325.528608                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3611.909606                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.030329                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.008272                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.079475                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.881814                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         2818                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   2820                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             892                       # number of Writeback hits
system.l26.Writeback_hits::total                  892                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           12                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   12                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         2830                       # number of demand (read+write) hits
system.l26.demand_hits::total                    2832                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         2830                       # number of overall hits
system.l26.overall_hits::total                   2832                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          640                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  678                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          640                       # number of demand (read+write) misses
system.l26.demand_misses::total                   678                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          640                       # number of overall misses
system.l26.overall_misses::total                  678                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     56903851                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    293989885                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      350893736                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     56903851                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    293989885                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       350893736                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     56903851                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    293989885                       # number of overall miss cycles
system.l26.overall_miss_latency::total      350893736                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         3458                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               3498                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          892                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              892                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           12                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               12                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         3470                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                3510                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         3470                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               3510                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.185078                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.193825                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.184438                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.193162                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.950000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.184438                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.193162                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1497469.763158                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 459359.195312                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 517542.383481                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1497469.763158                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 459359.195312                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 517542.383481                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1497469.763158                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 459359.195312                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 517542.383481                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 402                       # number of writebacks
system.l26.writebacks::total                      402                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          640                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             678                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          640                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              678                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          640                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             678                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     54174433                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    248073761                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    302248194                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     54174433                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    248073761                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    302248194                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     54174433                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    248073761                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    302248194                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.185078                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.193825                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.184438                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.193162                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.950000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.184438                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.193162                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1425642.973684                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 387615.251563                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 445793.796460                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1425642.973684                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 387615.251563                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 445793.796460                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1425642.973684                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 387615.251563                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 445793.796460                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2205                       # number of replacements
system.l27.tagsinuse                      4095.587211                       # Cycle average of tags in use
system.l27.total_refs                          349138                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6299                       # Sample count of references to valid blocks.
system.l27.avg_refs                         55.427528                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.479922                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    26.330655                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   854.543428                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3177.233206                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009150                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006428                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.208629                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.775692                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999899                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4266                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4267                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1535                       # number of Writeback hits
system.l27.Writeback_hits::total                 1535                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           14                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4280                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4281                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4280                       # number of overall hits
system.l27.overall_hits::total                   4281                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2169                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2204                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2170                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2205                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2170                       # number of overall misses
system.l27.overall_misses::total                 2205                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     31667324                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1127620316                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1159287640                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       380288                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       380288                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     31667324                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1128000604                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1159667928                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     31667324                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1128000604                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1159667928                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         6435                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               6471                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1535                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1535                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         6450                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                6486                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         6450                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               6486                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.337063                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.340597                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.066667                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.336434                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.339963                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.336434                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.339963                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 904780.685714                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 519880.274781                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 525992.577132                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       380288                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       380288                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 904780.685714                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 519815.946544                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 525926.497959                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 904780.685714                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 519815.946544                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 525926.497959                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 525                       # number of writebacks
system.l27.writebacks::total                      525                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2169                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2204                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2170                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2205                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2170                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2205                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     29152151                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    971811636                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1000963787                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       308488                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       308488                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     29152151                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    972120124                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1001272275                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     29152151                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    972120124                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1001272275                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.337063                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.340597                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.336434                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.339963                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.336434                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.339963                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 832918.600000                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 448045.936376                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 454157.798094                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       308488                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       308488                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 832918.600000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 447981.623963                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 454091.734694                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 832918.600000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 447981.623963                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 454091.734694                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               570.934271                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001079304                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1728979.799655                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.637151                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297120                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.047495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867463                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.914959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1071414                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1071414                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1071414                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1071414                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1071414                       # number of overall hits
system.cpu0.icache.overall_hits::total        1071414                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     46486964                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     46486964                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     46486964                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     46486964                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     46486964                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     46486964                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1071462                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1071462                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1071462                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1071462                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1071462                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1071462                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 968478.416667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 968478.416667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 968478.416667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 968478.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 968478.416667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 968478.416667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35991576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35991576                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35991576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35991576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35991576                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35991576                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       999766                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       999766                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       999766                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       999766                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       999766                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       999766                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7274                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393102960                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7530                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52204.908367                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.797614                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.202386                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2799458                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2799458                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          752                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          752                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4332234                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4332234                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4332234                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4332234                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        26292                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        26292                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        26312                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         26312                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        26312                       # number of overall misses
system.cpu0.dcache.overall_misses::total        26312                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6846702967                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6846702967                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1571664                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6848274631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6848274631                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6848274631                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6848274631                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825750                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825750                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358546                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358546                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358546                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358546                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009304                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006037                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006037                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006037                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006037                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 260410.123498                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 260410.123498                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78583.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 260271.915134                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 260271.915134                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 260271.915134                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 260271.915134                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1898                       # number of writebacks
system.cpu0.dcache.writebacks::total             1898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        19024                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        19024                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        19038                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        19038                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        19038                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        19038                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7268                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7274                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7274                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7274                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1768647339                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1768647339                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1769031939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1769031939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1769031939                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1769031939                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002572                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001669                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001669                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 243347.184783                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 243347.184783                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 243199.331729                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 243199.331729                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 243199.331729                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 243199.331729                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.545783                       # Cycle average of tags in use
system.cpu1.icache.total_refs               977201883                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1854273.022770                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    28.545783                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.045746                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831003                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1098368                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1098368                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1098368                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1098368                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1098368                       # number of overall hits
system.cpu1.icache.overall_hits::total        1098368                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     40129710                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     40129710                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     40129710                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     40129710                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     40129710                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     40129710                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1098422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1098422                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1098422                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1098422                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1098422                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1098422                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000049                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 743142.777778                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 743142.777778                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 743142.777778                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 743142.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 743142.777778                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 743142.777778                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     31178786                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31178786                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     31178786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31178786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     31178786                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31178786                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 842669.891892                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 842669.891892                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 842669.891892                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 842669.891892                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 842669.891892                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 842669.891892                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6440                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162702759                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6696                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24298.500448                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   228.003699                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    27.996301                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.890639                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.109361                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       759865                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         759865                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       628049                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        628049                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1754                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1754                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1466                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1466                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1387914                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1387914                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1387914                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1387914                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16638                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16638                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           89                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16727                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16727                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16727                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16727                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3851920196                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3851920196                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8980880                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8980880                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3860901076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3860901076                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3860901076                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3860901076                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       776503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       776503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       628138                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       628138                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1404641                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1404641                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1404641                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1404641                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021427                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021427                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000142                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011908                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011908                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011908                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011908                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 231513.414834                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 231513.414834                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 100908.764045                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100908.764045                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 230818.501584                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 230818.501584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 230818.501584                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 230818.501584                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1533                       # number of writebacks
system.cpu1.dcache.writebacks::total             1533                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10213                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10213                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           74                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10287                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10287                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6425                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6425                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6440                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6440                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1407579604                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1407579604                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1170292                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1170292                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1408749896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1408749896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1408749896                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1408749896                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008274                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008274                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004585                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004585                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004585                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004585                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 219078.537588                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 219078.537588                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 78019.466667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78019.466667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 218749.983851                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 218749.983851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 218749.983851                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 218749.983851                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.421787                       # Cycle average of tags in use
system.cpu2.icache.total_refs               977203501                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1857801.332700                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.421787                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.047150                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.832407                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1099986                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1099986                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1099986                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1099986                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1099986                       # number of overall hits
system.cpu2.icache.overall_hits::total        1099986                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     35276569                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     35276569                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     35276569                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     35276569                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     35276569                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     35276569                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1100036                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1100036                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1100036                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1100036                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1100036                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1100036                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000045                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 705531.380000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 705531.380000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 705531.380000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 705531.380000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 705531.380000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 705531.380000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     29922389                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     29922389                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     29922389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     29922389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     29922389                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     29922389                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 831177.472222                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 831177.472222                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 831177.472222                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 831177.472222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 831177.472222                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 831177.472222                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6488                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162705384                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6744                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              24125.946619                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   228.038043                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    27.961957                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.890774                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.109226                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       761689                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         761689                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       628868                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        628868                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1734                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1468                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1468                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1390557                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1390557                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1390557                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1390557                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16745                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16745                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           89                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16834                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16834                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16834                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16834                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3853868427                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3853868427                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8100109                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8100109                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3861968536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3861968536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3861968536                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3861968536                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       778434                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       778434                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       628957                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       628957                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1468                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1468                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1407391                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1407391                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1407391                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1407391                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021511                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021511                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000142                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000142                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011961                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011961                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011961                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011961                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 230150.398746                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 230150.398746                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 91012.460674                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91012.460674                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 229414.787692                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 229414.787692                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 229414.787692                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 229414.787692                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1540                       # number of writebacks
system.cpu2.dcache.writebacks::total             1540                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        10272                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        10272                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           74                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        10346                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10346                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        10346                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10346                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6473                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6473                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6488                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6488                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6488                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6488                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1410533089                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1410533089                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1098718                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1098718                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1411631807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1411631807                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1411631807                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1411631807                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008315                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004610                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004610                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004610                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004610                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 217910.256295                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 217910.256295                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73247.866667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73247.866667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 217575.802559                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 217575.802559                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 217575.802559                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 217575.802559                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               518.760578                       # Cycle average of tags in use
system.cpu3.icache.total_refs               977201488                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1857797.505703                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    28.760578                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046091                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831347                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1097973                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1097973                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1097973                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1097973                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1097973                       # number of overall hits
system.cpu3.icache.overall_hits::total        1097973                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     34627871                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     34627871                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     34627871                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     34627871                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     34627871                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     34627871                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1098023                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1098023                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1098023                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1098023                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1098023                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1098023                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000046                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 692557.420000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 692557.420000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 692557.420000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 692557.420000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 692557.420000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 692557.420000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     27628840                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     27628840                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     27628840                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     27628840                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     27628840                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     27628840                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 767467.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 767467.777778                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 767467.777778                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 767467.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 767467.777778                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 767467.777778                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  6467                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               162702869                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6723                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              24200.932471                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   228.127322                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    27.872678                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.891122                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.108878                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       759856                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         759856                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       628188                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        628188                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1466                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1466                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1388044                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1388044                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1388044                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1388044                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16614                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16614                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           97                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16711                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16711                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16711                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16711                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3898787571                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3898787571                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     11318540                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     11318540                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3910106111                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3910106111                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3910106111                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3910106111                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       776470                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       776470                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       628285                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       628285                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1404755                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1404755                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1404755                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1404755                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021397                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021397                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000154                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000154                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011896                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011896                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011896                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011896                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 234668.807692                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 234668.807692                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 116685.979381                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 116685.979381                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 233983.969302                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 233983.969302                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 233983.969302                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 233983.969302                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1532                       # number of writebacks
system.cpu3.dcache.writebacks::total             1532                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10162                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10162                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           82                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           82                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10244                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10244                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10244                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         6452                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6452                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         6467                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         6467                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         6467                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         6467                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1429124717                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1429124717                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1407136                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1407136                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1430531853                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1430531853                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1430531853                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1430531853                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004604                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004604                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004604                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004604                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 221501.041073                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 221501.041073                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 93809.066667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 93809.066667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 221204.863615                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 221204.863615                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 221204.863615                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 221204.863615                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.748842                       # Cycle average of tags in use
system.cpu4.icache.total_refs               977201748                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1861336.662857                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.748842                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          490                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.046072                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.785256                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831328                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1098233                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1098233                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1098233                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1098233                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1098233                       # number of overall hits
system.cpu4.icache.overall_hits::total        1098233                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           53                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           53                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           53                       # number of overall misses
system.cpu4.icache.overall_misses::total           53                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46562392                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46562392                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46562392                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46562392                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46562392                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46562392                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1098286                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1098286                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1098286                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1098286                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1098286                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1098286                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000048                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000048                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 878535.698113                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 878535.698113                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 878535.698113                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 878535.698113                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 878535.698113                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 878535.698113                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           18                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           18                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     28397457                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     28397457                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     28397457                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     28397457                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     28397457                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     28397457                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 811355.914286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 811355.914286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 811355.914286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 811355.914286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 811355.914286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 811355.914286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  6469                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               162704478                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  6725                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              24193.974424                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   228.002445                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    27.997555                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.890635                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.109365                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       760181                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         760181                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       629461                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        629461                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1741                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1470                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1470                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1389642                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1389642                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1389642                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1389642                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        16584                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        16584                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           90                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        16674                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         16674                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        16674                       # number of overall misses
system.cpu4.dcache.overall_misses::total        16674                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   3824585903                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3824585903                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     11259031                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     11259031                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   3835844934                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   3835844934                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   3835844934                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   3835844934                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       776765                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       776765                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       629551                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       629551                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1470                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1470                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1406316                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1406316                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1406316                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1406316                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021350                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021350                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000143                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011857                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011857                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011857                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011857                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 230619.024542                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 230619.024542                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 125100.344444                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 125100.344444                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 230049.474271                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 230049.474271                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 230049.474271                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 230049.474271                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1539                       # number of writebacks
system.cpu4.dcache.writebacks::total             1539                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10130                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10130                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           75                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           75                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10205                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10205                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10205                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10205                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         6454                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         6454                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         6469                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         6469                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         6469                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         6469                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   1408855691                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1408855691                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1443140                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1443140                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   1410298831                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   1410298831                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   1410298831                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   1410298831                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004600                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004600                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004600                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004600                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 218291.864115                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 218291.864115                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 96209.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 96209.333333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 218008.785129                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 218008.785129                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 218008.785129                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 218008.785129                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               549.872988                       # Cycle average of tags in use
system.cpu5.icache.total_refs               888927822                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1593060.612903                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    23.547740                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   526.325248                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.037737                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.843470                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.881207                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1111975                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1111975                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1111975                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1111975                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1111975                       # number of overall hits
system.cpu5.icache.overall_hits::total        1111975                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.cpu5.icache.overall_misses::total           42                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     38101138                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     38101138                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     38101138                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     38101138                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     38101138                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     38101138                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1112017                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1112017                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1112017                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1112017                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1112017                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1112017                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000038                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 907169.952381                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 907169.952381                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 907169.952381                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 907169.952381                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 907169.952381                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 907169.952381                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     27168615                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     27168615                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     27168615                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     27168615                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     27168615                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     27168615                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 876406.935484                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 876406.935484                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 876406.935484                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 876406.935484                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 876406.935484                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 876406.935484                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5091                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               199381925                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5347                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              37288.559005                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   184.983964                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    71.016036                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.722594                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.277406                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1674113                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1674113                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       295273                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        295273                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          697                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          697                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          692                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          692                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1969386                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1969386                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1969386                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1969386                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18088                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18088                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18118                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18118                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18118                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18118                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4392391256                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4392391256                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2557206                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2557206                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4394948462                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4394948462                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4394948462                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4394948462                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1692201                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1692201                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       295303                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       295303                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          692                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1987504                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1987504                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1987504                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1987504                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010689                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010689                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.009116                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.009116                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.009116                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.009116                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 242834.545334                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 242834.545334                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85240.200000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85240.200000                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 242573.598742                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 242573.598742                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 242573.598742                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 242573.598742                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          615                       # number of writebacks
system.cpu5.dcache.writebacks::total              615                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        13003                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        13003                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        13027                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        13027                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        13027                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        13027                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5085                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5085                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5091                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5091                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5091                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5091                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    907639790                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    907639790                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    908024390                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    908024390                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    908024390                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    908024390                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003005                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003005                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002562                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002562                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002562                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002562                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 178493.567355                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 178493.567355                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 178358.748772                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 178358.748772                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 178358.748772                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 178358.748772                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               490.792453                       # Cycle average of tags in use
system.cpu6.icache.total_refs               974733032                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1969157.640404                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.792453                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057360                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.786526                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1149471                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1149471                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1149471                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1149471                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1149471                       # number of overall hits
system.cpu6.icache.overall_hits::total        1149471                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     83963974                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     83963974                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     83963974                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     83963974                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     83963974                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     83963974                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1149525                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1149525                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1149525                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1149525                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1149525                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1149525                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000047                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1554888.407407                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1554888.407407                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1554888.407407                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1554888.407407                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1554888.407407                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1554888.407407                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       233365                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       233365                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     57402721                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     57402721                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     57402721                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     57402721                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     57402721                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     57402721                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1435068.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1435068.025000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1435068.025000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1435068.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1435068.025000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1435068.025000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3469                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               144340021                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3725                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              38748.998926                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.557130                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.442870                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.857645                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.142355                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       914477                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         914477                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       678187                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        678187                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1715                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1648                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1648                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1592664                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1592664                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1592664                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1592664                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         8962                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         8962                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           48                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9010                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9010                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9010                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9010                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1254040873                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1254040873                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3881608                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3881608                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1257922481                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1257922481                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1257922481                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1257922481                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       923439                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       923439                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       678235                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       678235                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1648                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1601674                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1601674                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1601674                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1601674                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009705                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009705                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000071                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005625                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005625                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005625                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 139928.684780                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 139928.684780                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 80866.833333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 80866.833333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 139614.037847                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 139614.037847                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 139614.037847                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 139614.037847                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          892                       # number of writebacks
system.cpu6.dcache.writebacks::total              892                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5504                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5504                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5540                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5540                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5540                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5540                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3458                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3458                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3470                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3470                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3470                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3470                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    482939132                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    482939132                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       816726                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       816726                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    483755858                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    483755858                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    483755858                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    483755858                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003745                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002166                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002166                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 139658.511278                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 139658.511278                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68060.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68060.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 139410.910086                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 139410.910086                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 139410.910086                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 139410.910086                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.413643                       # Cycle average of tags in use
system.cpu7.icache.total_refs               977201594                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   526                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1857797.707224                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    29.413643                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.047137                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.832394                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1098079                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1098079                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1098079                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1098079                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1098079                       # number of overall hits
system.cpu7.icache.overall_hits::total        1098079                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     38585450                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     38585450                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     38585450                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     38585450                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     38585450                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     38585450                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1098131                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1098131                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1098131                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1098131                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1098131                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1098131                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000047                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 742027.884615                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 742027.884615                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 742027.884615                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 742027.884615                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 742027.884615                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 742027.884615                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           16                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           16                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     32023437                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     32023437                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     32023437                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     32023437                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     32023437                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     32023437                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 889539.916667                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 889539.916667                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 889539.916667                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 889539.916667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 889539.916667                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 889539.916667                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  6450                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               162702127                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  6706                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              24262.172234                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   228.044895                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    27.955105                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.890800                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.109200                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       759442                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         759442                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       627843                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        627843                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1751                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1466                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1466                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1387285                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1387285                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1387285                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1387285                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        16629                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        16629                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           93                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           93                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        16722                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         16722                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        16722                       # number of overall misses
system.cpu7.dcache.overall_misses::total        16722                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   3918761790                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   3918761790                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     10289207                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     10289207                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   3929050997                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   3929050997                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   3929050997                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   3929050997                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       776071                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       776071                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       627936                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       627936                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1404007                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1404007                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1404007                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1404007                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021427                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021427                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000148                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000148                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011910                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011910                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011910                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011910                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 235658.295147                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 235658.295147                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 110636.634409                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 110636.634409                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 234962.982717                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 234962.982717                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 234962.982717                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 234962.982717                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1535                       # number of writebacks
system.cpu7.dcache.writebacks::total             1535                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        10194                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        10194                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           78                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        10272                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        10272                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        10272                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        10272                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         6435                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         6435                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         6450                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         6450                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         6450                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         6450                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1426118256                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1426118256                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1301379                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1301379                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1427419635                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1427419635                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1427419635                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1427419635                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008292                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 221618.998601                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 221618.998601                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 86758.600000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 86758.600000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 221305.369767                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 221305.369767                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 221305.369767                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 221305.369767                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
