
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Wed Mar 12 17:35:05 2025
Host:		ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> restoreDesign /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat fullchip
exclude_path_collection 0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Mar 12 17:35:22 2025
viaInitial ends at Wed Mar 12 17:35:22 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.32min, fe_mem=469.9M) ***
*** Begin netlist parsing (mem=469.9M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/fullchip.v.gz'

*** Memory Usage v#1 (Current mem = 495.949M, initial mem = 149.258M) ***
*** End netlist parsing (cpu=0:00:00.4, real=0:00:00.0, mem=495.9M) ***
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 45125 stdCell insts.

*** Memory Usage v#1 (Current mem = 575.781M, initial mem = 149.258M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
Stripe will break at block ring.
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/fullchip.sdc' ...
Current (total cpu=0:00:12.6, real=0:00:20.0, peak res=347.6M, current mem=713.8M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/fullchip.sdc, Line 9).

INFO (CTE): Reading of timing constraints file /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/fullchip.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=362.9M, current mem=728.5M)
Current (total cpu=0:00:12.7, real=0:00:20.0, peak res=362.9M, current mem=728.5M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
Reading floorplan file - /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/fullchip.fp.gz (mem = 737.5M).
*info: reset 49855 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 1391200 1390000)
 ... processed partition successfully.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 739.5M) ***
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/fullchip.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=740.9M) ***
Total net length = 4.935e+01 (2.467e+01 2.467e+01) (ext = 0.000e+00)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Reading routing file - /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Wed Mar 12 17:33:55 2025 Format: 15.2) ...
*** Total 49680 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.1 real=0:00:01.0 mem=743.3M) ***
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=889.3M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort medium -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct false -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort medium -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct false -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.3622 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=1214.7 CPU=0:00:04.6 REAL=0:00:04.0)
*** CDM Built up (cpu=0:00:05.8  real=0:00:05.0  mem= 1214.7M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:08.5) (Real : 0:00:09.0) (mem : 1214.7M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 873 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD6' removed
*       :      6 instances of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :     16 instances of type 'INVD2' removed
*       :     32 instances of type 'INVD1' removed
*       :     19 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND6' removed
*       :      1 instance  of type 'CKND4' removed
*       :      2 instances of type 'CKND3' removed
*       :     22 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKBD8' removed
*       :      4 instances of type 'CKBD6' removed
*       :    383 instances of type 'CKBD4' removed
*       :      9 instances of type 'CKBD3' removed
*       :     25 instances of type 'CKBD2' removed
*       :     39 instances of type 'CKBD1' removed
*       :     21 instances of type 'BUFFD8' removed
*       :      5 instances of type 'BUFFD6' removed
*       :      9 instances of type 'BUFFD4' removed
*       :     61 instances of type 'BUFFD3' removed
*       :    165 instances of type 'BUFFD2' removed
*       :     45 instances of type 'BUFFD1' removed
*       :      3 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:01.6) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=44268 (0 fixed + 44268 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=48821 #term=174573 #term/net=3.58, #fixedIo=0, #floatIo=0, #fixedPin=331, #floatPin=0
stdCell: 44268 single + 0 double + 0 multi
Total standard cell length = 125.3886 (mm), area = 0.2257 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.496.
Density for the design = 0.496.
       = stdcell_area 626943 sites (225699 um^2) / alloc_area 1263640 sites (454910 um^2).
Pin Density = 0.1378.
            = total # of pins 174573 / total area 1266750.
*Internal placement parameters: * | 15 | 0x000555
End delay calculation. (MEM=1252.86 CPU=0:00:04.6 REAL=0:00:04.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.027e+05 (1.23e+05 8.00e+04)
              Est.  stn bbox = 2.869e+05 (1.92e+05 9.46e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1252.9M
Iteration  2: Total net bbox = 3.143e+05 (1.23e+05 1.92e+05)
              Est.  stn bbox = 5.070e+05 (1.92e+05 3.15e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1252.9M
Iteration  3: Total net bbox = 3.395e+05 (1.46e+05 1.93e+05)
              Est.  stn bbox = 5.560e+05 (2.38e+05 3.18e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 1252.9M
Iteration  4: Total net bbox = 4.520e+05 (1.39e+05 3.13e+05)
              Est.  stn bbox = 7.265e+05 (2.26e+05 5.00e+05)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 1233.8M
End delay calculation. (MEM=1271.93 CPU=0:00:04.7 REAL=0:00:04.0)
Iteration  5: Total net bbox = 1.206e+06 (5.65e+05 6.41e+05)
              Est.  stn bbox = 1.588e+06 (7.11e+05 8.77e+05)
              cpu = 0:00:21.6 real = 0:00:21.0 mem = 1271.9M
Iteration  6: Total net bbox = 8.806e+05 (3.51e+05 5.30e+05)
              Est.  stn bbox = 1.226e+06 (4.77e+05 7.49e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1272.1M
End delay calculation. (MEM=1272.06 CPU=0:00:04.5 REAL=0:00:04.0)
Iteration  7: Total net bbox = 9.460e+05 (4.16e+05 5.30e+05)
              Est.  stn bbox = 1.298e+06 (5.49e+05 7.49e+05)
              cpu = 0:00:09.9 real = 0:00:10.0 mem = 1272.1M
Iteration  8: Total net bbox = 1.026e+06 (4.16e+05 6.10e+05)
              Est.  stn bbox = 1.382e+06 (5.49e+05 8.34e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1272.1M
End delay calculation. (MEM=1272.06 CPU=0:00:04.5 REAL=0:00:04.0)
Iteration  9: Total net bbox = 1.058e+06 (4.49e+05 6.10e+05)
              Est.  stn bbox = 1.420e+06 (5.87e+05 8.34e+05)
              cpu = 0:00:10.4 real = 0:00:10.0 mem = 1272.1M
Iteration 10: Total net bbox = 1.093e+06 (4.49e+05 6.44e+05)
              Est.  stn bbox = 1.460e+06 (5.87e+05 8.74e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1272.1M
End delay calculation. (MEM=1272.06 CPU=0:00:04.6 REAL=0:00:05.0)
Iteration 11: Total net bbox = 1.111e+06 (4.67e+05 6.44e+05)
              Est.  stn bbox = 1.482e+06 (6.09e+05 8.74e+05)
              cpu = 0:00:10.1 real = 0:00:10.0 mem = 1272.1M
Iteration 12: Total net bbox = 1.137e+06 (4.67e+05 6.70e+05)
              Est.  stn bbox = 1.511e+06 (6.09e+05 9.03e+05)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 1272.1M
End delay calculation. (MEM=1272.06 CPU=0:00:05.3 REAL=0:00:05.0)
Iteration 13: Total net bbox = 1.146e+06 (4.67e+05 6.80e+05)
              Est.  stn bbox = 1.522e+06 (6.09e+05 9.13e+05)
              cpu = 0:00:11.3 real = 0:00:11.0 mem = 1272.1M
Iteration 14: Total net bbox = 1.155e+06 (4.67e+05 6.88e+05)
              Est.  stn bbox = 1.530e+06 (6.09e+05 9.22e+05)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 1272.1M
Iteration 15: Total net bbox = 1.155e+06 (4.67e+05 6.88e+05)
              Est.  stn bbox = 1.530e+06 (6.09e+05 9.22e+05)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1272.1M
Iteration 16: Total net bbox = 1.236e+06 (5.42e+05 6.94e+05)
              Est.  stn bbox = 1.613e+06 (6.86e+05 9.28e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1272.1M
*** cost = 1.236e+06 (5.42e+05 6.94e+05) (cpu for global=0:01:25) real=0:01:24***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:01:58 mem=1136.8M) ***
Total net bbox length = 1.236e+06 (5.423e+05 6.937e+05) (ext = 4.561e+04)
Move report: Detail placement moves 41230 insts, mean move: 2.45 um, max move: 44.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1752): (352.80, 379.00) --> (308.00, 379.00)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:08.0 MEM: 1163.3MB
Summary Report:
Instances move: 41230 (out of 44268 movable)
Mean displacement: 2.45 um
Max displacement: 44.80 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1752) (352.8, 379) -> (308, 379)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.198e+06 (4.990e+05 6.991e+05) (ext = 4.491e+04)
Runtime: CPU: 0:00:07.6 REAL: 0:00:08.0 MEM: 1163.3MB
*** Finished refinePlace (0:02:06 mem=1163.3M) ***
*** Finished Initial Placement (cpu=0:01:40, real=0:01:40, mem=1163.3M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=52154 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=48821  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 48821 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 48821 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 1.482730e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 174242
[NR-eagl] Layer2(M2)(V) length: 4.302591e+05um, number of vias: 248724
[NR-eagl] Layer3(M3)(H) length: 4.833983e+05um, number of vias: 30147
[NR-eagl] Layer4(M4)(V) length: 2.026173e+05um, number of vias: 17270
[NR-eagl] Layer5(M5)(H) length: 1.762890e+05um, number of vias: 13248
[NR-eagl] Layer6(M6)(V) length: 2.091151e+05um, number of vias: 583
[NR-eagl] Layer7(M7)(H) length: 5.582896e+03um, number of vias: 446
[NR-eagl] Layer8(M8)(V) length: 1.483379e+04um, number of vias: 0
[NR-eagl] Total length: 1.522095e+06um, number of vias: 484660
[NR-eagl] End Peak syMemory usage = 1237.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.09 seconds
**placeDesign ... cpu = 0: 1:52, real = 0: 1:52, mem = 1207.6M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1215.6M, totSessionCpu=0:02:10 **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1215.6M)
Extraction called for design 'fullchip' of instances=44268 and nets=48998 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1215.629M)
** Profile ** Start :  cpu=0:00:00.0, mem=1215.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1215.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1337.07 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 1337.1M) ***
*** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:09.0 totSessionCpu=0:02:20 mem=1337.1M)
** Profile ** Overall slacks :  cpu=0:00:08.6, mem=1337.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1337.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -12.343 |
|           TNS (ns):|-55488.2 |
|    Violating Paths:|  15864  |
|          All Paths:|  19592  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    389 (389)     |   -0.679   |    389 (389)     |
|   max_tran     |   411 (23765)    |  -11.939   |   411 (23765)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.492%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1337.1M
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1260.8M, totSessionCpu=0:02:21 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1260.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1260.8M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 44268

Instance distribution across the VT partitions:

 LVT : inst = 13860 (31.3%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 13860 (31.3%)

 HVT : inst = 30384 (68.6%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 30384 (68.6%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  48821
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1015.87MB/1015.87MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1015.98MB/1015.98MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1016.02MB/1016.02MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT)
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT): 10%
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT): 20%
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT): 30%
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT): 40%
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT): 50%
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT): 60%
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT): 70%
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT): 80%
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT): 90%

Finished Levelizing
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT)

Starting Activity Propagation
2025-Mar-12 17:37:38 (2025-Mar-13 00:37:38 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-12 17:37:39 (2025-Mar-13 00:37:39 GMT): 10%
2025-Mar-12 17:37:39 (2025-Mar-13 00:37:39 GMT): 20%

Finished Activity Propagation
2025-Mar-12 17:37:39 (2025-Mar-13 00:37:39 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1019.35MB/1019.35MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 17:37:39 (2025-Mar-13 00:37:39 GMT)
 ... Calculating leakage power
2025-Mar-12 17:37:40 (2025-Mar-13 00:37:40 GMT): 10%
2025-Mar-12 17:37:40 (2025-Mar-13 00:37:40 GMT): 20%
2025-Mar-12 17:37:40 (2025-Mar-13 00:37:40 GMT): 30%
2025-Mar-12 17:37:40 (2025-Mar-13 00:37:40 GMT): 40%

Finished Calculating power
2025-Mar-12 17:37:40 (2025-Mar-13 00:37:40 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1019.51MB/1019.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1019.51MB/1019.51MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1019.54MB/1019.54MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 17:37:40 (2025-Mar-13 00:37:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.97549955
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.7316       37.03
Macro                                  0           0
IO                             1.824e-05   0.0009233
Combinational                      1.244       62.97
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.975         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.975         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Total Cap: 	3.92744e-10 F
* 		Total instances in design: 44268
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.9755 mW
Cell usage statistics:  
Library tcbn65gpluswc , 44268 cells ( 100.000000%) , 1.9755 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1019.81MB/1019.81MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -12.443 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 1.960 mW
Resizable instances =  44244 (99.9%), leakage = 1.960 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =  13860 (31.3%), lkg = 0.565 mW (28.8%)
   -ve slk =  13860 (31.3%), lkg = 0.565 mW (28.8%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  30384 (68.6%), lkg = 1.395 mW (71.2%)
   -ve slk =  30204 (68.2%), lkg = 1.393 mW (71.1%)

OptMgr: Begin forced downsizing
OptMgr: 12621 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -16.447 ns
OptMgr: 3680 (29%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -12.611 ns

Design leakage power (state independent) = 1.848 mW
Resizable instances =  44244 (99.9%), leakage = 1.848 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =   6344 (14.3%), lkg = 0.318 mW (17.2%)
   -ve slk =   6344 (14.3%), lkg = 0.318 mW (17.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =  37900 (85.6%), lkg = 1.530 mW (82.8%)
   -ve slk =  37726 (85.2%), lkg = 1.528 mW (82.7%)


Summary: cell sizing

 8941 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0       8941       8941

   26 instances changed cell type from       AN2XD1   to    CKAN2D0
  369 instances changed cell type from       AO21D1   to     AO21D0
    5 instances changed cell type from      AOI21D1   to    AOI21D0
    6 instances changed cell type from      CKAN2D1   to    CKAN2D0
  539 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
  248 instances changed cell type from      CKND2D1   to    CKND2D0
  331 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
  110 instances changed cell type from       IND2D1   to     IND2D0
  154 instances changed cell type from       INR2D1   to     INR2D0
   17 instances changed cell type from       INR2D1   to    INR2XD0
   66 instances changed cell type from       INR2D2   to    INR2XD1
   57 instances changed cell type from      INR2XD0   to     INR2D0
  268 instances changed cell type from        INVD1   to      CKND0
    8 instances changed cell type from      IOA21D1   to    IOA21D0
   16 instances changed cell type from     MOAI22D1   to   MOAI22D0
   41 instances changed cell type from        ND2D0   to    CKND2D0
  147 instances changed cell type from        ND2D1   to    CKND2D0
    2 instances changed cell type from        ND2D1   to    CKND2D1
  118 instances changed cell type from        ND2D2   to    CKND2D2
   25 instances changed cell type from        ND2D3   to    CKND2D3
   70 instances changed cell type from        ND2D4   to    CKND2D4
    8 instances changed cell type from        ND2D8   to    CKND2D8
    5 instances changed cell type from        ND3D1   to      ND3D0
    1 instances changed cell type from        ND4D1   to      ND4D0
   40 instances changed cell type from        NR2D1   to      NR2D0
   77 instances changed cell type from        NR2D1   to     NR2XD0
   79 instances changed cell type from        NR2D2   to     NR2XD1
    2 instances changed cell type from        NR2D4   to     NR2XD2
    1 instances changed cell type from        NR2D8   to     NR2XD4
   73 instances changed cell type from       NR2XD0   to      NR2D0
   31 instances changed cell type from       OA21D1   to     OA21D0
    6 instances changed cell type from     OAI211D1   to   OAI211D0
   42 instances changed cell type from      OAI21D1   to    OAI21D0
 1691 instances changed cell type from      OAI22D1   to    OAI22D0
   34 instances changed cell type from        OR2D1   to      OR2D0
    4 instances changed cell type from       OR2XD1   to      OR2D0
 4167 instances changed cell type from       XNR2D1   to     XNR2D0
    3 instances changed cell type from       XNR3D1   to     XNR3D0
   54 instances changed cell type from       XOR3D1   to     XOR3D0
  checkSum: 8941



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1054.59MB/1054.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1054.59MB/1054.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1054.59MB/1054.59MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT)
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT): 10%
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT): 20%
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT): 30%
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT): 40%
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT): 50%
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT): 60%
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT): 70%
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT): 80%
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT): 90%

Finished Levelizing
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT)

Starting Activity Propagation
2025-Mar-12 17:37:59 (2025-Mar-13 00:37:59 GMT)
2025-Mar-12 17:38:00 (2025-Mar-13 00:38:00 GMT): 10%
2025-Mar-12 17:38:00 (2025-Mar-13 00:38:00 GMT): 20%

Finished Activity Propagation
2025-Mar-12 17:38:01 (2025-Mar-13 00:38:01 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1062.08MB/1062.08MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 17:38:01 (2025-Mar-13 00:38:01 GMT)
 ... Calculating leakage power
2025-Mar-12 17:38:01 (2025-Mar-13 00:38:01 GMT): 10%
2025-Mar-12 17:38:01 (2025-Mar-13 00:38:01 GMT): 20%
2025-Mar-12 17:38:01 (2025-Mar-13 00:38:01 GMT): 30%
2025-Mar-12 17:38:02 (2025-Mar-13 00:38:02 GMT): 40%

Finished Calculating power
2025-Mar-12 17:38:02 (2025-Mar-13 00:38:02 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1062.08MB/1062.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1062.08MB/1062.08MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total)=1062.08MB/1062.08MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 17:38:02 (2025-Mar-13 00:38:02 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         1.86296805
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.7316       39.27
Macro                                  0           0
IO                             1.824e-05   0.0009791
Combinational                      1.131       60.73
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              1.863         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      1.863         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1152 (FA1D4): 	 0.0002617
* 		Total Cap: 	3.85978e-10 F
* 		Total instances in design: 44268
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 1.86297 mW
Cell usage statistics:  
Library tcbn65gpluswc , 44268 cells ( 100.000000%) , 1.86297 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1064.39MB/1064.39MB)

OptMgr: Leakage power optimization took: 25 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1461.3M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1461.3M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1461.3M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1461.3M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1461.3M)
CPU of: netlist preparation :0:00:00.1 (mem :1461.3M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1461.3M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 3215 out of 44268 instances
     #inst not ok to resize: 24
     #inst with no smaller cells: 32514
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -14.145  TNS Slack -71663.694 Density 48.43
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    48.43%|        -| -14.145|-71663.694|   0:00:00.0| 1562.3M|
|    48.43%|        8| -14.145|-71662.805|   0:00:02.0| 1562.3M|
|    48.43%|        8| -14.145|-71662.539|   0:00:01.0| 1562.3M|
|    48.43%|        7| -14.145|-71662.289|   0:00:01.0| 1562.3M|
|    48.43%|        6| -14.145|-71662.070|   0:00:00.0| 1562.3M|
|    48.42%|        4| -14.145|-71661.883|   0:00:00.0| 1562.3M|
|    48.42%|        0| -14.145|-71661.883|   0:00:01.0| 1562.3M|
|    48.15%|      896| -14.145|-71601.031|   0:00:07.0| 1562.3M|
|    48.15%|        3| -14.145|-71600.742|   0:00:01.0| 1562.3M|
|    48.15%|        0| -14.145|-71600.742|   0:00:00.0| 1562.3M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -14.145  TNS Slack -71600.743 Density 48.15
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:14.7) (real = 0:00:15.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1390.98M, totSessionCpu=0:03:12).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    48.15%|        -| -14.145|-71600.743|   0:00:00.0| 1526.7M|
|    48.15%|        -| -14.145|-71600.743|   0:00:00.0| 1526.7M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1526.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1118   | 30716   |   982   |    982  |     0   |     0   |     0   |     0   | -14.15 |          0|          0|          0|  48.15  |            |           |
|     9   |   314   |     7   |      7  |     0   |     0   |     0   |     0   | -2.86 |        547|          2|        854|  48.52  |   0:00:23.0|    1561.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.86 |          2|          0|         12|  48.52  |   0:00:01.0|    1561.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:24.2 real=0:00:24.0 mem=1561.0M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:37, real = 0:01:37, mem = 1401.9M, totSessionCpu=0:03:48 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 177 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -2.855  TNS Slack -14076.426 
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.855|-14076.426|    48.52%|   0:00:01.0| 1547.7M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_19_/D                                       |
|  -2.760| -9412.724|    48.79%|   0:00:36.0| 1641.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_19_/D                                       |
|  -2.691| -7722.951|    49.56%|   0:00:34.0| 1637.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_19_/D                                       |
|  -2.691| -7722.951|    49.56%|   0:00:03.0| 1637.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |          |          |            |        |          |         | q2_reg_19_/D                                       |
|  -2.038| -4920.982|    50.38%|   0:01:23.0| 1637.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |          |          |            |        |          |         | q3_reg_15_/D                                       |
|  -1.953| -4588.276|    50.71%|   0:00:32.0| 1646.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |          |          |            |        |          |         | q3_reg_15_/D                                       |
|  -1.935| -4213.559|    51.03%|   0:00:21.0| 1665.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |          |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.935| -4213.559|    51.03%|   0:00:02.0| 1665.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |          |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.837| -3796.225|    51.48%|   0:00:32.0| 1665.3M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.836| -3794.536|    51.52%|   0:00:24.0| 1627.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.836| -3761.114|    51.62%|   0:00:11.0| 1652.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.836| -3761.114|    51.62%|   0:00:03.0| 1652.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.792| -3617.329|    51.93%|   0:00:14.0| 1652.4M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.792| -3613.175|    51.94%|   0:00:12.0| 1646.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.792| -3607.123|    51.97%|   0:00:07.0| 1646.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.792| -3607.123|    51.97%|   0:00:03.0| 1646.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.741| -3538.771|    52.09%|   0:00:08.0| 1646.2M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q0_reg_14_/D                                       |
|  -1.741| -3526.068|    52.01%|   0:00:16.0| 1646.0M|   WC_VIEW|  default| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |          |          |            |        |          |         | q0_reg_14_/D                                       |
+--------+----------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:05:42 real=0:05:42 mem=1646.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:05:42 real=0:05:42 mem=1646.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 108 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -1.741  TNS Slack -3526.068 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.741
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.741  TNS Slack -3526.068 Density 52.01
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    52.01%|        -|  -1.741|-3526.068|   0:00:00.0| 1615.5M|
|    51.99%|       58|  -1.742|-3523.485|   0:00:06.0| 1617.2M|
|    51.99%|        0|  -1.742|-3523.485|   0:00:00.0| 1617.2M|
|    51.99%|       62|  -1.742|-3523.485|   0:00:01.0| 1617.2M|
|    51.96%|       86|  -1.742|-3524.719|   0:00:04.0| 1617.2M|
|    51.45%|     2558|  -1.742|-3531.700|   0:00:14.0| 1617.2M|
|    51.43%|      144|  -1.742|-3531.615|   0:00:02.0| 1617.2M|
|    51.43%|        9|  -1.742|-3531.617|   0:00:01.0| 1617.2M|
|    51.43%|        0|  -1.742|-3531.617|   0:00:00.0| 1617.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.742  TNS Slack -3531.617 Density 51.43
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 46 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:29.8) (real = 0:00:30.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:30, real=0:00:30, mem=1462.41M, totSessionCpu=0:10:10).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1464.6 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=52154 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=51609  numIgnoredNets=4
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 51605 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 46 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.18% H + 0.50% V. EstWL: 6.075000e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 51559 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.26% V. EstWL: 1.444973e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.03% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[NR-eagl] End Peak syMemory usage = 1514.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.49 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:10:13 mem=1514.1M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=1514.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=1514.1M) ***
Move report: Timing Driven Placement moves 47042 insts, mean move: 25.78 um, max move: 192.40 um
	Max move on inst (core_instance/kmem_instance/FE_OFC5110_n952): (61.40, 110.80) --> (122.40, 242.20)
	Runtime: CPU: 0:02:40 REAL: 0:02:41 MEM: 1773.5MB
Move report: Detail placement moves 9508 insts, mean move: 1.63 um, max move: 32.40 um
	Max move on inst (core_instance/psum_mem_instance/Q_reg_18_): (247.20, 26.20) --> (214.80, 26.20)
	Runtime: CPU: 0:00:06.6 REAL: 0:00:06.0 MEM: 1773.5MB
Summary Report:
Instances move: 47043 (out of 47056 movable)
Mean displacement: 25.80 um
Max displacement: 192.40 um (Instance: core_instance/kmem_instance/FE_OFC5110_n952) (61.4, 110.8) -> (122.4, 242.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Runtime: CPU: 0:02:47 REAL: 0:02:47 MEM: 1773.5MB
*** Finished refinePlace (0:13:00 mem=1773.5M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=52154 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=51609  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 51609 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 46 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.12% V. EstWL: 5.201820e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 51563 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.297750e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 179781
[NR-eagl] Layer2(M2)(V) length: 4.534917e+05um, number of vias: 268107
[NR-eagl] Layer3(M3)(H) length: 4.589874e+05um, number of vias: 22100
[NR-eagl] Layer4(M4)(V) length: 1.702226e+05um, number of vias: 13995
[NR-eagl] Layer5(M5)(H) length: 1.174973e+05um, number of vias: 10864
[NR-eagl] Layer6(M6)(V) length: 1.270154e+05um, number of vias: 4139
[NR-eagl] Layer7(M7)(H) length: 2.744370e+04um, number of vias: 5529
[NR-eagl] Layer8(M8)(V) length: 3.145280e+04um, number of vias: 0
[NR-eagl] Total length: 1.386111e+06um, number of vias: 504515
End of congRepair (cpu=0:00:02.9, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1541.2M)
Extraction called for design 'fullchip' of instances=47056 and nets=51787 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1541.160M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:55, real = 0:10:55, mem = 1513.0M, totSessionCpu=0:13:05 **
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1617.36 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1617.4M) ***
*** Timing NOT met, worst failing slack is -1.933
*** Check timing (0:00:09.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 178 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.933 TNS Slack -3644.824 Density 51.43
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.933|   -1.933|-3586.957|-3644.824|    51.43%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.761|   -1.761|-3551.313|-3609.179|    51.43%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -1.729|   -1.729|-3527.571|-3585.438|    51.43%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.712|   -1.712|-3521.840|-3579.707|    51.43%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.694|   -1.694|-3504.114|-3561.980|    51.43%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.686|   -1.686|-3493.216|-3551.082|    51.43%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.670|   -1.670|-3451.319|-3509.186|    51.43%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.665|   -1.665|-3440.835|-3498.701|    51.43%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.647|   -1.647|-3433.789|-3491.655|    51.43%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.643|   -1.643|-3419.515|-3477.381|    51.43%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.619|   -1.619|-3416.250|-3474.117|    51.43%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -1.611|   -1.611|-3371.811|-3429.677|    51.43%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.602|   -1.602|-3363.498|-3421.364|    51.43%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.592|   -1.592|-3352.525|-3410.391|    51.43%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_19_/D                                      |
|  -1.582|   -1.582|-3333.206|-3391.073|    51.43%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.579|   -1.579|-3315.638|-3373.505|    51.44%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.573|   -1.573|-3308.708|-3366.574|    51.44%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.559|   -1.559|-3299.371|-3357.238|    51.44%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.555|   -1.555|-3282.821|-3340.688|    51.44%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.551|   -1.551|-3263.910|-3321.776|    51.44%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_16_/D                                       |
|  -1.545|   -1.545|-3252.660|-3310.526|    51.45%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.542|   -1.542|-3244.994|-3302.860|    51.45%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_18_/D                                       |
|  -1.532|   -1.532|-3238.964|-3296.831|    51.45%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.524|   -1.524|-3228.314|-3286.181|    51.46%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.520|   -1.520|-3206.735|-3264.601|    51.46%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.517|   -1.517|-3198.696|-3256.562|    51.47%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -1.517|   -1.517|-3191.438|-3249.305|    51.47%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -1.517|   -1.517|-3191.222|-3249.088|    51.47%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -1.509|   -1.509|-3186.524|-3244.390|    51.47%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.506|   -1.506|-3177.259|-3235.125|    51.48%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -1.506|   -1.506|-3170.795|-3228.661|    51.48%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_12_/D                                       |
|  -1.499|   -1.499|-3165.397|-3223.263|    51.48%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.493|   -1.493|-3157.356|-3215.222|    51.49%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.487|   -1.487|-3145.184|-3203.051|    51.49%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.485|   -1.485|-3136.623|-3194.489|    51.50%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.485|   -1.485|-3130.435|-3188.302|    51.51%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.484|   -1.484|-3130.297|-3188.163|    51.51%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.485|   -1.485|-3128.288|-3186.154|    51.51%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.484|   -1.484|-3128.089|-3185.956|    51.51%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.478|   -1.478|-3125.036|-3182.903|    51.51%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.478|   -1.478|-3115.772|-3173.639|    51.52%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.478|   -1.478|-3115.668|-3173.535|    51.52%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.472|   -1.472|-3112.631|-3170.498|    51.53%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.469|   -1.469|-3108.022|-3165.888|    51.54%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.469|   -1.469|-3105.350|-3163.216|    51.54%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.469|   -1.469|-3104.942|-3162.808|    51.54%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.464|   -1.464|-3103.478|-3161.345|    51.55%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.464|   -1.464|-3095.189|-3153.056|    51.55%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.464|   -1.464|-3094.949|-3152.815|    51.56%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.460|   -1.460|-3090.335|-3148.202|    51.56%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.460|   -1.460|-3084.424|-3142.290|    51.57%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.460|   -1.460|-3083.699|-3141.566|    51.57%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.457|   -1.457|-3083.318|-3141.184|    51.57%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.457|   -1.457|-3081.571|-3139.437|    51.58%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.457|   -1.457|-3081.142|-3139.008|    51.58%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.453|   -1.453|-3081.002|-3138.868|    51.58%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -1.453|   -1.453|-3073.003|-3130.869|    51.59%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.453|   -1.453|-3072.584|-3130.450|    51.59%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.452|   -1.452|-3071.175|-3129.041|    51.59%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.450|   -1.450|-3071.201|-3129.067|    51.59%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.447|   -1.447|-3068.172|-3126.039|    51.60%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.447|   -1.447|-3064.911|-3122.778|    51.60%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.444|   -1.444|-3064.937|-3122.804|    51.61%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.444|   -1.444|-3058.566|-3116.432|    51.61%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.444|   -1.444|-3058.277|-3116.143|    51.61%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.444|   -1.444|-3052.088|-3109.955|    51.62%|   0:00:02.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -1.444|   -1.444|-3048.110|-3105.977|    51.63%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.444|   -1.444|-3041.055|-3098.921|    51.63%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.444|   -1.444|-3040.943|-3098.809|    51.63%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.444|   -1.444|-3037.622|-3095.488|    51.65%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.444|   -1.444|-3036.613|-3094.479|    51.65%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.444|   -1.444|-3033.150|-3091.016|    51.65%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.444|   -1.444|-3032.903|-3090.770|    51.66%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.444|   -1.444|-3031.146|-3089.013|    51.66%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_18_/D                                      |
|  -1.444|   -1.444|-3026.397|-3084.263|    51.67%|   0:00:02.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_14_/D                                       |
|  -1.444|   -1.444|-3026.290|-3084.156|    51.67%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.444|   -1.444|-3022.754|-3080.621|    51.69%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.444|   -1.444|-3021.979|-3079.845|    51.69%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.444|   -1.444|-3018.615|-3076.482|    51.70%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.444|   -1.444|-3018.607|-3076.474|    51.70%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.444|   -1.444|-3017.594|-3075.460|    51.70%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.444|   -1.444|-3017.591|-3075.457|    51.70%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.444|   -1.444|-3015.745|-3073.612|    51.71%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.444|   -1.444|-3015.580|-3073.446|    51.71%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.444|   -1.444|-3014.869|-3072.736|    51.72%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.444|   -1.444|-3014.492|-3072.359|    51.72%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.444|   -1.444|-3014.305|-3072.171|    51.72%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.444|   -1.444|-3013.869|-3071.736|    51.72%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_15_/D                                      |
|  -1.444|   -1.444|-3010.422|-3068.289|    51.73%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.444|   -1.444|-3008.838|-3066.704|    51.73%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.444|   -1.444|-3006.691|-3064.557|    51.74%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.444|   -1.444|-3005.501|-3063.367|    51.74%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.444|   -1.444|-3004.443|-3062.309|    51.74%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.444|   -1.444|-3003.427|-3061.293|    51.75%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.444|   -1.444|-3003.317|-3061.184|    51.75%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.444|   -1.444|-3000.970|-3058.837|    51.75%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.444|   -1.444|-3000.407|-3058.274|    51.76%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.444|   -1.444|-2998.391|-3056.257|    51.76%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.444|   -1.444|-2998.316|-3056.182|    51.76%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.444|   -1.444|-2996.948|-3054.814|    51.77%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.444|   -1.444|-2996.646|-3054.513|    51.77%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.444|   -1.444|-2996.144|-3054.011|    51.77%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_17_/D                                       |
|  -1.444|   -1.444|-2994.225|-3052.091|    51.77%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.444|   -1.444|-2993.968|-3051.834|    51.77%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.444|   -1.444|-2992.892|-3050.759|    51.77%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.444|   -1.444|-2992.260|-3050.127|    51.78%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.444|   -1.444|-2992.056|-3049.923|    51.78%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.444|   -1.444|-2991.986|-3049.852|    51.78%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.444|   -1.444|-2991.239|-3049.105|    51.79%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.444|   -1.444|-2991.061|-3048.928|    51.79%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.444|   -1.444|-2990.461|-3048.328|    51.79%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.444|   -1.444|-2989.360|-3047.227|    51.79%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.444|   -1.444|-2988.874|-3046.740|    51.79%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.444|   -1.444|-2988.857|-3046.724|    51.79%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.444|   -1.444|-2987.420|-3045.286|    51.79%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.444|   -1.444|-2986.604|-3044.470|    51.79%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.444|   -1.444|-2986.265|-3044.131|    51.80%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.444|   -1.444|-2985.365|-3043.231|    51.80%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.444|   -1.444|-2984.825|-3042.691|    51.80%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.444|   -1.444|-2984.391|-3042.258|    51.80%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.444|   -1.444|-2984.362|-3042.229|    51.81%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.444|   -1.444|-2984.315|-3042.182|    51.81%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_13_/D                                       |
|  -1.444|   -1.444|-2983.448|-3041.314|    51.81%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.444|   -1.444|-2982.823|-3040.690|    51.82%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.444|   -1.444|-2982.809|-3040.675|    51.82%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.444|   -1.444|-2982.766|-3040.632|    51.82%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.444|   -1.444|-2982.297|-3040.163|    51.82%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.444|   -1.444|-2982.142|-3040.009|    51.82%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -1.444|   -1.444|-2982.060|-3039.927|    51.82%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -1.444|   -1.444|-2980.405|-3038.271|    51.83%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.444|   -1.444|-2980.357|-3038.224|    51.83%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.444|   -1.444|-2979.724|-3037.590|    51.83%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.444|   -1.444|-2979.616|-3037.483|    51.83%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.444|   -1.444|-2979.547|-3037.413|    51.83%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.444|   -1.444|-2979.516|-3037.383|    51.83%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.444|   -1.444|-2979.432|-3037.298|    51.83%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_12_/D                                      |
|  -1.444|   -1.444|-2977.575|-3035.442|    51.84%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -1.444|   -1.444|-2977.531|-3035.397|    51.84%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -1.444|   -1.444|-2977.272|-3035.138|    51.84%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.444|   -1.444|-2977.263|-3035.129|    51.84%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_10_/D                                       |
|  -1.444|   -1.444|-2976.354|-3034.220|    51.85%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -1.444|   -1.444|-2975.938|-3033.804|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -1.444|   -1.444|-2975.925|-3033.792|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -1.444|   -1.444|-2974.405|-3032.272|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -1.444|   -1.444|-2974.276|-3032.142|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -1.444|   -1.444|-2974.240|-3032.107|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -1.444|   -1.444|-2974.116|-3031.982|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -1.444|   -1.444|-2973.559|-3031.426|    51.85%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -1.444|   -1.444|-2973.502|-3031.369|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -1.444|   -1.444|-2973.451|-3031.318|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -1.444|   -1.444|-2973.435|-3031.301|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -1.444|   -1.444|-2973.305|-3031.171|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_8_/D                                        |
|  -1.444|   -1.444|-2972.088|-3029.954|    51.85%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -1.444|   -1.444|-2972.069|-3029.935|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -1.444|   -1.444|-2970.225|-3028.092|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -1.444|   -1.444|-2969.673|-3027.540|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.444|   -1.444|-2969.656|-3027.523|    51.85%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_8_/D                                        |
|  -1.444|   -1.444|-2969.391|-3027.257|    51.86%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.444|   -1.444|-2969.329|-3027.196|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_7_/D                                       |
|  -1.444|   -1.444|-2965.367|-3023.233|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -1.444|   -1.444|-2965.009|-3022.875|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -1.444|   -1.444|-2964.978|-3022.844|    51.86%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -1.444|   -1.444|-2964.914|-3022.780|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -1.444|   -1.444|-2964.538|-3022.404|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -1.444|   -1.444|-2964.137|-3022.003|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -1.444|   -1.444|-2964.040|-3021.907|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.444|   -1.444|-2961.230|-3019.096|    51.86%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -1.444|   -1.444|-2958.534|-3016.401|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.444|   -1.444|-2958.453|-3016.319|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -1.444|   -1.444|-2957.267|-3015.133|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -1.444|   -1.444|-2956.684|-3014.551|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.444|   -1.444|-2956.148|-3014.015|    51.86%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -1.444|   -1.444|-2956.137|-3014.004|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -1.444|   -1.444|-2956.105|-3013.972|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -1.444|   -1.444|-2955.523|-3013.389|    51.86%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -1.444|   -1.444|-2955.468|-3013.334|    51.87%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -1.444|   -1.444|-2954.886|-3012.752|    51.87%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -1.444|   -1.444|-2954.769|-3012.635|    51.87%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.444|   -1.444|-2954.636|-3012.503|    51.87%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.444|   -1.444|-2954.589|-3012.455|    51.87%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -1.444|   -1.444|-2953.890|-3011.756|    51.87%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -1.444|   -1.444|-2951.706|-3009.572|    51.87%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.444|   -1.444|-2951.656|-3009.522|    51.87%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.444|   -1.444|-2951.167|-3009.034|    51.87%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -1.444|   -1.444|-2949.973|-3007.840|    51.87%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -1.444|   -1.444|-2949.802|-3007.668|    51.87%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -1.444|   -1.444|-2949.417|-3007.284|    51.87%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -1.444|   -1.444|-2947.912|-3005.778|    51.88%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_5_/D                                        |
|  -1.444|   -1.444|-2945.851|-3003.717|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.444|   -1.444|-2945.782|-3003.648|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -1.444|   -1.444|-2945.411|-3003.278|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -1.444|   -1.444|-2945.338|-3003.204|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -1.444|   -1.444|-2944.802|-3002.668|    51.88%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -1.444|   -1.444|-2944.493|-3002.360|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -1.444|   -1.444|-2944.477|-3002.344|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -1.444|   -1.444|-2944.459|-3002.325|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -1.444|   -1.444|-2944.446|-3002.312|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -1.444|   -1.444|-2942.311|-3000.177|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.444|   -1.444|-2942.026|-2999.893|    51.88%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.444|   -1.444|-2941.961|-2999.827|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_4_/D                                        |
|  -1.444|   -1.444|-2941.690|-2999.557|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.444|   -1.444|-2940.754|-2998.621|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.444|   -1.444|-2940.709|-2998.576|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -1.444|   -1.444|-2938.785|-2996.651|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -1.444|   -1.444|-2937.133|-2994.999|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -1.444|   -1.444|-2936.911|-2994.778|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.444|   -1.444|-2936.832|-2994.698|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.444|   -1.444|-2936.822|-2994.688|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.444|   -1.444|-2936.805|-2994.671|    51.88%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -1.444|   -1.444|-2936.542|-2994.409|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_2_/D                                       |
|  -1.444|   -1.444|-2936.344|-2994.210|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -1.444|   -1.444|-2936.298|-2994.164|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -1.444|   -1.444|-2935.873|-2993.740|    51.88%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -1.444|   -1.444|-2935.513|-2993.379|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.444|   -1.444|-2935.000|-2992.866|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.444|   -1.444|-2934.987|-2992.854|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -1.444|   -1.444|-2931.344|-2989.211|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.444|   -1.444|-2931.306|-2989.173|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -1.444|   -1.444|-2930.720|-2988.586|    51.88%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -1.444|   -1.444|-2930.623|-2988.490|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.444|   -1.444|-2930.587|-2988.453|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_1_/D                                       |
|  -1.444|   -1.444|-2930.570|-2988.436|    51.89%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -1.444|   -1.444|-2930.567|-2988.433|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_2_/D                                        |
|  -1.444|   -1.444|-2930.377|-2988.243|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.444|   -1.444|-2930.340|-2988.206|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.444|   -1.444|-2930.336|-2988.203|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -1.444|   -1.444|-2929.911|-2987.777|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -1.444|   -1.444|-2929.111|-2986.977|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -1.444|   -1.444|-2927.909|-2985.775|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -1.444|   -1.444|-2927.198|-2985.064|    51.89%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_2_/D                                       |
|  -1.444|   -1.444|-2927.065|-2984.931|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.444|   -1.444|-2926.884|-2984.750|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_2_/D                                        |
|  -1.444|   -1.444|-2926.543|-2984.410|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -1.444|   -1.444|-2926.338|-2984.204|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.444|   -1.444|-2926.139|-2984.005|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.444|   -1.444|-2926.117|-2983.983|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_1_/D                                        |
|  -1.444|   -1.444|-2926.098|-2983.965|    51.89%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -1.444|   -1.444|-2926.006|-2983.873|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.444|   -1.444|-2925.899|-2983.766|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -1.444|   -1.444|-2924.608|-2982.475|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory0_reg_22_/D  |
|  -1.444|   -1.444|-2922.777|-2980.644|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_0_/D                                        |
|  -1.444|   -1.444|-2922.760|-2980.628|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.444|   -1.444|-2922.647|-2980.515|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.444|   -1.444|-2912.555|-2970.423|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.444|   -1.444|-2911.186|-2969.053|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.444|   -1.444|-2911.074|-2968.942|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.444|   -1.444|-2910.096|-2967.964|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.444|   -1.444|-2910.048|-2967.916|    51.89%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_0_/D                                       |
|  -1.444|   -1.444|-2906.703|-2964.571|    51.89%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_0_/D                                       |
|  -1.444|   -1.444|-2906.632|-2964.500|    51.90%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_0_/D                                       |
|  -1.444|   -1.444|-2906.583|-2964.451|    51.90%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_0_/D                                       |
|  -1.444|   -1.444|-2901.832|-2959.700|    51.90%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
|  -1.444|   -1.444|-2901.634|-2959.502|    51.90%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
|  -1.444|   -1.444|-2896.657|-2954.525|    51.90%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
|  -1.444|   -1.444|-2896.620|-2954.488|    51.90%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
|  -1.444|   -1.444|-2886.390|-2944.261|    51.91%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
|  -1.444|   -1.444|-2886.301|-2944.173|    51.91%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
|  -1.444|   -1.444|-2884.094|-2941.965|    51.92%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_0_/D                                        |
|  -1.444|   -1.444|-2883.833|-2941.704|    51.92%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
|  -1.444|   -1.444|-2882.480|-2940.351|    51.92%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
|  -1.444|   -1.444|-2882.368|-2940.240|    51.92%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_0_/D                                        |
|  -1.444|   -1.444|-2881.389|-2939.260|    51.92%|   0:00:01.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_1_/D                                    |
|  -1.444|   -1.444|-2881.377|-2939.248|    51.93%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
|  -1.444|   -1.444|-2881.369|-2939.240|    51.92%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
|  -1.444|   -1.444|-2881.364|-2939.235|    51.92%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | wr_ptr_reg_4_/D                                    |
|  -1.444|   -1.444|-2881.364|-2939.235|    51.92%|   0:00:00.0| 1674.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:17 real=0:01:17 mem=1674.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:17 real=0:01:17 mem=1674.6M) ***
** GigaOpt Optimizer WNS Slack -1.444 TNS Slack -2939.235 Density 51.92
** GigaOpt Optimizer WNS Slack -1.444 TNS Slack -2939.235 Density 51.92
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 46 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:01:18 real=0:01:17 mem=1674.6M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1536.0 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=52154 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=51618  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 51618 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 46 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.12% V. EstWL: 5.202000e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 51572 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.300167e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1585.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.53 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:14:43 mem=1585.6M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 46826 insts, mean move: 5.85 um, max move: 50.40 um
	Max move on inst (core_instance/FE_OFC4561_pmem_in_106_): (496.00, 368.20) --> (470.80, 343.00)
	Runtime: CPU: 0:01:55 REAL: 0:01:55 MEM: 1809.2MB
Move report: Detail placement moves 10013 insts, mean move: 1.55 um, max move: 20.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFC1586_key_q_123_): (299.60, 510.40) --> (279.60, 510.40)
	Runtime: CPU: 0:00:06.5 REAL: 0:00:07.0 MEM: 1809.2MB
Summary Report:
Instances move: 46823 (out of 47065 movable)
Mean displacement: 5.91 um
Max displacement: 50.40 um (Instance: core_instance/FE_OFC4561_pmem_in_106_) (496, 368.2) -> (470.8, 343)
	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
Runtime: CPU: 0:02:02 REAL: 0:02:02 MEM: 1809.2MB
*** Finished refinePlace (0:16:45 mem=1809.2M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=52154 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=51618  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 51618 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 46 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.14% V. EstWL: 5.115240e+04um
[NR-eagl] 
[NR-eagl] Layer group 2: route 51572 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.271500e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 179799
[NR-eagl] Layer2(M2)(V) length: 4.481544e+05um, number of vias: 267149
[NR-eagl] Layer3(M3)(H) length: 4.523803e+05um, number of vias: 21913
[NR-eagl] Layer4(M4)(V) length: 1.600093e+05um, number of vias: 13871
[NR-eagl] Layer5(M5)(H) length: 1.127779e+05um, number of vias: 10883
[NR-eagl] Layer6(M6)(V) length: 1.277434e+05um, number of vias: 4107
[NR-eagl] Layer7(M7)(H) length: 2.641530e+04um, number of vias: 5385
[NR-eagl] Layer8(M8)(V) length: 3.093180e+04um, number of vias: 0
[NR-eagl] Total length: 1.358412e+06um, number of vias: 503107
End of congRepair (cpu=0:00:02.8, real=0:00:03.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1537.8M)
Extraction called for design 'fullchip' of instances=47065 and nets=51796 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1537.824M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:14:40, real = 0:14:39, mem = 1511.6M, totSessionCpu=0:16:50 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1612 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1612.0M) ***
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6   |   423   |     4   |      4  |     0   |     0   |     0   |     0   | -1.45 |          0|          0|          0|  51.92  |            |           |
|    18   |  1131   |     0   |      0  |     0   |     0   |     0   |     0   | -1.45 |         93|          0|         76|  51.96  |   0:00:08.0|    1671.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.45 |          0|          0|         18|  51.97  |   0:00:00.0|    1671.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.45 |          0|          0|          0|  51.97  |   0:00:00.0|    1671.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 80 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:09.1 real=0:00:09.0 mem=1671.4M) ***

*** Starting refinePlace (0:17:16 mem=1703.4M) ***
Total net bbox length = 1.120e+06 (4.665e+05 6.530e+05) (ext = 3.925e+04)
Move report: Detail placement moves 195 insts, mean move: 0.62 um, max move: 2.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFC5617_n154): (465.80, 532.00) --> (465.60, 530.20)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1713.2MB
Summary Report:
Instances move: 195 (out of 47158 movable)
Mean displacement: 0.62 um
Max displacement: 2.00 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFC5617_n154) (465.8, 532) -> (465.6, 530.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Total net bbox length = 1.120e+06 (4.666e+05 6.530e+05) (ext = 3.925e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1713.2MB
*** Finished refinePlace (0:17:18 mem=1713.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1713.2M)


Density : 0.5197
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:03.0 mem=1713.2M) ***
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1535.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=1535.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1546.0M
** Profile ** DRVs :  cpu=0:00:00.8, mem=1546.0M

------------------------------------------------------------
     Summary (cpu=0.30min real=0.30min mem=1535.9M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.450  | -1.450  | -0.623  |
|           TNS (ns):| -3918.5 | -3580.2 |-371.197 |
|    Violating Paths:|  7401   |  5328   |  2539   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.965%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1546.0M
**optDesign ... cpu = 0:15:10, real = 0:15:09, mem = 1535.9M, totSessionCpu=0:17:20 **
*** Timing NOT met, worst failing slack is -1.450
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 178 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.450 TNS Slack -3918.492 Density 51.97
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.450|   -1.450|-3580.219|-3918.492|    51.97%|   0:00:00.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.443|   -1.443|-3574.279|-3912.551|    51.97%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -1.435|   -1.435|-3567.881|-3906.153|    51.97%|   0:00:00.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.427|   -1.427|-3562.255|-3900.527|    51.97%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -1.421|   -1.421|-3557.700|-3895.973|    51.97%|   0:00:00.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -1.416|   -1.416|-3549.426|-3887.698|    51.97%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.408|   -1.408|-3548.534|-3886.806|    51.98%|   0:00:00.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.402|   -1.402|-3535.511|-3873.784|    51.98%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -1.394|   -1.394|-3527.189|-3865.461|    51.99%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.394|   -1.394|-3518.935|-3857.208|    51.99%|   0:00:02.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.387|   -1.387|-3516.839|-3855.111|    52.00%|   0:00:00.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.387|   -1.387|-3509.364|-3847.636|    52.01%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.379|   -1.379|-3507.782|-3846.054|    52.01%|   0:00:00.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_14_/D                                      |
|  -1.373|   -1.373|-3496.078|-3834.352|    52.02%|   0:00:02.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.372|   -1.372|-3486.403|-3824.677|    52.03%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.364|   -1.364|-3481.962|-3820.238|    52.04%|   0:00:00.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.362|   -1.362|-3473.218|-3811.495|    52.05%|   0:00:02.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.355|   -1.355|-3466.214|-3804.491|    52.06%|   0:00:00.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.355|   -1.355|-3459.869|-3798.148|    52.08%|   0:00:02.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.347|   -1.347|-3454.439|-3792.719|    52.08%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.344|   -1.344|-3440.380|-3778.660|    52.11%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.344|   -1.344|-3435.156|-3773.438|    52.12%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.344|   -1.344|-3433.845|-3772.127|    52.12%|   0:00:01.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.344|   -1.344|-3433.711|-3771.992|    52.12%|   0:00:00.0| 1671.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.337|   -1.337|-3433.560|-3771.842|    52.13%|   0:00:00.0| 1674.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.337|   -1.337|-3422.764|-3761.046|    52.15%|   0:00:01.0| 1674.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.332|   -1.332|-3420.541|-3758.823|    52.15%|   0:00:01.0| 1674.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.332|   -1.332|-3413.579|-3751.861|    52.16%|   0:00:01.0| 1674.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.332|   -1.332|-3412.519|-3750.801|    52.16%|   0:00:00.0| 1674.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.325|   -1.325|-3412.144|-3750.426|    52.17%|   0:00:00.0| 1674.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.325|   -1.325|-3402.776|-3741.059|    52.19%|   0:00:02.0| 1674.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.325|   -1.325|-3398.662|-3736.944|    52.19%|   0:00:00.0| 1674.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.317|   -1.317|-3397.236|-3735.518|    52.20%|   0:00:00.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.317|   -1.317|-3388.429|-3726.713|    52.23%|   0:00:02.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.317|   -1.317|-3386.996|-3725.281|    52.24%|   0:00:01.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.317|   -1.317|-3386.345|-3724.630|    52.24%|   0:00:00.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.317|   -1.317|-3386.278|-3724.562|    52.24%|   0:00:00.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.311|   -1.311|-3385.846|-3724.131|    52.24%|   0:00:00.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.311|   -1.311|-3376.422|-3714.713|    52.27%|   0:00:02.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.311|   -1.311|-3372.842|-3711.132|    52.27%|   0:00:00.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.304|   -1.304|-3371.742|-3710.032|    52.28%|   0:00:01.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.304|   -1.304|-3363.829|-3702.119|    52.31%|   0:00:02.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.304|   -1.304|-3361.410|-3699.707|    52.31%|   0:00:00.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.304|   -1.304|-3359.535|-3697.833|    52.31%|   0:00:00.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.304|   -1.304|-3358.271|-3696.568|    52.31%|   0:00:00.0| 1675.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.296|   -1.296|-3356.694|-3694.992|    52.32%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -1.296|   -1.296|-3346.183|-3684.487|    52.36%|   0:00:02.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.296|   -1.296|-3342.436|-3680.740|    52.36%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.294|   -1.294|-3341.159|-3679.463|    52.37%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.294|   -1.294|-3334.902|-3673.219|    52.38%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.294|   -1.294|-3334.531|-3672.849|    52.39%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.292|   -1.292|-3334.409|-3672.727|    52.39%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.289|   -1.289|-3331.622|-3669.941|    52.40%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.289|   -1.289|-3328.123|-3666.449|    52.41%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.289|   -1.289|-3326.722|-3665.049|    52.41%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.286|   -1.286|-3326.232|-3664.559|    52.42%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.286|   -1.286|-3322.199|-3660.534|    52.44%|   0:00:02.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.286|   -1.286|-3321.566|-3659.902|    52.44%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_12_/D                                      |
|  -1.284|   -1.284|-3320.610|-3658.945|    52.45%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.284|   -1.284|-3319.652|-3657.988|    52.45%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -1.283|   -1.283|-3318.610|-3656.945|    52.46%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.283|   -1.283|-3317.519|-3655.854|    52.46%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.283|   -1.283|-3317.158|-3655.493|    52.46%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.278|   -1.278|-3316.211|-3654.546|    52.46%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.278|   -1.278|-3310.721|-3649.058|    52.49%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.278|   -1.278|-3310.207|-3648.543|    52.49%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.275|   -1.275|-3308.288|-3646.624|    52.49%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.275|   -1.275|-3304.173|-3642.516|    52.51%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.275|   -1.275|-3303.579|-3641.923|    52.51%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.270|   -1.270|-3302.332|-3640.676|    52.51%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.269|   -1.269|-3297.687|-3636.047|    52.54%|   0:00:02.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.269|   -1.269|-3296.732|-3635.093|    52.55%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.269|   -1.269|-3296.622|-3634.983|    52.55%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.268|   -1.268|-3294.961|-3633.322|    52.56%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.268|   -1.268|-3293.795|-3632.161|    52.57%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -1.267|   -1.267|-3293.391|-3631.757|    52.57%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -1.267|   -1.267|-3292.879|-3631.245|    52.58%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -1.267|   -1.267|-3292.636|-3631.002|    52.58%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -1.263|   -1.263|-3291.892|-3630.258|    52.58%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.263|   -1.263|-3288.216|-3626.588|    52.60%|   0:00:02.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.260|   -1.260|-3286.584|-3624.956|    52.61%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -1.260|   -1.260|-3284.937|-3623.310|    52.62%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.260|   -1.260|-3283.967|-3622.340|    52.62%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.259|   -1.259|-3280.695|-3619.068|    52.63%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.259|   -1.259|-3280.035|-3618.408|    52.63%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_17_/D                                       |
|  -1.256|   -1.256|-3279.120|-3617.493|    52.63%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -1.256|   -1.256|-3276.463|-3614.836|    52.64%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -1.256|   -1.256|-3276.133|-3614.507|    52.65%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -1.255|   -1.255|-3275.455|-3613.829|    52.65%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.255|   -1.255|-3270.070|-3608.444|    52.66%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.255|   -1.255|-3269.872|-3608.246|    52.66%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.255|   -1.255|-3268.002|-3606.376|    52.67%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.251|   -1.251|-3267.358|-3605.732|    52.67%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.251|   -1.251|-3265.486|-3603.868|    52.68%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.251|   -1.251|-3265.457|-3603.839|    52.68%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_15_/D                                      |
|  -1.250|   -1.250|-3264.298|-3602.680|    52.68%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.250|   -1.250|-3263.600|-3601.982|    52.68%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_16_/D                                       |
|  -1.249|   -1.249|-3263.121|-3601.504|    52.69%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.249|   -1.249|-3261.323|-3599.706|    52.70%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.249|   -1.249|-3261.149|-3599.531|    52.70%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -1.248|   -1.248|-3260.978|-3599.360|    52.70%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.247|   -1.247|-3260.168|-3598.550|    52.71%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.247|   -1.247|-3258.973|-3597.362|    52.72%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -1.246|   -1.246|-3257.714|-3596.103|    52.72%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.246|   -1.246|-3256.700|-3595.089|    52.73%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.246|   -1.246|-3256.664|-3595.053|    52.73%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.244|   -1.244|-3256.468|-3594.857|    52.73%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.244|   -1.244|-3255.131|-3593.525|    52.74%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.244|   -1.244|-3254.993|-3593.387|    52.74%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.243|   -1.243|-3254.456|-3592.850|    52.75%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.241|   -1.241|-3253.187|-3591.581|    52.75%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.240|   -1.240|-3249.618|-3588.012|    52.77%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.239|   -1.239|-3247.946|-3586.340|    52.77%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -1.237|   -1.237|-3246.994|-3585.388|    52.78%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.236|   -1.236|-3245.690|-3584.084|    52.79%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.235|   -1.235|-3243.590|-3581.984|    52.79%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.233|   -1.233|-3243.146|-3581.540|    52.80%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -1.232|   -1.232|-3242.191|-3580.585|    52.80%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_15_/D                                       |
|  -1.231|   -1.231|-3239.878|-3578.272|    52.81%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -1.229|   -1.229|-3237.846|-3576.240|    52.82%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_12_/D                                       |
|  -1.228|   -1.228|-3236.285|-3574.686|    52.82%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.227|   -1.227|-3234.565|-3572.965|    52.83%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -1.226|   -1.226|-3229.594|-3567.994|    52.84%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.225|   -1.225|-3228.301|-3566.701|    52.84%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_16_/D                                      |
|  -1.224|   -1.224|-3227.853|-3566.253|    52.85%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.222|   -1.222|-3225.961|-3564.361|    52.86%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.221|   -1.221|-3223.222|-3561.623|    52.86%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.220|   -1.220|-3221.755|-3560.157|    52.87%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -1.219|   -1.219|-3221.370|-3559.772|    52.87%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.218|   -1.218|-3221.193|-3559.594|    52.88%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.216|   -1.216|-3220.234|-3558.635|    52.88%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.215|   -1.215|-3217.337|-3555.738|    52.88%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.214|   -1.214|-3216.439|-3554.840|    52.89%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.213|   -1.213|-3215.917|-3554.318|    52.90%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.212|   -1.212|-3214.438|-3552.840|    52.91%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.210|   -1.210|-3212.389|-3550.790|    52.91%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.209|   -1.209|-3209.167|-3547.569|    52.92%|   0:00:02.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_14_/D                                      |
|  -1.209|   -1.209|-3206.717|-3545.118|    52.93%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.208|   -1.208|-3203.318|-3541.720|    52.94%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.207|   -1.207|-3202.545|-3540.952|    52.95%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.206|   -1.206|-3200.260|-3538.667|    52.95%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.204|   -1.204|-3199.668|-3538.075|    52.96%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.203|   -1.203|-3197.892|-3536.316|    52.97%|   0:00:02.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.203|   -1.203|-3197.238|-3535.662|    52.97%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.202|   -1.202|-3196.561|-3534.985|    52.97%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.201|   -1.201|-3194.194|-3532.618|    52.98%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.201|   -1.201|-3192.735|-3531.159|    52.99%|   0:00:00.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.199|   -1.199|-3191.226|-3529.650|    53.00%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.198|   -1.198|-3190.341|-3528.765|    53.00%|   0:00:01.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.197|   -1.197|-3188.073|-3526.496|    53.01%|   0:00:02.0| 1694.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.196|   -1.196|-3184.329|-3522.753|    53.02%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -1.196|   -1.196|-3181.579|-3520.010|    53.03%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.195|   -1.195|-3180.358|-3518.789|    53.04%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.194|   -1.194|-3179.512|-3517.942|    53.04%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.193|   -1.193|-3178.719|-3517.149|    53.05%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -1.192|   -1.192|-3177.132|-3515.564|    53.06%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.191|   -1.191|-3174.508|-3512.947|    53.07%|   0:00:02.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.190|   -1.190|-3174.171|-3512.610|    53.07%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.189|   -1.189|-3171.422|-3509.861|    53.08%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.188|   -1.188|-3170.278|-3508.717|    53.09%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.187|   -1.187|-3170.163|-3508.601|    53.09%|   0:00:01.0| 1676.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.187|   -1.187|-3170.408|-3508.847|    53.11%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.186|   -1.186|-3169.328|-3507.767|    53.11%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.185|   -1.185|-3167.542|-3505.982|    53.12%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.186|   -1.186|-3166.887|-3505.327|    53.13%|   0:00:03.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.183|   -1.183|-3160.730|-3499.169|    53.19%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.181|   -1.181|-3159.004|-3497.444|    53.20%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.180|   -1.180|-3155.068|-3493.508|    53.21%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.179|   -1.179|-3154.709|-3493.150|    53.21%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.178|   -1.178|-3149.788|-3488.229|    53.22%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.178|   -1.178|-3148.822|-3487.262|    53.24%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.178|   -1.178|-3148.683|-3487.125|    53.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.179|   -1.179|-3145.231|-3483.674|    53.30%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.176|   -1.176|-3144.136|-3482.579|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.177|   -1.177|-3143.491|-3481.934|    53.31%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.175|   -1.175|-3143.345|-3481.787|    53.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.174|   -1.174|-3142.836|-3481.286|    53.32%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.174|   -1.174|-3141.694|-3480.143|    53.33%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.173|   -1.173|-3141.683|-3480.132|    53.33%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.173|   -1.173|-3141.296|-3479.759|    53.35%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.173|   -1.173|-3140.244|-3478.707|    53.35%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.171|   -1.171|-3137.176|-3475.638|    53.41%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.170|   -1.170|-3136.353|-3474.825|    53.41%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.169|   -1.169|-3135.790|-3474.263|    53.42%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.168|   -1.168|-3133.996|-3472.474|    53.44%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.167|   -1.167|-3131.444|-3469.933|    53.45%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.167|   -1.167|-3130.666|-3469.154|    53.45%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.167|   -1.167|-3130.535|-3469.024|    53.46%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.167|   -1.167|-3127.726|-3466.215|    53.53%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.166|   -1.166|-3127.406|-3465.895|    53.54%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.165|   -1.165|-3125.726|-3464.215|    53.55%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.165|   -1.165|-3124.449|-3462.939|    53.55%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.165|   -1.165|-3124.340|-3462.830|    53.55%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.164|   -1.164|-3124.006|-3462.495|    53.58%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.163|   -1.163|-3119.377|-3457.874|    53.59%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.162|   -1.162|-3117.667|-3456.170|    53.59%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.162|   -1.162|-3116.585|-3455.093|    53.60%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.161|   -1.161|-3115.142|-3453.655|    53.65%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.162|   -1.162|-3115.096|-3453.610|    53.66%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.161|   -1.161|-3114.099|-3452.613|    53.66%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.161|   -1.161|-3112.892|-3451.415|    53.67%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.161|   -1.161|-3112.850|-3451.379|    53.67%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.160|   -1.160|-3112.517|-3451.046|    53.69%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.159|   -1.159|-3112.079|-3450.609|    53.71%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.159|   -1.159|-3111.848|-3450.378|    53.71%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.162|   -1.162|-3111.218|-3449.748|    53.73%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.158|   -1.158|-3110.805|-3449.335|    53.74%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.158|   -1.158|-3110.521|-3449.051|    53.74%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.158|   -1.158|-3110.490|-3449.019|    53.75%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.158|   -1.158|-3109.576|-3448.106|    53.75%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.158|   -1.158|-3109.252|-3447.783|    53.76%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.156|   -1.156|-3108.479|-3447.010|    53.78%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.156|   -1.156|-3106.349|-3444.880|    53.78%|   0:00:02.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.156|   -1.156|-3105.114|-3443.645|    53.79%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.155|   -1.155|-3104.940|-3443.470|    53.80%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.154|   -1.154|-3103.154|-3441.685|    53.81%|   0:00:02.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.153|   -1.153|-3102.082|-3440.612|    53.82%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.153|   -1.153|-3100.368|-3438.898|    53.83%|   0:00:02.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.153|   -1.153|-3099.903|-3438.434|    53.83%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.152|   -1.152|-3098.823|-3437.354|    53.88%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.151|   -1.151|-3096.950|-3435.490|    53.89%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.151|   -1.151|-3096.181|-3434.722|    53.90%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.151|   -1.151|-3094.319|-3432.860|    53.90%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.150|   -1.150|-3093.741|-3432.282|    53.94%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.149|   -1.149|-3091.396|-3429.936|    53.95%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.148|   -1.148|-3091.040|-3429.580|    53.95%|   0:00:02.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.148|   -1.148|-3089.913|-3428.453|    53.96%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.147|   -1.147|-3089.423|-3427.963|    53.99%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.146|   -1.146|-3088.666|-3427.207|    54.01%|   0:00:02.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.146|   -1.146|-3087.339|-3425.887|    54.01%|   0:00:02.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.146|   -1.146|-3086.299|-3424.847|    54.02%|   0:00:01.0| 1678.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.145|   -1.145|-3085.955|-3424.503|    54.06%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.145|   -1.145|-3084.568|-3423.117|    54.07%|   0:00:03.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.145|   -1.145|-3084.494|-3423.050|    54.08%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.145|   -1.145|-3083.458|-3422.043|    54.17%|   0:00:06.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -1.145|   -1.145|-3083.423|-3422.008|    54.22%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.145|   -1.145|-3082.817|-3421.402|    54.22%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.145|   -1.145|-3082.679|-3421.264|    54.23%|   0:00:01.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.145|   -1.145|-3082.677|-3421.263|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.145|   -1.145|-3082.677|-3421.263|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:14 real=0:03:13 mem=1677.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.623|   -1.145|-375.110|-3421.263|    54.24%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_54_/D            |
|  -0.530|   -1.145|-370.433|-3416.586|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_54_/D            |
|  -0.474|   -1.145|-351.304|-3397.457|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_87_/D        |
|  -0.446|   -1.145|-347.065|-3393.219|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_147_/E       |
|  -0.420|   -1.145|-330.442|-3376.595|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory11_reg_133_/ |
|        |         |        |         |          |            |        |          |         | E                                                  |
|  -0.400|   -1.145|-324.874|-3371.027|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_93_/D            |
|  -0.373|   -1.145|-323.782|-3369.935|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_12_/D            |
|  -0.364|   -1.145|-317.163|-3363.316|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_12_/D            |
|  -0.353|   -1.145|-310.104|-3356.257|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_93_/D            |
|  -0.339|   -1.145|-309.388|-3355.541|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory11_reg_133_/ |
|        |         |        |         |          |            |        |          |         | E                                                  |
|  -0.330|   -1.145|-303.541|-3349.694|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory8_reg_31_/D      |
|  -0.319|   -1.145|-297.820|-3343.973|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_87_/D        |
|  -0.311|   -1.145|-295.438|-3341.591|    54.24%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_107_/D           |
|  -0.305|   -1.145|-288.790|-3334.943|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_79_/D            |
|  -0.298|   -1.145|-283.182|-3329.335|    54.24%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory8_reg_31_/D      |
|  -0.290|   -1.145|-281.646|-3327.799|    54.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_93_/D            |
|  -0.282|   -1.145|-267.595|-3313.748|    54.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_54_/D            |
|  -0.275|   -1.145|-264.744|-3310.897|    54.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_112_/D           |
|  -0.267|   -1.145|-256.606|-3302.759|    54.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_87_/D        |
|  -0.258|   -1.145|-255.296|-3301.449|    54.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_115_/D           |
|  -0.255|   -1.145|-253.882|-3300.035|    54.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_87_/D        |
|  -0.249|   -1.145|-251.787|-3297.940|    54.25%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_87_/D        |
|  -0.244|   -1.145|-241.358|-3287.511|    54.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_87_/D        |
|  -0.240|   -1.145|-232.411|-3278.564|    54.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_54_/D            |
|  -0.232|   -1.145|-232.446|-3278.599|    54.25%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_115_/D           |
|  -0.224|   -1.145|-215.212|-3261.365|    54.26%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_12_/D            |
|  -0.214|   -1.145|-203.250|-3249.403|    54.26%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_22_/D        |
|  -0.206|   -1.145|-200.678|-3246.831|    54.26%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_114_/D           |
|  -0.202|   -1.145|-197.267|-3243.420|    54.26%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_114_/D           |
|  -0.192|   -1.145|-195.936|-3242.089|    54.26%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_0_/D                            |
|  -0.188|   -1.145|-174.662|-3220.815|    54.26%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_125_/D           |
|  -0.185|   -1.145|-173.931|-3220.084|    54.27%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_99_/D            |
|  -0.178|   -1.145|-173.551|-3219.704|    54.27%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_157_/D       |
|  -0.168|   -1.145|-156.626|-3202.779|    54.27%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory15_reg_8_/E  |
|  -0.159|   -1.145|-149.700|-3195.853|    54.27%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_92_/D            |
|  -0.154|   -1.145|-121.498|-3167.651|    54.27%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_115_/D           |
|  -0.147|   -1.145|-116.533|-3162.686|    54.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory8_reg_115_/E |
|  -0.139|   -1.145|-107.307|-3153.460|    54.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_112_/D           |
|  -0.128|   -1.145|-100.107|-3146.519|    54.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_107_/D           |
|  -0.122|   -1.145| -98.391|-3144.802|    54.28%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_99_/D            |
|  -0.116|   -1.145| -91.784|-3138.195|    54.28%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_83_/D        |
|  -0.108|   -1.145| -86.930|-3133.341|    54.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_32_/D            |
|  -0.106|   -1.145| -76.624|-3123.035|    54.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_32_/D            |
|  -0.098|   -1.145| -76.149|-3122.560|    54.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_106_/D           |
|  -0.098|   -1.145| -71.341|-3117.752|    54.29%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_108_/D           |
|  -0.089|   -1.145| -70.897|-3117.308|    54.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_111_/D       |
|  -0.087|   -1.145| -53.447|-3089.149|    54.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_40_/D            |
|  -0.079|   -1.145| -52.162|-3087.864|    54.29%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_83_/D        |
|  -0.075|   -1.145| -41.273|-3076.975|    54.30%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_93_/D        |
|  -0.074|   -1.145| -34.127|-3069.829|    54.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_108_/D       |
|  -0.066|   -1.145| -33.723|-3069.425|    54.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_69_/D        |
|  -0.061|   -1.145| -21.364|-3051.593|    54.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_75_/D        |
|  -0.063|   -1.145| -17.875|-3048.167|    54.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_83_/D        |
|  -0.052|   -1.145| -17.400|-3047.692|    54.30%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/memory12_reg_118_/ |
|        |         |        |         |          |            |        |          |         | E                                                  |
|  -0.048|   -1.145| -15.000|-3045.292|    54.30%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_107_/D           |
|  -0.048|   -1.145| -13.042|-3043.334|    54.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_107_/D           |
|  -0.040|   -1.145| -12.128|-3042.420|    54.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_18_/D        |
|  -0.039|   -1.145|  -6.465|-3036.757|    54.31%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_107_/D       |
|  -0.034|   -1.145|  -6.175|-3036.467|    54.31%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_32_/D            |
|  -0.026|   -1.145|  -3.353|-3033.645|    54.32%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_92_/D            |
|  -0.026|   -1.145|  -2.446|-3032.738|    54.32%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_107_/D           |
|  -0.019|   -1.145|  -2.047|-3032.339|    54.32%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/memory14_reg_88_/D     |
|  -0.011|   -1.145|  -0.875|-3031.167|    54.33%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_72_/D        |
|  -0.010|   -1.145|  -0.060|-3030.357|    54.33%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_99_/D            |
|  -0.005|   -1.145|  -0.021|-3030.318|    54.34%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_83_/D        |
|  -0.007|   -1.145|  -0.007|-3030.303|    54.34%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_83_/D        |
|   0.001|   -1.145|   0.000|-3030.297|    54.34%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_69_/D        |
|   0.001|   -1.145|   0.000|-3030.297|    54.34%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_107_/D       |
|   0.009|   -1.145|   0.000|-3030.297|    54.34%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_109_/D           |
|   0.015|   -1.145|   0.000|-3024.549|    54.35%|   0:00:01.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_79_/D        |
|   0.015|   -1.145|   0.000|-3024.549|    54.35%|   0:00:00.0| 1677.1M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_79_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.5 real=0:00:15.0 mem=1677.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:28 real=0:03:28 mem=1677.1M) ***
** GigaOpt Optimizer WNS Slack -1.145 TNS Slack -3024.549 Density 54.35
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.145  TNS Slack -3024.549 Density 54.35
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    54.35%|        -|  -1.145|-3024.549|   0:00:00.0| 1677.1M|
|    54.10%|      244|  -1.150|-3022.753|   0:00:05.0| 1679.3M|
|    53.94%|      762|  -1.149|-3022.850|   0:00:09.0| 1679.3M|
|    53.94%|        3|  -1.149|-3022.850|   0:00:00.0| 1679.3M|
|    53.94%|        0|  -1.149|-3022.850|   0:00:00.0| 1679.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.149  TNS Slack -3022.850 Density 53.94
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 524 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:14.0) (real = 0:00:14.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:14, real=0:00:14, mem=1679.31M, totSessionCpu=0:21:08).
*** Starting refinePlace (0:21:08 mem=1695.3M) ***
Total net bbox length = 1.127e+06 (4.738e+05 6.535e+05) (ext = 3.926e+04)
Move report: Timing Driven Placement moves 1319 insts, mean move: 3.69 um, max move: 16.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U78): (283.60, 393.40) --> (275.80, 384.40)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1731.6MB
Move report: Detail placement moves 7718 insts, mean move: 0.71 um, max move: 5.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC3756_n2480): (248.40, 647.20) --> (246.40, 643.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1731.6MB
Summary Report:
Instances move: 8518 (out of 46997 movable)
Mean displacement: 1.19 um
Max displacement: 16.60 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U78) (283.6, 393.4) -> (276, 384.4)
	Length: 29 sites, height: 1 rows, site name: core, cell type: FA1D2
Total net bbox length = 1.132e+06 (4.770e+05 6.549e+05) (ext = 3.925e+04)
Runtime: CPU: 0:00:04.5 REAL: 0:00:05.0 MEM: 1731.6MB
*** Finished refinePlace (0:21:12 mem=1731.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1731.6M)


Density : 0.5394
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.4 real=0:00:05.0 mem=1731.6M) ***
** GigaOpt Optimizer WNS Slack -1.149 TNS Slack -3022.924 Density 53.94
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.149|   -1.149|-3022.924|-3022.924|    53.94%|   0:00:00.0| 1731.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.145|   -1.145|-3021.141|-3021.141|    53.95%|   0:00:04.0| 1731.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.143|   -1.143|-3018.449|-3018.449|    53.97%|   0:00:05.0| 1715.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.142|   -1.142|-3016.983|-3016.983|    53.99%|   0:00:03.0| 1715.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.143|   -1.143|-3015.645|-3015.645|    54.01%|   0:00:02.0| 1715.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.143|   -1.143|-3015.416|-3015.416|    54.01%|   0:00:01.0| 1715.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.139|   -1.139|-3013.396|-3013.396|    54.04%|   0:00:00.0| 1715.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.138|   -1.138|-3008.747|-3008.747|    54.08%|   0:00:06.0| 1715.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -1.137|   -1.137|-3006.760|-3006.760|    54.09%|   0:00:02.0| 1726.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.137|   -1.137|-3005.115|-3005.115|    54.11%|   0:00:04.0| 1726.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.137|   -1.137|-3004.817|-3004.817|    54.12%|   0:00:00.0| 1726.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.134|   -1.134|-3002.831|-3002.831|    54.17%|   0:00:01.0| 1726.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.134|   -1.134|-3000.064|-3000.064|    54.19%|   0:00:05.0| 1722.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.134|   -1.134|-2999.451|-2999.451|    54.20%|   0:00:01.0| 1703.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.132|   -1.132|-2999.074|-2999.074|    54.24%|   0:00:01.0| 1703.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.130|   -1.130|-2996.827|-2996.827|    54.27%|   0:00:05.0| 1703.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.130|   -1.130|-2995.094|-2995.094|    54.29%|   0:00:06.0| 1703.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.130|   -1.130|-2994.758|-2994.758|    54.29%|   0:00:01.0| 1703.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.130|   -1.130|-2994.700|-2994.700|    54.29%|   0:00:00.0| 1703.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.130|   -1.130|-2992.540|-2992.540|    54.38%|   0:00:02.0| 1703.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.127|   -1.127|-2991.631|-2991.631|    54.39%|   0:00:01.0| 1703.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.127|   -1.127|-2989.239|-2989.239|    54.42%|   0:00:07.0| 1703.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.127|   -1.127|-2989.037|-2989.037|    54.43%|   0:00:01.0| 1701.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.126|   -1.126|-2987.921|-2987.921|    54.49%|   0:00:01.0| 1701.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.126|   -1.126|-2984.355|-2984.355|    54.50%|   0:00:01.0| 1701.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.126|   -1.126|-2984.285|-2984.285|    54.50%|   0:00:01.0| 1701.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.126|   -1.126|-2984.029|-2984.029|    54.52%|   0:00:00.0| 1701.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.126|   -1.126|-2983.943|-2983.943|    54.53%|   0:00:00.0| 1701.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.127|   -1.127|-2981.744|-2981.744|    54.61%|   0:00:06.0| 1701.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.127|   -1.127|-2981.348|-2981.348|    54.64%|   0:00:01.0| 1701.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.127|   -1.127|-2981.359|-2981.359|    54.66%|   0:00:01.0| 1701.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:09 real=0:01:09 mem=1701.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.127|   0.000|-2981.359|    54.66%|   0:00:00.0| 1701.7M|   WC_VIEW|  default| core_instance/qmem_instance/memory3_reg_125_/E     |
|   0.007|   -1.127|   0.000|-2981.359|    54.66%|   0:00:00.0| 1701.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_105_/D           |
|   0.015|   -1.127|   0.000|-2981.359|    54.66%|   0:00:00.0| 1701.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_79_/D        |
|   0.015|   -1.127|   0.000|-2981.359|    54.66%|   0:00:00.0| 1701.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_79_/D        |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1701.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:09 real=0:01:09 mem=1701.7M) ***
** GigaOpt Optimizer WNS Slack -1.127 TNS Slack -2981.359 Density 54.66
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -1.127  TNS Slack -2981.359 Density 54.66
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    54.66%|        -|  -1.127|-2981.359|   0:00:00.0| 1701.7M|
|    54.62%|       46|  -1.127|-2981.379|   0:00:03.0| 1701.7M|
|    54.52%|      441|  -1.125|-2983.529|   0:00:08.0| 1701.7M|
|    54.52%|        1|  -1.125|-2983.529|   0:00:00.0| 1701.7M|
|    54.52%|        0|  -1.125|-2983.529|   0:00:00.0| 1701.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -1.125  TNS Slack -2983.529 Density 54.52
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 545 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:11.8) (real = 0:00:12.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=1701.67M, totSessionCpu=0:22:35).
*** Starting refinePlace (0:22:35 mem=1701.7M) ***
Total net bbox length = 1.135e+06 (4.792e+05 6.556e+05) (ext = 3.925e+04)
Move report: Timing Driven Placement moves 1570 insts, mean move: 4.49 um, max move: 27.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1060): (330.40, 616.60) --> (306.80, 620.20)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1738.9MB
Move report: Detail placement moves 4567 insts, mean move: 0.65 um, max move: 5.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U819): (417.60, 595.00) --> (419.20, 598.60)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1738.9MB
Summary Report:
Instances move: 5517 (out of 47035 movable)
Mean displacement: 1.77 um
Max displacement: 27.80 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1060) (330.4, 616.6) -> (306.2, 620.2)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Total net bbox length = 1.139e+06 (4.823e+05 6.568e+05) (ext = 3.925e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:05.0 MEM: 1738.9MB
*** Finished refinePlace (0:22:40 mem=1738.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1738.9M)


Density : 0.5452
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.1 real=0:00:06.0 mem=1738.9M) ***
** GigaOpt Optimizer WNS Slack -1.136 TNS Slack -2985.704 Density 54.52
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.136|   -1.136|-2985.704|-2985.704|    54.52%|   0:00:01.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.133|   -1.133|-2984.533|-2984.533|    54.52%|   0:00:01.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.132|   -1.132|-2984.588|-2984.588|    54.53%|   0:00:01.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.132|   -1.132|-2984.499|-2984.499|    54.53%|   0:00:00.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.127|   -1.127|-2984.448|-2984.448|    54.54%|   0:00:00.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_14_/D                                      |
|  -1.127|   -1.127|-2983.448|-2983.448|    54.54%|   0:00:05.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.127|   -1.127|-2983.243|-2983.243|    54.54%|   0:00:00.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.129|   -1.129|-2982.572|-2982.572|    54.56%|   0:00:00.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.124|   -1.124|-2982.242|-2982.242|    54.56%|   0:00:01.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.124|   -1.124|-2979.933|-2979.933|    54.59%|   0:00:07.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.124|   -1.124|-2979.888|-2979.888|    54.60%|   0:00:01.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.124|   -1.124|-2979.537|-2979.537|    54.64%|   0:00:01.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.123|   -1.123|-2979.112|-2979.112|    54.65%|   0:00:01.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.123|   -1.123|-2977.224|-2977.224|    54.66%|   0:00:03.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.123|   -1.123|-2977.221|-2977.221|    54.66%|   0:00:01.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.123|   -1.123|-2976.912|-2976.912|    54.69%|   0:00:00.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.123|   -1.123|-2976.885|-2976.885|    54.70%|   0:00:01.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.124|   -1.124|-2975.940|-2975.940|    54.73%|   0:00:05.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.124|   -1.124|-2975.844|-2975.844|    54.77%|   0:00:02.0| 1714.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.124|   -1.124|-2975.733|-2975.733|    54.77%|   0:00:00.0| 1714.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.124|   -1.124|-2975.660|-2975.660|    54.77%|   0:00:00.0| 1714.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.124|   -1.124|-2975.672|-2975.672|    54.80%|   0:00:02.0| 1714.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.124|   -1.124|-2975.767|-2975.767|    54.80%|   0:00:00.0| 1714.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:32.2 real=0:00:33.0 mem=1714.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.124|   0.000|-2975.767|    54.80%|   0:00:00.0| 1714.9M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_109_/D           |
|   0.015|   -1.124|   0.000|-2975.767|    54.80%|   0:00:00.0| 1714.9M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_99_/D            |
|   0.015|   -1.124|   0.000|-2975.767|    54.80%|   0:00:00.0| 1714.9M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_99_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1714.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:32.6 real=0:00:33.0 mem=1714.9M) ***
** GigaOpt Optimizer WNS Slack -1.124 TNS Slack -2975.767 Density 54.80
*** Starting refinePlace (0:23:14 mem=1714.9M) ***
Total net bbox length = 1.140e+06 (4.829e+05 6.572e+05) (ext = 3.925e+04)
Move report: Timing Driven Placement moves 1512 insts, mean move: 4.43 um, max move: 37.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_): (210.00, 424.00) --> (231.00, 407.80)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1738.9MB
Move report: Detail placement moves 2259 insts, mean move: 0.64 um, max move: 4.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1332_dup): (266.60, 346.60) --> (269.20, 344.80)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1738.9MB
Summary Report:
Instances move: 3134 (out of 47052 movable)
Mean displacement: 2.52 um
Max displacement: 37.20 um (Instance: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_) (210, 424) -> (231, 407.8)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 1.143e+06 (4.843e+05 6.584e+05) (ext = 3.925e+04)
Runtime: CPU: 0:00:05.1 REAL: 0:00:05.0 MEM: 1738.9MB
*** Finished refinePlace (0:23:19 mem=1738.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1738.9M)


Density : 0.5480
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.0 real=0:00:06.0 mem=1738.9M) ***
** GigaOpt Optimizer WNS Slack -1.181 TNS Slack -2984.290 Density 54.80
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.181|   -1.181|-2984.290|-2984.290|    54.80%|   0:00:01.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.147|   -1.147|-2980.264|-2980.264|    54.80%|   0:00:00.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.138|   -1.138|-2979.388|-2979.388|    54.80%|   0:00:00.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.134|   -1.134|-2977.889|-2977.889|    54.81%|   0:00:01.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_18_/D                                       |
|  -1.128|   -1.128|-2977.018|-2977.018|    54.81%|   0:00:00.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.128|   -1.128|-2976.762|-2976.762|    54.81%|   0:00:01.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.122|   -1.122|-2976.501|-2976.501|    54.81%|   0:00:00.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.121|   -1.121|-2975.520|-2975.520|    54.82%|   0:00:06.0| 1738.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.121|   -1.121|-2973.758|-2973.758|    54.85%|   0:00:06.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.121|   -1.121|-2972.866|-2972.866|    54.85%|   0:00:01.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.118|   -1.118|-2971.752|-2971.752|    54.89%|   0:00:01.0| 1722.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.117|   -1.117|-2970.016|-2970.016|    54.93%|   0:00:06.0| 1714.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.117|   -1.117|-2968.533|-2968.533|    54.96%|   0:00:05.0| 1714.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.117|   -1.117|-2967.874|-2967.874|    54.96%|   0:00:01.0| 1714.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.117|   -1.117|-2967.814|-2967.814|    54.96%|   0:00:00.0| 1714.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -1.115|   -1.115|-2965.915|-2965.915|    55.02%|   0:00:02.0| 1711.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.115|   -1.115|-2965.076|-2965.076|    55.04%|   0:00:05.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.115|   -1.115|-2964.153|-2964.153|    55.05%|   0:00:01.0| 1725.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.115|   -1.115|-2964.151|-2964.151|    55.05%|   0:00:01.0| 1725.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.114|   -1.114|-2963.270|-2963.270|    55.10%|   0:00:01.0| 1725.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.115|   -1.115|-2962.896|-2962.896|    55.12%|   0:00:01.0| 1725.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.115|   -1.115|-2962.893|-2962.893|    55.12%|   0:00:00.0| 1725.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.114|   -1.114|-2962.741|-2962.741|    55.13%|   0:00:01.0| 1725.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.114|   -1.114|-2961.960|-2961.960|    55.19%|   0:00:03.0| 1725.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.114|   -1.114|-2961.861|-2961.861|    55.22%|   0:00:01.0| 1725.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_105_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.108|   -1.108|-2960.960|-2961.475|    55.26%|   0:00:10.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.108|   -1.108|-2960.364|-2960.879|    55.27%|   0:00:01.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.108|   -1.108|-2960.265|-2960.781|    55.27%|   0:00:00.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.108|   -1.108|-2958.844|-2959.359|    55.38%|   0:00:02.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.107|   -1.107|-2958.010|-2958.524|    55.41%|   0:00:00.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.107|   -1.107|-2957.294|-2957.809|    55.42%|   0:00:03.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.107|   -1.107|-2956.923|-2957.438|    55.44%|   0:00:01.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.107|   -1.107|-2956.847|-2957.362|    55.45%|   0:00:00.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.107|   -1.107|-2956.642|-2957.156|    55.48%|   0:00:02.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.107|   -1.107|-2956.583|-2957.097|    55.50%|   0:00:01.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.107|   -1.107|-2956.577|-2957.092|    55.50%|   0:00:00.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_123_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_110_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_100_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.101|   -1.101|-2958.257|-2960.036|    55.54%|   0:00:09.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.101|   -1.101|-2958.011|-2959.790|    55.54%|   0:00:01.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.100|   -1.100|-2956.892|-2958.671|    55.63%|   0:00:02.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.100|   -1.100|-2955.713|-2957.492|    55.68%|   0:00:01.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.099|   -1.099|-2955.638|-2957.417|    55.68%|   0:00:00.0| 1706.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.099|   -1.099|-2954.207|-2955.986|    55.69%|   0:00:04.0| 1704.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.099|   -1.099|-2954.179|-2955.958|    55.71%|   0:00:00.0| 1704.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.099|   -1.099|-2953.983|-2955.761|    55.71%|   0:00:01.0| 1704.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.100|   -1.100|-2952.735|-2954.514|    55.74%|   0:00:02.0| 1704.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.100|   -1.100|-2952.605|-2954.384|    55.76%|   0:00:00.0| 1704.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.094|   -1.094|-2952.378|-2954.515|    55.80%|   0:00:08.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.094|   -1.094|-2952.159|-2954.296|    55.80%|   0:00:01.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.093|   -1.093|-2950.700|-2952.837|    55.89%|   0:00:01.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.093|   -1.093|-2946.137|-2948.275|    55.93%|   0:00:02.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.093|   -1.093|-2944.932|-2947.069|    55.94%|   0:00:03.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.092|   -1.092|-2945.042|-2947.179|    55.95%|   0:00:01.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.092|   -1.092|-2943.958|-2946.096|    55.96%|   0:00:01.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.092|   -1.092|-2943.644|-2945.781|    55.96%|   0:00:00.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.092|   -1.092|-2943.486|-2945.623|    55.96%|   0:00:01.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.092|   -1.092|-2943.454|-2945.591|    55.97%|   0:00:00.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.093|   -1.093|-2943.439|-2945.576|    55.98%|   0:00:01.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_110_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_75_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.087|   -1.087|-2947.094|-2949.804|    56.02%|   0:00:06.0| 1706.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_15_/D                                       |
|  -1.087|   -1.087|-2946.756|-2949.466|    56.03%|   0:00:01.0| 1707.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.087|   -1.087|-2946.356|-2949.065|    56.03%|   0:00:00.0| 1707.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.087|   -1.087|-2946.343|-2949.052|    56.03%|   0:00:01.0| 1707.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.086|   -1.086|-2945.928|-2948.638|    56.10%|   0:00:01.0| 1707.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.086|   -1.086|-2944.510|-2947.219|    56.11%|   0:00:04.0| 1705.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.086|   -1.086|-2944.000|-2946.709|    56.12%|   0:00:00.0| 1704.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.087|   -1.087|-2943.745|-2946.454|    56.15%|   0:00:01.0| 1705.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.086|   -1.086|-2943.819|-2946.528|    56.15%|   0:00:00.0| 1705.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.085|   -1.085|-2943.736|-2946.445|    56.16%|   0:00:01.0| 1705.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.085|   -1.085|-2942.319|-2945.029|    56.17%|   0:00:02.0| 1705.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.085|   -1.085|-2942.315|-2945.024|    56.17%|   0:00:00.0| 1705.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.085|   -1.085|-2942.010|-2944.720|    56.23%|   0:00:03.0| 1705.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.085|   -1.085|-2941.960|-2944.669|    56.26%|   0:00:01.0| 1705.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.081|   -1.081|-2942.560|-2947.066|    56.30%|   0:00:05.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.080|   -1.080|-2942.392|-2946.898|    56.30%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.080|   -1.080|-2942.212|-2946.718|    56.30%|   0:00:00.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.079|   -1.079|-2941.806|-2946.312|    56.38%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.079|   -1.079|-2940.223|-2944.729|    56.39%|   0:00:02.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.079|   -1.079|-2939.799|-2944.305|    56.39%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.078|   -1.078|-2939.060|-2943.566|    56.43%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.078|   -1.078|-2936.436|-2940.943|    56.44%|   0:00:03.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.078|   -1.078|-2936.379|-2940.885|    56.44%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.077|   -1.077|-2936.103|-2940.609|    56.48%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.077|   -1.077|-2935.000|-2939.507|    56.48%|   0:00:02.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.077|   -1.077|-2934.998|-2939.504|    56.48%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.076|   -1.076|-2934.911|-2939.417|    56.51%|   0:00:00.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.076|   -1.076|-2933.810|-2938.317|    56.52%|   0:00:03.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.076|   -1.076|-2933.266|-2937.772|    56.52%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.075|   -1.075|-2933.027|-2937.534|    56.54%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.074|   -1.074|-2932.234|-2936.740|    56.55%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.074|   -1.074|-2931.089|-2935.595|    56.56%|   0:00:04.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.074|   -1.074|-2930.433|-2934.940|    56.59%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.077|   -1.077|-2929.662|-2934.168|    56.62%|   0:00:01.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -1.074|   -1.074|-2929.399|-2933.905|    56.61%|   0:00:00.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.074|   -1.074|-2928.632|-2933.139|    56.62%|   0:00:02.0| 1706.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.074|   -1.074|-2928.558|-2933.065|    56.63%|   0:00:01.0| 1706.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.070|   -1.070|-2932.635|-2938.637|    56.68%|   0:00:07.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.070|   -1.070|-2932.226|-2938.228|    56.68%|   0:00:01.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.070|   -1.070|-2932.099|-2938.101|    56.69%|   0:00:00.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.070|   -1.070|-2931.285|-2937.287|    56.76%|   0:00:02.0| 1706.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.070|   -1.070|-2930.810|-2936.812|    56.79%|   0:00:01.0| 1706.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.070|   -1.070|-2930.762|-2936.764|    56.79%|   0:00:00.0| 1706.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.072|   -1.072|-2930.427|-2936.428|    56.83%|   0:00:03.0| 1706.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_123_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.067|   -1.067|-2931.632|-2939.116|    56.88%|   0:00:06.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.067|   -1.067|-2931.541|-2939.025|    56.88%|   0:00:00.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.066|   -1.066|-2931.299|-2938.783|    56.93%|   0:00:01.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.066|   -1.066|-2930.719|-2938.204|    56.95%|   0:00:01.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.066|   -1.066|-2930.660|-2938.144|    56.96%|   0:00:02.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_116_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.063|   -1.063|-2929.620|-2939.130|    56.99%|   0:00:07.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.063|   -1.063|-2929.510|-2939.021|    56.99%|   0:00:01.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.061|   -1.061|-2930.349|-2939.859|    57.10%|   0:00:02.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.061|   -1.061|-2930.009|-2939.518|    57.10%|   0:00:03.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.061|   -1.061|-2929.948|-2939.458|    57.11%|   0:00:00.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.060|   -1.060|-2927.976|-2937.486|    57.18%|   0:00:02.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.060|   -1.060|-2927.423|-2936.933|    57.20%|   0:00:07.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.060|   -1.060|-2927.330|-2936.840|    57.21%|   0:00:00.0| 1707.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.060|   -1.060|-2926.410|-2935.920|    57.33%|   0:00:04.0| 1705.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.060|   -1.060|-2926.276|-2935.786|    57.35%|   0:00:01.0| 1705.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.060|   -1.060|-2925.594|-2935.104|    57.39%|   0:00:02.0| 1705.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_113_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.054|   -1.054|-2922.256|-2933.184|    57.46%|   0:00:14.0| 1708.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.054|   -1.054|-2921.866|-2932.794|    57.47%|   0:00:01.0| 1708.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.054|   -1.054|-2920.739|-2931.667|    57.65%|   0:00:05.0| 1708.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -1.053|   -1.053|-2919.775|-2930.703|    57.71%|   0:00:02.0| 1707.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.053|   -1.053|-2919.763|-2930.691|    57.71%|   0:00:00.0| 1707.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.053|   -1.053|-2919.520|-2930.448|    57.73%|   0:00:02.0| 1707.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.054|   -1.054|-2917.807|-2928.735|    57.80%|   0:00:05.0| 1706.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_85_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.048|   -1.048|-2917.907|-2931.257|    57.84%|   0:00:10.0| 1708.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.047|   -1.047|-2917.771|-2931.122|    57.84%|   0:00:01.0| 1708.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.048|   -1.048|-2915.676|-2929.026|    58.01%|   0:00:04.0| 1708.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.048|   -1.048|-2915.608|-2928.958|    58.08%|   0:00:03.0| 1708.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.049|   -1.049|-2915.504|-2928.855|    58.09%|   0:00:01.0| 1708.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.043|   -1.043|-2915.407|-2930.948|    58.12%|   0:00:09.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.043|   -1.043|-2915.295|-2930.836|    58.12%|   0:00:01.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.043|   -1.043|-2914.848|-2930.389|    58.27%|   0:00:04.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.043|   -1.043|-2914.687|-2930.228|    58.41%|   0:00:08.0| 1710.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.043|   -1.043|-2913.760|-2929.301|    58.49%|   0:00:03.0| 1710.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.043|   -1.043|-2913.577|-2929.118|    58.49%|   0:00:00.0| 1710.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.038|   -1.038|-2908.411|-2926.867|    58.50%|   0:00:07.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.038|   -1.038|-2908.010|-2926.466|    58.50%|   0:00:01.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.037|   -1.037|-2907.725|-2926.181|    58.64%|   0:00:03.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.037|   -1.037|-2907.066|-2925.522|    58.69%|   0:00:03.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.037|   -1.037|-2906.801|-2925.257|    58.69%|   0:00:00.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.037|   -1.037|-2906.786|-2925.243|    58.69%|   0:00:00.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.037|   -1.037|-2906.743|-2925.199|    58.70%|   0:00:01.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.037|   -1.037|-2906.038|-2924.494|    58.73%|   0:00:02.0| 1709.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_114_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.033|   -1.033|-2906.785|-2927.285|    58.75%|   0:00:08.0| 1710.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.033|   -1.033|-2906.678|-2927.179|    58.75%|   0:00:00.0| 1710.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.033|   -1.033|-2904.730|-2925.231|    58.86%|   0:00:03.0| 1709.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.033|   -1.033|-2904.570|-2925.071|    58.89%|   0:00:01.0| 1710.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.033|   -1.033|-2901.348|-2921.848|    59.04%|   0:00:10.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.029|   -1.029|-2900.370|-2923.848|    59.17%|   0:00:10.0| 1712.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.028|   -1.028|-2899.758|-2923.236|    59.24%|   0:00:02.0| 1712.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.028|   -1.028|-2898.618|-2922.096|    59.28%|   0:00:01.0| 1712.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.027|   -1.027|-2898.509|-2921.987|    59.28%|   0:00:00.0| 1712.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.028|   -1.028|-2897.927|-2921.405|    59.52%|   0:00:13.0| 1717.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.028|   -1.028|-2896.947|-2920.425|    59.59%|   0:00:03.0| 1711.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_101_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.023|   -1.023|-2896.248|-2921.789|    59.59%|   0:00:02.0| 1711.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.023|   -1.023|-2896.189|-2921.730|    59.58%|   0:00:01.0| 1711.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.023|   -1.023|-2895.429|-2920.970|    59.62%|   0:00:01.0| 1711.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.023|   -1.023|-2895.276|-2920.816|    59.62%|   0:00:01.0| 1711.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.023|   -1.023|-2894.920|-2920.461|    59.66%|   0:00:02.0| 1711.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_108_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_101_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_84_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.018|   -1.018|-2894.287|-2922.847|    59.68%|   0:00:05.0| 1711.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.018|   -1.018|-2893.718|-2922.278|    59.70%|   0:00:01.0| 1711.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.018|   -1.018|-2893.657|-2922.218|    59.71%|   0:00:01.0| 1711.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.018|   -1.018|-2892.889|-2921.450|    59.73%|   0:00:01.0| 1711.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_68_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_119_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_119_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.013|   -1.013|-2890.952|-2922.947|    59.74%|   0:00:03.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.013|   -1.013|-2889.810|-2921.804|    59.74%|   0:00:01.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.013|   -1.013|-2890.780|-2922.774|    59.77%|   0:00:01.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.013|   -1.013|-2890.753|-2922.747|    59.78%|   0:00:01.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.013|   -1.013|-2890.562|-2922.557|    59.79%|   0:00:01.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -1.013|   -1.013|-2890.544|-2922.538|    59.80%|   0:00:00.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_114_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_111_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_100_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_102_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_95_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.007|   -1.007|-2877.344|-2911.968|    59.79%|   0:00:04.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.007|   -1.007|-2877.307|-2911.931|    59.79%|   0:00:00.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -1.007|   -1.007|-2876.627|-2911.252|    59.93%|   0:00:07.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_84_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_74_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_126_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_67_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_98_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_77_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_106_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_107_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_92_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_87_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_86_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_122_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_85_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.999|   -0.999|-2869.291|-2906.804|    59.93%|   0:00:03.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.999|   -0.999|-2869.033|-2906.546|    59.93%|   0:00:01.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.000|   -1.000|-2868.020|-2905.532|    59.99%|   0:00:03.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.000|   -1.000|-2867.979|-2905.491|    60.00%|   0:00:00.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -1.000|   -1.000|-2867.962|-2905.475|    60.00%|   0:00:00.0| 1712.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_118_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_97_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_91_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_76_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_66_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_109_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_70_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_115_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_95_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_79_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_125_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_90_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_117_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_99_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_123_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_71_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_116_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_89_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_75_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_110_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_82_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_73_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_103_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.988|   -0.988|-2828.974|-2868.983|    59.99%|   0:00:02.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.987|   -0.987|-2828.746|-2868.755|    59.99%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.987|   -0.987|-2825.030|-2865.040|    59.99%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.987|   -0.987|-2824.954|-2864.964|    59.99%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.987|   -0.987|-2824.645|-2864.655|    60.00%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.987|   -0.987|-2823.433|-2863.442|    60.01%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.987|   -0.987|-2821.071|-2861.081|    60.02%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.987|   -0.987|-2820.839|-2860.848|    60.03%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_124_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_78_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_93_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_81_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_105_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_94_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_83_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_69_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_113_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_65_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_96_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_127_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_121_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_80_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_64_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_112_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_104_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_72_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_88_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_113_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_67_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_81_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_114_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_71_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.955|   -0.955|-2691.801|-2733.177|    60.03%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.945|   -0.945|-2692.396|-2733.772|    60.03%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.945|   -0.945|-2688.981|-2730.358|    60.03%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.937|   -0.937|-2687.070|-2728.446|    60.03%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.937|   -0.937|-2682.510|-2723.886|    60.03%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.932|   -0.932|-2681.741|-2723.117|    60.03%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.932|   -0.932|-2675.459|-2716.835|    60.03%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.932|   -0.932|-2675.443|-2716.819|    60.03%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.930|   -0.930|-2675.055|-2716.432|    60.03%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.930|   -0.930|-2671.284|-2712.660|    60.03%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.927|   -0.927|-2670.757|-2712.133|    60.04%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.927|   -0.927|-2670.023|-2711.399|    60.04%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.927|   -0.927|-2668.920|-2710.296|    60.04%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.927|   -0.927|-2668.910|-2710.287|    60.04%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.927|   -0.927|-2668.876|-2710.252|    60.04%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
Analyzing useful skew in preCTS mode ...
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_120_/CP
skewClock is  advancing: -200ps, core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_89_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.925|   -0.925|-2658.909|-2700.285|    60.05%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.925|   -0.925|-2658.816|-2700.193|    60.05%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.925|   -0.925|-2658.730|-2700.106|    60.06%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.925|   -0.925|-2658.709|-2700.085|    60.06%|   0:00:00.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_73_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_97_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_105_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_79_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_86_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_121_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_125_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_69_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_91_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.925|   -0.925|-2658.709|-2700.085|    60.07%|   0:00:01.0| 1713.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:44 real=0:06:44 mem=1713.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.188|   -0.925|-169.684|-2700.085|    60.07%|   0:00:00.0| 1713.6M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_34_/D                           |
|  -0.180|   -0.925|-163.023|-2693.425|    60.07%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_96_/D                           |
|  -0.167|   -0.925|-143.252|-2673.799|    60.07%|   0:00:01.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_42_/D                           |
|  -0.159|   -0.925|-125.909|-2656.456|    60.07%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_101_/E                            |
|  -0.149|   -0.925|-115.730|-2646.357|    60.07%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/E                             |
|  -0.140|   -0.925|-105.844|-2636.486|    60.07%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_53_/D                           |
|  -0.129|   -0.925|-105.665|-2636.348|    60.07%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
|  -0.122|   -0.925| -94.488|-2625.207|    60.08%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_54_/D                           |
|  -0.114|   -0.925| -73.155|-2610.213|    60.08%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_80_/D                           |
|  -0.112|   -0.925| -65.404|-2602.475|    60.08%|   0:00:01.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_71_/D                           |
|  -0.098|   -0.925| -62.572|-2599.360|    60.08%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
|  -0.089|   -0.925| -59.439|-2596.191|    60.08%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_96_/D                           |
|  -0.079|   -0.925| -49.883|-2586.572|    60.08%|   0:00:01.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_81_/D                           |
|  -0.071|   -0.925| -41.391|-2574.320|    60.08%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_108_/D                          |
|  -0.064|   -0.925| -36.684|-2569.736|    60.08%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_100_/D                          |
|  -0.056|   -0.925| -24.802|-2547.386|    60.08%|   0:00:01.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_116_/D                          |
|  -0.049|   -0.925| -18.535|-2540.360|    60.09%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_125_/D                          |
|  -0.041|   -0.925| -16.092|-2536.847|    60.09%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_96_/D                           |
|  -0.034|   -0.925|  -6.527|-2523.800|    60.09%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_54_/D                           |
|  -0.027|   -0.925|  -3.966|-2519.234|    60.09%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_9_/E                              |
|  -0.020|   -0.925|  -1.729|-2510.851|    60.09%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_71_/D                           |
|  -0.020|   -0.925|  -1.008|-2510.156|    60.10%|   0:00:01.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_71_/D                           |
|  -0.012|   -0.925|  -0.680|-2507.812|    60.10%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_51_/E                             |
|  -0.004|   -0.925|  -0.020|-2501.836|    60.10%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_61_/D                           |
|   0.003|   -0.925|   0.000|-2499.122|    60.10%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_113_/D                          |
|   0.010|   -0.925|   0.000|-2491.255|    60.11%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_37_/D                           |
|   0.016|   -0.925|   0.000|-2488.360|    60.11%|   0:00:01.0| 1732.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_12_/D            |
|   0.016|   -0.925|   0.000|-2488.360|    60.11%|   0:00:00.0| 1732.7M|   WC_VIEW|  default| core_instance/qmem_instance/Q_reg_12_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.7 real=0:00:06.0 mem=1732.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:50 real=0:06:50 mem=1732.7M) ***
** GigaOpt Optimizer WNS Slack -0.925 TNS Slack -2488.360 Density 60.11
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.925  TNS Slack -2488.360 Density 60.11
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    60.11%|        -|  -0.925|-2488.360|   0:00:00.0| 1732.7M|
|    59.41%|      706|  -0.925|-2487.574|   0:00:06.0| 1732.7M|
|    58.12%|     3016|  -0.914|-2470.603|   0:00:16.0| 1732.7M|
|    58.12%|       21|  -0.914|-2470.603|   0:00:00.0| 1732.7M|
|    58.12%|        0|  -0.914|-2470.603|   0:00:00.0| 1732.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.914  TNS Slack -2470.603 Density 58.12
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1473 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:22.4) (real = 0:00:22.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:22, real=0:00:22, mem=1713.58M, totSessionCpu=0:30:33).
*** Starting refinePlace (0:30:33 mem=1713.6M) ***
Total net bbox length = 1.164e+06 (4.996e+05 6.647e+05) (ext = 3.925e+04)
Move report: Timing Driven Placement moves 22300 insts, mean move: 5.79 um, max move: 41.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2439): (266.00, 591.40) --> (284.20, 614.80)
	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 1761.7MB
Move report: Detail placement moves 11789 insts, mean move: 0.55 um, max move: 4.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1729): (654.80, 308.80) --> (657.80, 310.60)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1761.7MB
Summary Report:
Instances move: 24786 (out of 49437 movable)
Mean displacement: 5.32 um
Max displacement: 42.80 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U2439) (266, 591.4) -> (285.4, 614.8)
	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
Total net bbox length = 1.204e+06 (5.278e+05 6.766e+05) (ext = 3.925e+04)
Runtime: CPU: 0:00:11.4 REAL: 0:00:11.0 MEM: 1761.7MB
*** Finished refinePlace (0:30:44 mem=1761.7M) ***
Finished re-routing un-routed nets (0:00:00.2 1761.7M)


Density : 0.5812
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.8 real=0:00:14.0 mem=1761.7M) ***
** GigaOpt Optimizer WNS Slack -0.960 TNS Slack -2509.231 Density 58.12
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.960|   -0.960|-2509.231|-2509.231|    58.12%|   0:00:00.0| 1761.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.946|   -0.946|-2508.133|-2508.133|    58.12%|   0:00:00.0| 1761.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.940|   -0.940|-2506.794|-2506.794|    58.12%|   0:00:01.0| 1761.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.933|   -0.933|-2504.951|-2504.951|    58.13%|   0:00:00.0| 1761.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.930|   -0.930|-2502.077|-2502.077|    58.13%|   0:00:02.0| 1761.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.930|   -0.930|-2502.059|-2502.059|    58.13%|   0:00:01.0| 1761.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.930|   -0.930|-2501.523|-2501.523|    58.13%|   0:00:00.0| 1761.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.927|   -0.927|-2501.196|-2501.196|    58.13%|   0:00:00.0| 1761.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.927|   -0.927|-2500.834|-2500.834|    58.13%|   0:00:02.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.926|   -0.926|-2500.709|-2500.709|    58.14%|   0:00:00.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.926|   -0.926|-2500.606|-2500.606|    58.14%|   0:00:00.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.926|   -0.926|-2500.559|-2500.559|    58.14%|   0:00:01.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.923|   -0.923|-2499.186|-2499.186|    58.15%|   0:00:00.0| 1759.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.923|   -0.923|-2497.302|-2497.302|    58.15%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.923|   -0.923|-2496.931|-2496.931|    58.15%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.919|   -0.919|-2495.980|-2495.980|    58.17%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.919|   -0.919|-2494.667|-2494.667|    58.17%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.919|   -0.919|-2493.751|-2493.751|    58.17%|   0:00:00.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.917|   -0.917|-2492.997|-2492.997|    58.19%|   0:00:01.0| 1755.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.916|   -0.916|-2491.056|-2491.056|    58.20%|   0:00:03.0| 1751.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.916|   -0.916|-2491.045|-2491.045|    58.20%|   0:00:00.0| 1751.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.916|   -0.916|-2490.545|-2490.545|    58.20%|   0:00:01.0| 1735.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.914|   -0.914|-2488.483|-2488.483|    58.22%|   0:00:01.0| 1735.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.913|   -0.913|-2486.865|-2486.865|    58.23%|   0:00:01.0| 1731.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.913|   -0.913|-2486.530|-2486.530|    58.23%|   0:00:02.0| 1719.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.913|   -0.913|-2486.410|-2486.410|    58.23%|   0:00:00.0| 1719.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_13_/D                                      |
|  -0.913|   -0.913|-2485.010|-2485.010|    58.26%|   0:00:02.0| 1719.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.911|   -0.911|-2484.514|-2484.514|    58.27%|   0:00:00.0| 1719.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_15_/D                                      |
|  -0.910|   -0.910|-2484.801|-2484.801|    58.30%|   0:00:02.0| 1715.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.910|   -0.910|-2483.967|-2483.967|    58.30%|   0:00:01.0| 1715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.910|   -0.910|-2483.937|-2483.937|    58.30%|   0:00:00.0| 1715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.910|   -0.910|-2483.619|-2483.619|    58.32%|   0:00:01.0| 1715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_85_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_99_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.911|   -0.911|-2485.811|-2485.811|    58.50%|   0:00:13.0| 1715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2485.811|-2485.811|    58.50%|   0:00:00.0| 1715.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:38.4 real=0:00:38.0 mem=1715.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.003|   -0.911|  -0.003|-2485.811|    58.50%|   0:00:00.0| 1715.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_71_/D                           |
|   0.008|   -0.911|   0.000|-2485.785|    58.50%|   0:00:01.0| 1715.7M|   WC_VIEW|  default| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_96_/D                           |
|   0.015|   -0.911|   0.000|-2485.763|    58.50%|   0:00:00.0| 1734.7M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_32_/D            |
|   0.015|   -0.911|   0.000|-2485.763|    58.50%|   0:00:00.0| 1734.7M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_32_/D            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1734.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.1 real=0:00:39.0 mem=1734.7M) ***
** GigaOpt Optimizer WNS Slack -0.911 TNS Slack -2485.763 Density 58.50
*** Starting refinePlace (0:31:27 mem=1734.7M) ***
Total net bbox length = 1.207e+06 (5.288e+05 6.777e+05) (ext = 3.925e+04)
Move report: Timing Driven Placement moves 1401 insts, mean move: 4.59 um, max move: 18.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_115_): (374.80, 537.40) --> (366.80, 526.60)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1750.7MB
Move report: Detail placement moves 3604 insts, mean move: 0.69 um, max move: 5.20 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC2390_q_temp_439_): (421.40, 658.00) --> (418.00, 656.20)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1750.7MB
Summary Report:
Instances move: 4448 (out of 49747 movable)
Mean displacement: 1.96 um
Max displacement: 19.20 um (Instance: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_67_) (404.2, 521.2) -> (390.4, 515.8)
	Length: 23 sites, height: 1 rows, site name: core, cell type: DFQD4
Total net bbox length = 1.208e+06 (5.298e+05 6.787e+05) (ext = 3.925e+04)
Runtime: CPU: 0:00:04.7 REAL: 0:00:05.0 MEM: 1750.7MB
*** Finished refinePlace (0:31:32 mem=1750.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1750.7M)


Density : 0.5850
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.7 real=0:00:05.0 mem=1750.7M) ***
** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -2486.344 Density 58.50
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.915|   -0.915|-2486.344|-2486.344|    58.50%|   0:00:00.0| 1750.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2485.653|-2485.653|    58.50%|   0:00:02.0| 1750.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_17_/D                                       |
|  -0.911|   -0.911|-2485.725|-2485.725|    58.50%|   0:00:03.0| 1731.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2485.561|-2485.561|    58.50%|   0:00:00.0| 1731.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2485.514|-2485.514|    58.53%|   0:00:04.0| 1731.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_65_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_101_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_117_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_74_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.911|   -0.911|-2485.508|-2485.508|    58.54%|   0:00:01.0| 1731.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2485.508|-2485.508|    58.54%|   0:00:01.0| 1731.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:11.0 mem=1731.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.7 real=0:00:11.0 mem=1731.7M) ***
** GigaOpt Optimizer WNS Slack -0.911 TNS Slack -2485.508 Density 58.54
*** Starting refinePlace (0:31:44 mem=1731.7M) ***
Total net bbox length = 1.209e+06 (5.298e+05 6.787e+05) (ext = 3.925e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1731.7MB
Move report: Detail placement moves 683 insts, mean move: 0.63 um, max move: 3.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC5777_key_q_41_): (387.60, 566.20) --> (389.40, 568.00)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1731.7MB
Summary Report:
Instances move: 683 (out of 49740 movable)
Mean displacement: 0.63 um
Max displacement: 3.60 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPC5777_key_q_41_) (387.6, 566.2) -> (389.4, 568)
	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
Total net bbox length = 1.209e+06 (5.299e+05 6.789e+05) (ext = 3.925e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1731.7MB
*** Finished refinePlace (0:31:46 mem=1731.7M) ***
Finished re-routing un-routed nets (0:00:00.0 1731.7M)


Density : 0.5854
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=1731.7M) ***
** GigaOpt Optimizer WNS Slack -0.911 TNS Slack -2485.739 Density 58.54
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1531 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:14:22 real=0:14:21 mem=1731.7M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.911
*** Check timing (0:00:00.1)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.911 TNS Slack -2485.739 Density 58.54
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.911|   -0.911|-2485.739|-2485.739|    58.54%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2482.876|-2482.876|    58.56%|   0:00:10.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2482.860|-2482.860|    58.56%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2479.736|-2479.736|    58.57%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2479.586|-2479.586|    58.59%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2479.449|-2479.449|    58.59%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.911|   -0.911|-2476.560|-2476.560|    58.61%|   0:00:10.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.911|   -0.911|-2475.534|-2475.534|    58.62%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.911|   -0.911|-2472.406|-2472.406|    58.64%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.911|   -0.911|-2472.336|-2472.336|    58.64%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.911|   -0.911|-2471.688|-2471.688|    58.64%|   0:00:02.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.911|   -0.911|-2469.192|-2469.192|    58.71%|   0:00:10.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.911|   -0.911|-2468.673|-2468.673|    58.72%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.911|   -0.911|-2466.351|-2466.351|    58.74%|   0:00:02.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.911|   -0.911|-2465.863|-2465.863|    58.74%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.911|   -0.911|-2464.983|-2464.983|    58.76%|   0:00:03.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.911|   -0.911|-2464.527|-2464.527|    58.78%|   0:00:02.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.911|   -0.911|-2464.230|-2464.230|    58.81%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.911|   -0.911|-2462.828|-2462.828|    58.81%|   0:00:02.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.911|   -0.911|-2462.825|-2462.825|    58.81%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.911|   -0.911|-2462.724|-2462.724|    58.82%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.911|   -0.911|-2462.587|-2462.587|    58.83%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.911|   -0.911|-2460.223|-2460.223|    58.83%|   0:00:02.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.911|   -0.911|-2459.269|-2459.269|    58.84%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.911|   -0.911|-2459.103|-2459.103|    58.84%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.911|   -0.911|-2458.993|-2458.993|    58.84%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.911|   -0.911|-2458.738|-2458.738|    58.86%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.911|   -0.911|-2457.030|-2457.030|    58.86%|   0:00:02.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.911|   -0.911|-2455.729|-2455.729|    58.86%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.911|   -0.911|-2455.496|-2455.496|    58.86%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.911|   -0.911|-2455.078|-2455.078|    58.86%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.911|   -0.911|-2454.995|-2454.995|    58.88%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_11_/D                                       |
|  -0.911|   -0.911|-2454.755|-2454.755|    58.88%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.911|   -0.911|-2454.751|-2454.751|    58.88%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_13_/D                                      |
|  -0.911|   -0.911|-2450.984|-2450.984|    58.88%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.911|   -0.911|-2450.961|-2450.961|    58.88%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.911|   -0.911|-2447.440|-2447.440|    58.88%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_11_/D                                       |
|  -0.911|   -0.911|-2447.229|-2447.229|    58.88%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.911|   -0.911|-2447.187|-2447.187|    58.88%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.911|   -0.911|-2446.022|-2446.022|    58.88%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.911|   -0.911|-2445.843|-2445.843|    58.88%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.911|   -0.911|-2445.759|-2445.759|    58.90%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.911|   -0.911|-2445.719|-2445.719|    58.90%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_11_/D                                       |
|  -0.911|   -0.911|-2444.567|-2444.567|    58.90%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.911|   -0.911|-2444.407|-2444.407|    58.90%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.911|   -0.911|-2444.385|-2444.385|    58.90%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.911|   -0.911|-2442.994|-2442.994|    58.90%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.911|   -0.911|-2442.767|-2442.767|    58.91%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.911|   -0.911|-2442.718|-2442.718|    58.91%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.911|   -0.911|-2442.717|-2442.717|    58.91%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.911|   -0.911|-2440.983|-2440.983|    58.91%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.911|   -0.911|-2438.437|-2438.437|    58.92%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_8_/D                                       |
|  -0.911|   -0.911|-2438.105|-2438.105|    58.92%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.911|   -0.911|-2437.948|-2437.948|    58.92%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.911|   -0.911|-2437.921|-2437.921|    58.92%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.911|   -0.911|-2437.841|-2437.841|    58.92%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.911|   -0.911|-2437.671|-2437.671|    58.92%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_10_/D                                       |
|  -0.911|   -0.911|-2435.142|-2435.142|    58.92%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.911|   -0.911|-2434.998|-2434.998|    58.92%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.911|   -0.911|-2428.823|-2428.823|    58.93%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.911|   -0.911|-2426.615|-2426.615|    58.93%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_8_/D                                       |
|  -0.911|   -0.911|-2425.517|-2425.517|    58.93%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.911|   -0.911|-2424.946|-2424.946|    58.94%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_9_/D                                        |
|  -0.911|   -0.911|-2424.496|-2424.496|    58.94%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_8_/D                                        |
|  -0.911|   -0.911|-2424.000|-2424.000|    58.94%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.911|   -0.911|-2420.616|-2420.616|    58.95%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.911|   -0.911|-2420.241|-2420.241|    58.95%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.911|   -0.911|-2420.222|-2420.222|    58.95%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_8_/D                                        |
|  -0.911|   -0.911|-2419.040|-2419.040|    58.95%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.911|   -0.911|-2419.000|-2419.000|    58.95%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_9_/D                                       |
|  -0.911|   -0.911|-2415.228|-2415.228|    58.95%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.911|   -0.911|-2414.483|-2414.483|    58.95%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.911|   -0.911|-2414.063|-2414.063|    58.96%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.911|   -0.911|-2413.885|-2413.885|    58.96%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.911|   -0.911|-2413.364|-2413.364|    58.96%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.911|   -0.911|-2413.304|-2413.304|    58.96%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.911|   -0.911|-2413.226|-2413.226|    58.96%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.911|   -0.911|-2413.203|-2413.203|    58.96%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.911|   -0.911|-2412.895|-2412.895|    58.96%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.911|   -0.911|-2412.118|-2412.118|    58.96%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.911|   -0.911|-2412.091|-2412.091|    58.96%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.911|   -0.911|-2411.745|-2411.745|    58.96%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.911|   -0.911|-2409.920|-2409.920|    58.97%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_7_/D                                        |
|  -0.911|   -0.911|-2409.838|-2409.838|    58.97%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.911|   -0.911|-2409.815|-2409.815|    58.97%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.911|   -0.911|-2409.709|-2409.709|    58.97%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.911|   -0.911|-2409.607|-2409.607|    58.97%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.911|   -0.911|-2408.192|-2408.192|    58.97%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.911|   -0.911|-2408.185|-2408.185|    58.97%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.911|   -0.911|-2407.920|-2407.920|    58.97%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.911|   -0.911|-2407.884|-2407.884|    58.97%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.911|   -0.911|-2407.874|-2407.874|    58.97%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.911|   -0.911|-2407.824|-2407.824|    58.97%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_7_/D                                       |
|  -0.911|   -0.911|-2407.501|-2407.501|    58.97%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.911|   -0.911|-2407.259|-2407.259|    58.97%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.911|   -0.911|-2405.242|-2405.242|    58.98%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.911|   -0.911|-2404.087|-2404.087|    58.98%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.911|   -0.911|-2403.719|-2403.719|    58.98%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.911|   -0.911|-2403.196|-2403.196|    58.98%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.911|   -0.911|-2402.833|-2402.833|    58.98%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_6_/D                                       |
|  -0.911|   -0.911|-2402.131|-2402.131|    58.98%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_5_/D                                        |
|  -0.911|   -0.911|-2352.406|-2352.406|    58.99%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_6_/D                                       |
|  -0.911|   -0.911|-2351.396|-2351.396|    58.99%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_6_/D                                       |
|  -0.911|   -0.911|-2350.950|-2350.950|    58.99%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.911|   -0.911|-2349.905|-2349.905|    58.99%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_6_/D                                       |
|  -0.911|   -0.911|-2346.113|-2346.113|    58.99%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.911|   -0.911|-2345.858|-2345.858|    58.99%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.911|   -0.911|-2345.809|-2345.809|    58.99%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.911|   -0.911|-2345.576|-2345.576|    58.99%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.911|   -0.911|-2344.824|-2344.824|    59.00%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.911|   -0.911|-2344.268|-2344.268|    59.00%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.911|   -0.911|-2344.021|-2344.021|    59.01%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.911|   -0.911|-2343.462|-2343.462|    59.01%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.911|   -0.911|-2291.812|-2291.812|    59.01%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_6_/D                                        |
|  -0.911|   -0.911|-2291.801|-2291.801|    59.01%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.911|   -0.911|-2291.100|-2291.100|    59.02%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.911|   -0.911|-2291.005|-2291.005|    59.02%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.911|   -0.911|-2290.891|-2290.891|    59.02%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.911|   -0.911|-2290.195|-2290.195|    59.02%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.911|   -0.911|-2288.521|-2288.521|    59.02%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2288.062|-2288.062|    59.03%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.911|   -0.911|-2287.936|-2287.936|    59.03%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.911|   -0.911|-2285.318|-2285.318|    59.03%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.911|   -0.911|-2282.404|-2282.404|    59.03%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.911|   -0.911|-2282.220|-2282.220|    59.03%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.911|   -0.911|-2281.577|-2281.577|    59.03%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.911|   -0.911|-2280.289|-2280.289|    59.03%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.911|   -0.911|-2279.357|-2279.357|    59.03%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.911|   -0.911|-2279.180|-2279.180|    59.03%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2278.969|-2278.969|    59.03%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2278.896|-2278.896|    59.03%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2278.763|-2278.763|    59.03%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2278.755|-2278.755|    59.03%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2278.682|-2278.682|    59.04%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2278.003|-2278.003|    59.04%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2276.292|-2276.292|    59.04%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.911|   -0.911|-2276.090|-2276.090|    59.04%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.911|   -0.911|-2275.993|-2275.993|    59.04%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.911|   -0.911|-2275.815|-2275.815|    59.04%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.911|   -0.911|-2275.759|-2275.759|    59.04%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.911|   -0.911|-2274.701|-2274.701|    59.05%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.911|   -0.911|-2274.591|-2274.591|    59.05%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.911|   -0.911|-2274.300|-2274.300|    59.05%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.911|   -0.911|-2274.244|-2274.244|    59.05%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.911|   -0.911|-2273.097|-2273.097|    59.05%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2273.006|-2273.006|    59.05%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.911|   -0.911|-2272.565|-2272.565|    59.05%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.911|   -0.911|-2271.843|-2271.843|    59.05%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.911|   -0.911|-2271.296|-2271.296|    59.05%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.911|   -0.911|-2270.793|-2270.793|    59.05%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.911|   -0.911|-2270.765|-2270.765|    59.05%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2270.737|-2270.737|    59.05%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2270.553|-2270.553|    59.06%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2270.210|-2270.210|    59.06%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2270.048|-2270.048|    59.06%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.911|   -0.911|-2268.270|-2268.270|    59.06%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_5_/D                                       |
|  -0.911|   -0.911|-2267.709|-2267.709|    59.06%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.911|   -0.911|-2238.257|-2238.257|    59.06%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.911|   -0.911|-2238.144|-2238.144|    59.06%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.911|   -0.911|-2237.400|-2237.400|    59.06%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.911|   -0.911|-2237.075|-2237.075|    59.06%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.911|   -0.911|-2237.015|-2237.015|    59.06%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.911|   -0.911|-2237.011|-2237.011|    59.06%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.911|   -0.911|-2236.924|-2236.924|    59.07%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.911|   -0.911|-2236.907|-2236.907|    59.07%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.911|   -0.911|-2236.902|-2236.902|    59.07%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.911|   -0.911|-2236.879|-2236.879|    59.07%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.911|   -0.911|-2235.858|-2235.858|    59.07%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.911|   -0.911|-2235.305|-2235.305|    59.07%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2234.979|-2234.979|    59.07%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2234.623|-2234.623|    59.07%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2234.285|-2234.285|    59.08%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2234.218|-2234.218|    59.08%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2231.798|-2231.798|    59.08%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2231.562|-2231.562|    59.08%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2230.387|-2230.387|    59.08%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2230.290|-2230.290|    59.09%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.911|   -0.911|-2196.529|-2196.529|    59.09%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2196.353|-2196.353|    59.09%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2196.375|-2196.375|    59.09%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_4_/D                                        |
|  -0.911|   -0.911|-2195.755|-2195.755|    59.10%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.911|   -0.911|-2195.691|-2195.691|    59.10%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.911|   -0.911|-2195.655|-2195.655|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.911|   -0.911|-2195.640|-2195.640|    59.10%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.911|   -0.911|-2195.522|-2195.522|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.911|   -0.911|-2195.380|-2195.380|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.911|   -0.911|-2195.335|-2195.335|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.911|   -0.911|-2194.787|-2194.787|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_4_/D                                        |
|  -0.911|   -0.911|-2193.866|-2193.866|    59.10%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.911|   -0.911|-2193.771|-2193.771|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.911|   -0.911|-2193.374|-2193.374|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.911|   -0.911|-2193.345|-2193.345|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_4_/D                                        |
|  -0.911|   -0.911|-2193.323|-2193.323|    59.10%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.911|   -0.911|-2193.214|-2193.214|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.911|   -0.911|-2192.937|-2192.937|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.911|   -0.911|-2192.806|-2192.806|    59.10%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_4_/D                                        |
|  -0.911|   -0.911|-2192.209|-2192.209|    59.11%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.911|   -0.911|-2191.366|-2191.366|    59.11%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.911|   -0.911|-2191.275|-2191.275|    59.11%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_3_/D                                        |
|  -0.911|   -0.911|-2191.166|-2191.166|    59.11%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.911|   -0.911|-2191.143|-2191.143|    59.11%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_3_/D                                        |
|  -0.911|   -0.911|-2174.290|-2174.290|    59.11%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.911|   -0.911|-2174.219|-2174.219|    59.11%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_3_/D                                        |
|  -0.911|   -0.911|-2174.051|-2174.051|    59.11%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.911|   -0.911|-2173.997|-2173.997|    59.11%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.911|   -0.911|-2173.865|-2173.865|    59.11%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_3_/D                                        |
|  -0.911|   -0.911|-2172.032|-2172.032|    59.11%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.911|   -0.911|-2171.122|-2171.122|    59.11%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.911|   -0.911|-2170.583|-2170.583|    59.12%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_3_/D                                       |
|  -0.911|   -0.911|-2169.744|-2169.744|    59.12%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.911|   -0.911|-2169.656|-2169.656|    59.12%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.911|   -0.911|-2169.436|-2169.436|    59.12%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_3_/D                                       |
|  -0.911|   -0.911|-2169.215|-2169.215|    59.12%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.911|   -0.911|-2169.013|-2169.013|    59.12%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.911|   -0.911|-2168.760|-2168.760|    59.12%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.911|   -0.911|-2159.373|-2159.373|    59.12%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.911|   -0.911|-2159.259|-2159.259|    59.12%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.911|   -0.911|-2122.491|-2122.491|    59.12%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.911|   -0.911|-2122.444|-2122.444|    59.13%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.911|   -0.911|-2122.082|-2122.082|    59.12%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.911|   -0.911|-2121.980|-2121.980|    59.12%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.911|   -0.911|-2088.134|-2088.134|    59.13%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.911|   -0.911|-2087.865|-2087.865|    59.13%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.911|   -0.911|-2087.806|-2087.806|    59.13%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.911|   -0.911|-2074.409|-2074.409|    59.13%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.911|   -0.911|-2074.093|-2074.093|    59.13%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.911|   -0.911|-2074.037|-2074.037|    59.13%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.911|   -0.911|-2073.830|-2073.830|    59.13%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.911|   -0.911|-2056.706|-2056.706|    59.13%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_2_/D                                       |
|  -0.911|   -0.911|-2056.445|-2056.445|    59.13%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-2055.940|-2055.940|    59.14%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-2043.382|-2043.382|    59.14%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.911|   -0.911|-2043.012|-2043.012|    59.14%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.911|   -0.911|-2042.728|-2042.728|    59.14%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.911|   -0.911|-2042.532|-2042.532|    59.14%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.911|   -0.911|-2042.476|-2042.476|    59.14%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-2041.993|-2041.993|    59.14%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.911|   -0.911|-2041.895|-2041.895|    59.14%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.911|   -0.911|-2040.852|-2040.852|    59.14%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.911|   -0.911|-2012.451|-2012.451|    59.14%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_2_/D                                       |
|  -0.911|   -0.911|-2011.772|-2011.772|    59.15%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1992.083|-1992.083|    59.15%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1991.769|-1991.769|    59.15%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.911|   -0.911|-1989.444|-1989.444|    59.15%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.911|   -0.911|-1987.369|-1987.369|    59.15%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.911|   -0.911|-1987.125|-1987.125|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1975.238|-1975.238|    59.16%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1975.163|-1975.163|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.911|   -0.911|-1927.016|-1927.016|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1916.693|-1916.693|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1916.639|-1916.639|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.911|   -0.911|-1916.389|-1916.389|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1907.760|-1907.760|    59.16%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1907.555|-1907.555|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.911|   -0.911|-1901.012|-1901.012|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_2_/D                                       |
|  -0.911|   -0.911|-1900.806|-1900.806|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.911|   -0.911|-1900.765|-1900.765|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_2_/D                                        |
|  -0.911|   -0.911|-1900.662|-1900.662|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1900.618|-1900.618|    59.16%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1900.608|-1900.608|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1894.325|-1894.325|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.911|   -0.911|-1894.061|-1894.061|    59.16%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.911|   -0.911|-1877.708|-1877.708|    59.17%|   0:00:01.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1877.666|-1877.666|    59.17%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.911|   -0.911|-1877.123|-1877.123|    59.17%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.911|   -0.911|-1875.277|-1875.277|    59.17%|   0:00:00.0| 1699.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.911|   -0.911|-1837.659|-1837.659|    59.17%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.911|   -0.911|-1837.656|-1837.656|    59.17%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_2_/D                                        |
|  -0.911|   -0.911|-1819.249|-1819.249|    59.17%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.911|   -0.911|-1806.222|-1806.222|    59.17%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.911|   -0.911|-1805.050|-1805.050|    59.17%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.911|   -0.911|-1805.046|-1805.046|    59.17%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.911|   -0.911|-1776.046|-1776.046|    59.18%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.911|   -0.911|-1756.777|-1756.777|    59.18%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_1_/D                                       |
|  -0.911|   -0.911|-1756.597|-1756.597|    59.19%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.911|   -0.911|-1721.391|-1721.391|    59.19%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.911|   -0.911|-1721.099|-1721.099|    59.19%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.911|   -0.911|-1721.038|-1721.038|    59.19%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.911|   -0.911|-1720.889|-1720.889|    59.19%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.911|   -0.911|-1707.121|-1707.121|    59.20%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.911|   -0.911|-1707.117|-1707.117|    59.20%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.911|   -0.911|-1706.855|-1706.855|    59.20%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.911|   -0.911|-1701.355|-1701.355|    59.20%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -0.911|   -0.911|-1699.352|-1699.352|    59.20%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -0.911|   -0.911|-1699.061|-1699.061|    59.20%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.911|   -0.911|-1695.687|-1695.687|    59.21%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_1_/D                                        |
|  -0.911|   -0.911|-1695.453|-1695.453|    59.21%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.911|   -0.911|-1684.936|-1684.936|    59.21%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.911|   -0.911|-1677.661|-1677.661|    59.22%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.911|   -0.911|-1677.515|-1677.515|    59.22%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.911|   -0.911|-1676.884|-1676.884|    59.22%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.911|   -0.911|-1673.445|-1673.445|    59.22%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.911|   -0.911|-1673.397|-1673.397|    59.23%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.911|   -0.911|-1672.810|-1672.810|    59.23%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -0.911|   -0.911|-1672.710|-1672.710|    59.23%|   0:00:00.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.911|   -0.911|-1672.638|-1672.638|    59.23%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_1_/D                                        |
|  -0.911|   -0.911|-1672.562|-1672.562|    59.25%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.911|   -0.911|-1672.621|-1672.621|    59.25%|   0:00:01.0| 1718.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:16 real=0:02:16 mem=1718.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:16 real=0:02:16 mem=1718.7M) ***
** GigaOpt Optimizer WNS Slack -0.911 TNS Slack -1672.621 Density 59.25
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.911  TNS Slack -1672.621 Density 59.25
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    59.25%|        -|  -0.911|-1672.621|   0:00:00.0| 1718.7M|
|    59.10%|      238|  -0.911|-1672.186|   0:00:06.0| 1718.7M|
|    58.70%|     1835|  -0.910|-1682.685|   0:00:13.0| 1718.7M|
|    58.70%|        7|  -0.910|-1682.684|   0:00:00.0| 1718.7M|
|    58.70%|        0|  -0.910|-1682.684|   0:00:00.0| 1718.7M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.910  TNS Slack -1682.685 Density 58.70
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1745 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:19.5) (real = 0:00:19.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:20, real=0:00:19, mem=1699.58M, totSessionCpu=0:34:28).
*** Starting refinePlace (0:34:28 mem=1715.6M) ***
Total net bbox length = 1.212e+06 (5.321e+05 6.795e+05) (ext = 3.925e+04)
Move report: Timing Driven Placement moves 719 insts, mean move: 2.84 um, max move: 12.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1853): (652.60, 299.80) --> (661.80, 303.40)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1752.2MB
Move report: Detail placement moves 10813 insts, mean move: 2.02 um, max move: 9.00 um
	Max move on inst (core_instance/FE_OCPC9280_array_out_68_): (411.40, 458.20) --> (402.40, 458.20)
	Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 1752.4MB
Summary Report:
Instances move: 11095 (out of 49697 movable)
Mean displacement: 2.11 um
Max displacement: 14.40 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1853) (652.6, 299.8) -> (663.4, 303.4)
	Length: 12 sites, height: 1 rows, site name: core, cell type: OAI22D2
Total net bbox length = 1.175e+06 (4.950e+05 6.803e+05) (ext = 3.926e+04)
Runtime: CPU: 0:00:07.7 REAL: 0:00:07.0 MEM: 1752.4MB
*** Finished refinePlace (0:34:36 mem=1752.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1752.4M)


Density : 0.5870
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:08.9 real=0:00:09.0 mem=1752.4M) ***
** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -1685.391 Density 58.70
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1745 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:46 real=0:02:45 mem=1752.4M) ***

End: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.910  TNS Slack -1685.391 Density 58.70
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    58.70%|        -|  -0.910|-1685.391|   0:00:00.0| 1723.9M|
|    58.70%|        3|  -0.910|-1685.391|   0:00:01.0| 1723.9M|
|    58.55%|      770|  -0.910|-1685.398|   0:00:05.0| 1723.9M|
|    58.54%|       36|  -0.910|-1685.398|   0:00:01.0| 1723.9M|
|    58.54%|        2|  -0.910|-1685.398|   0:00:00.0| 1723.9M|
|    58.54%|        0|  -0.910|-1685.398|   0:00:00.0| 1723.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.910  TNS Slack -1685.398 Density 58.54
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 1745 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:08.4) (real = 0:00:08.0) **
*** Starting refinePlace (0:34:46 mem=1723.9M) ***
Total net bbox length = 1.176e+06 (4.953e+05 6.802e+05) (ext = 3.926e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1723.9MB
Summary Report:
Instances move: 0 (out of 49694 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.176e+06 (4.953e+05 6.802e+05) (ext = 3.926e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1723.9MB
*** Finished refinePlace (0:34:47 mem=1723.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1723.9M)


Density : 0.5854
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1723.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:09, mem=1572.89M, totSessionCpu=0:34:47).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=52154 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=54247  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 54247 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 1745 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.20% H + 0.51% V. EstWL: 1.576728e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 52502 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 1.216530e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 185539
[NR-eagl] Layer2(M2)(V) length: 4.323150e+05um, number of vias: 269432
[NR-eagl] Layer3(M3)(H) length: 4.451348e+05um, number of vias: 28612
[NR-eagl] Layer4(M4)(V) length: 1.549095e+05um, number of vias: 21202
[NR-eagl] Layer5(M5)(H) length: 1.107501e+05um, number of vias: 18352
[NR-eagl] Layer6(M6)(V) length: 1.048109e+05um, number of vias: 12379
[NR-eagl] Layer7(M7)(H) length: 6.214940e+04um, number of vias: 14654
[NR-eagl] Layer8(M8)(V) length: 1.019256e+05um, number of vias: 0
[NR-eagl] Total length: 1.411995e+06um, number of vias: 550170
[NR-eagl] End Peak syMemory usage = 1584.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.56 seconds
Extraction called for design 'fullchip' of instances=49694 and nets=54428 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1557.574M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1654.76 CPU=0:00:05.9 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1654.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     4   |     1   |      1  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          0|  58.54  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          1|  58.54  |   0:00:00.0|    1714.2M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.08 |          0|          0|          0|  58.54  |   0:00:00.0|    1714.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 736 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1714.2M) ***

*** Starting refinePlace (0:35:08 mem=1746.2M) ***
Total net bbox length = 1.176e+06 (4.953e+05 6.802e+05) (ext = 3.926e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1746.2MB
Summary Report:
Instances move: 0 (out of 49694 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.176e+06 (4.953e+05 6.802e+05) (ext = 3.926e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1746.2MB
*** Finished refinePlace (0:35:09 mem=1746.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1746.2M)


Density : 0.5854
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1746.2M) ***
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.910 -> -1.075 (bump = 0.165)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.075 TNS Slack -1880.954 Density 58.54
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.075|   -1.075|-1880.760|-1880.954|    58.54%|   0:00:00.0| 1731.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.066|   -1.066|-1878.901|-1879.095|    58.54%|   0:00:01.0| 1731.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.052|   -1.052|-1876.463|-1876.657|    58.54%|   0:00:00.0| 1731.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -1.036|   -1.036|-1876.105|-1876.300|    58.55%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.027|   -1.027|-1874.615|-1874.809|    58.55%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -1.024|   -1.024|-1873.227|-1873.421|    58.55%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.020|   -1.020|-1871.962|-1872.157|    58.55%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.020|   -1.020|-1862.736|-1862.930|    58.56%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.020|   -1.020|-1862.731|-1862.925|    58.56%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.020|   -1.020|-1862.601|-1862.795|    58.56%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.013|   -1.013|-1861.661|-1861.855|    58.56%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.010|   -1.010|-1859.430|-1859.624|    58.56%|   0:00:02.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -1.007|   -1.007|-1854.558|-1854.752|    58.55%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -1.002|   -1.002|-1854.484|-1854.678|    58.56%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.999|   -0.999|-1851.175|-1851.369|    58.57%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.996|   -0.996|-1850.541|-1850.735|    58.57%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.996|   -0.996|-1847.898|-1848.092|    58.57%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.992|   -0.992|-1847.985|-1848.179|    58.58%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.992|   -0.992|-1847.288|-1847.482|    58.58%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.992|   -0.992|-1847.283|-1847.478|    58.58%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.991|   -0.991|-1848.105|-1848.299|    58.59%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.991|   -0.991|-1846.284|-1846.479|    58.59%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.991|   -0.991|-1846.305|-1846.499|    58.59%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.8 real=0:00:11.0 mem=1733.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.018|   -0.991|  -0.194|-1846.499|    58.59%|   0:00:00.0| 1733.4M|   WC_VIEW|  default| core_instance/kmem_instance/Q_reg_2_/D             |
|   0.000|   -0.991|   0.000|-1846.305|    58.60%|   0:00:02.0| 1752.4M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=1752.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.0 real=0:00:13.0 mem=1752.4M) ***
** GigaOpt Optimizer WNS Slack -0.991 TNS Slack -1846.305 Density 58.60
*** Starting refinePlace (0:35:27 mem=1752.4M) ***
Total net bbox length = 1.178e+06 (4.958e+05 6.817e+05) (ext = 3.926e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1752.4MB
Summary Report:
Instances move: 0 (out of 49750 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.178e+06 (4.958e+05 6.817e+05) (ext = 3.926e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1752.4MB
*** Finished refinePlace (0:35:27 mem=1752.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1752.4M)


Density : 0.5860
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1752.4M) ***
** GigaOpt Optimizer WNS Slack -0.991 TNS Slack -1846.305 Density 58.60
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 754 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:15.2 real=0:00:15.0 mem=1752.4M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.910 -> -0.991 (bump = 0.081)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.991 TNS Slack -1846.305 Density 58.60
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.991|   -0.991|-1846.305|-1846.305|    58.60%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.990|   -0.990|-1845.715|-1845.715|    58.60%|   0:00:02.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.990|   -0.990|-1845.525|-1845.525|    58.60%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1845.477|-1845.477|    58.60%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1841.459|-1841.459|    58.61%|   0:00:01.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1841.443|-1841.443|    58.61%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1839.964|-1839.964|    58.61%|   0:00:02.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1839.794|-1839.794|    58.62%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1839.418|-1839.418|    58.62%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1839.418|-1839.418|    58.62%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.5 real=0:00:05.0 mem=1752.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.6 real=0:00:06.0 mem=1752.4M) ***
** GigaOpt Optimizer WNS Slack -0.988 TNS Slack -1839.418 Density 58.62
*** Starting refinePlace (0:35:38 mem=1752.4M) ***
Total net bbox length = 1.178e+06 (4.959e+05 6.817e+05) (ext = 3.926e+04)
Move report: Detail placement moves 375 insts, mean move: 0.70 um, max move: 4.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1894): (444.00, 566.20) --> (446.20, 564.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1752.4MB
Summary Report:
Instances move: 375 (out of 49737 movable)
Mean displacement: 0.70 um
Max displacement: 4.00 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1894) (444, 566.2) -> (446.2, 564.4)
	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
Total net bbox length = 1.178e+06 (4.960e+05 6.817e+05) (ext = 3.926e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1752.4MB
*** Finished refinePlace (0:35:40 mem=1752.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1752.4M)


Density : 0.5862
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=1752.4M) ***
** GigaOpt Optimizer WNS Slack -0.988 TNS Slack -1839.418 Density 58.62
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.988|   -0.988|-1839.418|-1839.418|    58.62%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1839.390|-1839.390|    58.64%|   0:00:04.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1839.728|-1839.728|    58.64%|   0:00:01.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1839.658|-1839.658|    58.64%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1839.658|-1839.658|    58.64%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.8 real=0:00:05.0 mem=1752.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.8 real=0:00:05.0 mem=1752.4M) ***
** GigaOpt Optimizer WNS Slack -0.988 TNS Slack -1839.658 Density 58.64
*** Starting refinePlace (0:35:46 mem=1752.4M) ***
Total net bbox length = 1.178e+06 (4.961e+05 6.817e+05) (ext = 3.926e+04)
Move report: Detail placement moves 294 insts, mean move: 0.61 um, max move: 3.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2270): (375.00, 609.40) --> (376.60, 611.20)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1752.4MB
Summary Report:
Instances move: 294 (out of 49723 movable)
Mean displacement: 0.61 um
Max displacement: 3.40 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U2270) (375, 609.4) -> (376.6, 611.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
Total net bbox length = 1.178e+06 (4.962e+05 6.817e+05) (ext = 3.926e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1752.4MB
*** Finished refinePlace (0:35:48 mem=1752.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1752.4M)


Density : 0.5864
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:02.7 real=0:00:03.0 mem=1752.4M) ***
** GigaOpt Optimizer WNS Slack -0.988 TNS Slack -1839.658 Density 58.64
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 737 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:16.7 real=0:00:17.0 mem=1752.4M) ***

End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -1685.298 -> -1839.558
Begin: GigaOpt TNS recovery
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.988 TNS Slack -1839.658 Density 58.64
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.988|   -0.988|-1839.658|-1839.658|    58.64%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1836.876|-1836.876|    58.64%|   0:00:05.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1835.037|-1835.037|    58.65%|   0:00:01.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1834.452|-1834.452|    58.65%|   0:00:00.0| 1752.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1834.110|-1834.110|    58.64%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.988|   -0.988|-1830.885|-1830.885|    58.65%|   0:00:02.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.988|   -0.988|-1829.148|-1829.148|    58.65%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.988|   -0.988|-1827.277|-1827.277|    58.65%|   0:00:03.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.988|   -0.988|-1826.971|-1826.971|    58.65%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.988|   -0.988|-1826.833|-1826.833|    58.65%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_15_/D                                       |
|  -0.988|   -0.988|-1825.651|-1825.651|    58.65%|   0:00:02.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.988|   -0.988|-1825.407|-1825.407|    58.66%|   0:00:02.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.988|   -0.988|-1825.360|-1825.360|    58.66%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_16_/D                                      |
|  -0.988|   -0.988|-1822.508|-1822.508|    58.66%|   0:00:02.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_11_/D                                       |
|  -0.988|   -0.988|-1821.761|-1821.761|    58.67%|   0:00:02.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.988|   -0.988|-1821.280|-1821.280|    58.67%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.988|   -0.988|-1821.209|-1821.209|    58.67%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_13_/D                                       |
|  -0.988|   -0.988|-1821.006|-1821.006|    58.67%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.988|   -0.988|-1820.163|-1820.163|    58.68%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.988|   -0.988|-1820.085|-1820.085|    58.68%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_11_/D                                       |
|  -0.988|   -0.988|-1819.963|-1819.963|    58.68%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.988|   -0.988|-1819.887|-1819.887|    58.68%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.988|   -0.988|-1819.787|-1819.787|    58.68%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_18_/D                                       |
|  -0.988|   -0.988|-1819.714|-1819.714|    58.68%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_10_/D                                       |
|  -0.988|   -0.988|-1819.436|-1819.436|    58.68%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.988|   -0.988|-1819.273|-1819.273|    58.68%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.988|   -0.988|-1818.674|-1818.674|    58.68%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.988|   -0.988|-1818.591|-1818.591|    58.69%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.988|   -0.988|-1818.508|-1818.508|    58.69%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_9_/D                                        |
|  -0.988|   -0.988|-1818.129|-1818.129|    58.69%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.988|   -0.988|-1817.972|-1817.972|    58.69%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.988|   -0.988|-1817.609|-1817.609|    58.68%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.988|   -0.988|-1817.534|-1817.534|    58.69%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.988|   -0.988|-1817.244|-1817.244|    58.68%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.988|   -0.988|-1817.225|-1817.225|    58.68%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.988|   -0.988|-1817.175|-1817.175|    58.68%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.988|   -0.988|-1817.155|-1817.155|    58.68%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_8_/D                                       |
|  -0.988|   -0.988|-1817.003|-1817.003|    58.68%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.988|   -0.988|-1816.999|-1816.999|    58.68%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.988|   -0.988|-1816.950|-1816.950|    58.69%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_8_/D                                        |
|  -0.988|   -0.988|-1816.747|-1816.747|    58.69%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.988|   -0.988|-1816.637|-1816.637|    58.69%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.988|   -0.988|-1816.571|-1816.571|    58.69%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.988|   -0.988|-1816.569|-1816.569|    58.69%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.988|   -0.988|-1815.645|-1815.645|    58.70%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.988|   -0.988|-1814.969|-1814.969|    58.70%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.988|   -0.988|-1814.909|-1814.909|    58.70%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.988|   -0.988|-1814.889|-1814.889|    58.70%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.988|   -0.988|-1814.340|-1814.340|    58.70%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.988|   -0.988|-1814.292|-1814.292|    58.70%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.988|   -0.988|-1813.782|-1813.782|    58.70%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_6_/D                                        |
|  -0.988|   -0.988|-1813.595|-1813.595|    58.70%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.988|   -0.988|-1813.591|-1813.591|    58.70%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.988|   -0.988|-1812.132|-1812.132|    58.70%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.988|   -0.988|-1812.075|-1812.075|    58.70%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.988|   -0.988|-1811.217|-1811.217|    58.70%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_6_/D                                        |
|  -0.988|   -0.988|-1810.920|-1810.920|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.988|   -0.988|-1810.874|-1810.874|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_5_/D                                       |
|  -0.988|   -0.988|-1810.464|-1810.464|    58.71%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.988|   -0.988|-1810.195|-1810.195|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_5_/D                                        |
|  -0.988|   -0.988|-1809.992|-1809.992|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.988|   -0.988|-1809.491|-1809.491|    58.71%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.988|   -0.988|-1809.337|-1809.337|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_5_/D                                        |
|  -0.988|   -0.988|-1807.898|-1807.898|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.988|   -0.988|-1807.780|-1807.780|    58.71%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_5_/D                                        |
|  -0.988|   -0.988|-1806.152|-1806.152|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.988|   -0.988|-1805.972|-1805.972|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.988|   -0.988|-1805.752|-1805.752|    58.71%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.988|   -0.988|-1805.736|-1805.736|    58.71%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.988|   -0.988|-1805.024|-1805.024|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.988|   -0.988|-1804.352|-1804.352|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.988|   -0.988|-1804.257|-1804.257|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_4_/D                                        |
|  -0.988|   -0.988|-1804.123|-1804.123|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.988|   -0.988|-1804.077|-1804.077|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.988|   -0.988|-1803.661|-1803.661|    58.71%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_3_/D                                        |
|  -0.988|   -0.988|-1803.487|-1803.487|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.988|   -0.988|-1803.200|-1803.200|    58.71%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.988|   -0.988|-1803.085|-1803.085|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_3_/D                                        |
|  -0.988|   -0.988|-1802.970|-1802.970|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_3_/D                                        |
|  -0.988|   -0.988|-1802.637|-1802.637|    58.71%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.988|   -0.988|-1802.632|-1802.632|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.988|   -0.988|-1802.007|-1802.007|    58.71%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.988|   -0.988|-1801.654|-1801.654|    58.72%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.988|   -0.988|-1801.003|-1801.003|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.988|   -0.988|-1800.959|-1800.959|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.988|   -0.988|-1800.901|-1800.901|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_2_/D                                        |
|  -0.988|   -0.988|-1800.810|-1800.810|    58.72%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.988|   -0.988|-1800.752|-1800.752|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_2_/D                                        |
|  -0.988|   -0.988|-1800.706|-1800.706|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.988|   -0.988|-1800.656|-1800.656|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.988|   -0.988|-1800.496|-1800.496|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_2_/D                                        |
|  -0.988|   -0.988|-1800.236|-1800.236|    58.72%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -0.988|   -0.988|-1800.062|-1800.062|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_1_/D                                       |
|  -0.988|   -0.988|-1799.603|-1799.603|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.988|   -0.988|-1799.576|-1799.576|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.988|   -0.988|-1799.456|-1799.456|    58.72%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.988|   -0.988|-1799.404|-1799.404|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_1_/D                                        |
|  -0.988|   -0.988|-1799.400|-1799.400|    58.72%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.988|   -0.988|-1799.193|-1799.193|    58.72%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_1_/D                                        |
|  -0.988|   -0.988|-1799.169|-1799.169|    58.73%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_1_/D                                        |
|  -0.988|   -0.988|-1799.169|-1799.169|    58.73%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:51.8 real=0:00:52.0 mem=1733.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:51.9 real=0:00:52.0 mem=1733.4M) ***
** GigaOpt Optimizer WNS Slack -0.988 TNS Slack -1799.169 Density 58.73
*** Starting refinePlace (0:36:45 mem=1733.4M) ***
Total net bbox length = 1.179e+06 (4.965e+05 6.820e+05) (ext = 3.926e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1733.4MB
Summary Report:
Instances move: 0 (out of 49772 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.179e+06 (4.965e+05 6.820e+05) (ext = 3.926e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1733.4MB
*** Finished refinePlace (0:36:46 mem=1733.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1733.4M)


Density : 0.5873
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1733.4M) ***
** GigaOpt Optimizer WNS Slack -0.988 TNS Slack -1799.892 Density 58.73
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 754 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:54.2 real=0:00:54.0 mem=1733.4M) ***

End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -0.910 -> -0.988 (bump = 0.078)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.988 TNS Slack -1799.892 Density 58.73
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.988|   -0.988|-1799.892|-1799.892|    58.73%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.985|   -0.985|-1800.542|-1800.542|    58.73%|   0:00:03.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.985|   -0.985|-1800.542|-1800.542|    58.73%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1733.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=1733.4M) ***
** GigaOpt Optimizer WNS Slack -0.985 TNS Slack -1800.542 Density 58.73
*** Starting refinePlace (0:36:54 mem=1733.4M) ***
Total net bbox length = 1.179e+06 (4.965e+05 6.820e+05) (ext = 3.926e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1733.4MB
Summary Report:
Instances move: 0 (out of 49776 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.179e+06 (4.965e+05 6.820e+05) (ext = 3.926e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1733.4MB
*** Finished refinePlace (0:36:55 mem=1733.4M) ***
Finished re-routing un-routed nets (0:00:00.0 1733.4M)


Density : 0.5873
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1733.4M) ***
** GigaOpt Optimizer WNS Slack -0.985 TNS Slack -1800.542 Density 58.73
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 755 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:05.0 real=0:00:05.0 mem=1733.4M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.517%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1699.0M)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.985 TNS Slack -1800.542 Density 58.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.985|   -0.985|-1800.542|-1800.542|    58.73%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
|  -0.985|   -0.985|-1800.542|-1800.542|    58.73%|   0:00:03.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_12_/D                                       |
|  -0.985|   -0.985|-1800.542|-1800.542|    58.73%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.985|   -0.985|-1800.542|-1800.542|    58.73%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_5_/D                                       |
|  -0.985|   -0.985|-1800.542|-1800.542|    58.73%|   0:00:01.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.985|   -0.985|-1800.542|-1800.542|    58.73%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_2_/D                                        |
|  -0.985|   -0.985|-1800.542|-1800.542|    58.73%|   0:00:00.0| 1733.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:05.0 mem=1733.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.4 real=0:00:05.0 mem=1733.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 755 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:05.0 mem=1733.4M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:34:54, real = 0:34:49, mem = 1582.4M, totSessionCpu=0:37:05 **
** Profile ** Start :  cpu=0:00:00.0, mem=1582.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1582.4M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1590.4M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1590.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.985  | -0.985  |  0.000  |
|           TNS (ns):| -1800.5 | -1800.5 |  0.000  |
|    Violating Paths:|  2433   |  2433   |    0    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.727%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1590.4M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1296.33MB/1296.33MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1296.33MB/1296.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1296.33MB/1296.33MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT)
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT): 10%
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT): 20%
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT): 30%
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT): 40%
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT): 50%
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT): 60%
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT): 70%
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT): 80%
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT): 90%

Finished Levelizing
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT)

Starting Activity Propagation
2025-Mar-12 18:12:18 (2025-Mar-13 01:12:18 GMT)
2025-Mar-12 18:12:19 (2025-Mar-13 01:12:19 GMT): 10%
2025-Mar-12 18:12:19 (2025-Mar-13 01:12:19 GMT): 20%

Finished Activity Propagation
2025-Mar-12 18:12:20 (2025-Mar-13 01:12:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1297.76MB/1297.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 18:12:20 (2025-Mar-13 01:12:20 GMT)
 ... Calculating switching power
2025-Mar-12 18:12:20 (2025-Mar-13 01:12:20 GMT): 10%
2025-Mar-12 18:12:20 (2025-Mar-13 01:12:20 GMT): 20%
2025-Mar-12 18:12:21 (2025-Mar-13 01:12:21 GMT): 30%
2025-Mar-12 18:12:21 (2025-Mar-13 01:12:21 GMT): 40%
2025-Mar-12 18:12:21 (2025-Mar-13 01:12:21 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 18:12:22 (2025-Mar-13 01:12:22 GMT): 60%
2025-Mar-12 18:12:23 (2025-Mar-13 01:12:23 GMT): 70%
2025-Mar-12 18:12:25 (2025-Mar-13 01:12:25 GMT): 80%
2025-Mar-12 18:12:26 (2025-Mar-13 01:12:26 GMT): 90%

Finished Calculating power
2025-Mar-12 18:12:26 (2025-Mar-13 01:12:26 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:06, mem(process/total)=1297.86MB/1297.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1297.86MB/1297.86MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=1297.86MB/1297.86MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 18:12:26 (2025-Mar-13 01:12:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      171.46846049 	   72.1309%
Total Switching Power:      63.46669843 	   26.6983%
Total Leakage Power:         2.78334707 	    1.1709%
Total Power:               237.71850628
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.7       6.067      0.7658       108.5       45.65
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   7.673e-06
Combinational                      69.78        57.4       2.018       129.2       54.35
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              171.5       63.47       2.783       237.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      171.5       63.47       2.783       237.7         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OCPC9276_array_out_49_ (BUFFD16): 	    0.1439
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U543 (FA1D4): 	 0.0002648
* 		Total Cap: 	4.3084e-10 F
* 		Total instances in design: 49776
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1297.86MB/1297.86MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.985  TNS Slack -1800.542 Density 58.73
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    58.73%|        -|  -0.985|-1800.542|   0:00:00.0| 1739.2M|
|    58.73%|        0|  -0.985|-1800.542|   0:00:04.0| 1739.2M|
|    58.73%|       61|  -0.985|-1800.558|   0:00:34.0| 1739.2M|
|    58.70%|       90|  -0.985|-1800.737|   0:00:19.0| 1733.5M|
|    58.69%|        5|  -0.985|-1800.723|   0:00:01.0| 1733.5M|
|    58.65%|     2917|  -0.985|-1800.069|   0:00:19.0| 1740.8M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.985  TNS Slack -1800.069 Density 58.65
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 755 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:19) (real = 0:01:19) **
Executing incremental physical updates
*** Starting refinePlace (0:38:37 mem=1706.5M) ***
Total net bbox length = 1.178e+06 (4.967e+05 6.817e+05) (ext = 3.926e+04)
Move report: Detail placement moves 534 insts, mean move: 0.53 um, max move: 3.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1550): (422.20, 589.60) --> (422.20, 593.20)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1706.5MB
Summary Report:
Instances move: 534 (out of 49660 movable)
Mean displacement: 0.53 um
Max displacement: 3.60 um (Instance: core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1550) (422.2, 589.6) -> (422.2, 593.2)
	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
Total net bbox length = 1.179e+06 (4.968e+05 6.817e+05) (ext = 3.926e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1706.5MB
*** Finished refinePlace (0:38:39 mem=1706.5M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.985|   -0.985|-1800.069|-1800.069|    58.65%|   0:00:00.0| 1740.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_16_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1740.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1740.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 755 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1373.29MB/1373.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1373.29MB/1373.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1373.29MB/1373.29MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT)
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT): 10%
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT): 20%
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT): 30%
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT): 40%
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT): 50%
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT): 60%
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT): 70%
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT): 80%
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT): 90%

Finished Levelizing
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT)

Starting Activity Propagation
2025-Mar-12 18:13:58 (2025-Mar-13 01:13:58 GMT)
2025-Mar-12 18:13:59 (2025-Mar-13 01:13:59 GMT): 10%
2025-Mar-12 18:13:59 (2025-Mar-13 01:13:59 GMT): 20%

Finished Activity Propagation
2025-Mar-12 18:14:00 (2025-Mar-13 01:14:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1373.29MB/1373.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 18:14:00 (2025-Mar-13 01:14:00 GMT)
 ... Calculating switching power
2025-Mar-12 18:14:01 (2025-Mar-13 01:14:01 GMT): 10%
2025-Mar-12 18:14:01 (2025-Mar-13 01:14:01 GMT): 20%
2025-Mar-12 18:14:01 (2025-Mar-13 01:14:01 GMT): 30%
2025-Mar-12 18:14:01 (2025-Mar-13 01:14:01 GMT): 40%
2025-Mar-12 18:14:01 (2025-Mar-13 01:14:01 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 18:14:02 (2025-Mar-13 01:14:02 GMT): 60%
2025-Mar-12 18:14:04 (2025-Mar-13 01:14:04 GMT): 70%
2025-Mar-12 18:14:05 (2025-Mar-13 01:14:05 GMT): 80%
2025-Mar-12 18:14:06 (2025-Mar-13 01:14:06 GMT): 90%

Finished Calculating power
2025-Mar-12 18:14:07 (2025-Mar-13 01:14:07 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1373.29MB/1373.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1373.29MB/1373.29MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=1373.29MB/1373.29MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 18:14:07 (2025-Mar-13 01:14:07 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      171.12188829 	   72.1652%
Total Switching Power:      63.24667399 	   26.6723%
Total Leakage Power:         2.75667820 	    1.1625%
Total Power:               237.12524076
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.7       6.041      0.7658       108.5       45.76
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   7.692e-06
Combinational                      69.43       57.21       1.991       128.6       54.24
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              171.1       63.25       2.757       237.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      171.1       63.25       2.757       237.1         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/FE_OCPC9276_array_out_49_ (BUFFD16): 	    0.1439
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U543 (FA1D4): 	 0.0002648
* 		Total Cap: 	4.29017e-10 F
* 		Total instances in design: 49660
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1373.29MB/1373.29MB)

*** Finished Leakage Power Optimization (cpu=0:01:40, real=0:01:40, mem=1582.90M, totSessionCpu=0:38:57).
Extraction called for design 'fullchip' of instances=49660 and nets=54394 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1562.012M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1666.79 CPU=0:00:06.3 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1666.8M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1345.27MB/1345.27MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1345.27MB/1345.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1345.27MB/1345.27MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-12 18:14:20 (2025-Mar-13 01:14:20 GMT)
2025-Mar-12 18:14:20 (2025-Mar-13 01:14:20 GMT): 10%
2025-Mar-12 18:14:21 (2025-Mar-13 01:14:21 GMT): 20%

Finished Activity Propagation
2025-Mar-12 18:14:21 (2025-Mar-13 01:14:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1346.41MB/1346.41MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 18:14:22 (2025-Mar-13 01:14:22 GMT)
 ... Calculating switching power
2025-Mar-12 18:14:22 (2025-Mar-13 01:14:22 GMT): 10%
2025-Mar-12 18:14:22 (2025-Mar-13 01:14:22 GMT): 20%
2025-Mar-12 18:14:22 (2025-Mar-13 01:14:22 GMT): 30%
2025-Mar-12 18:14:22 (2025-Mar-13 01:14:22 GMT): 40%
2025-Mar-12 18:14:22 (2025-Mar-13 01:14:22 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 18:14:23 (2025-Mar-13 01:14:23 GMT): 60%
2025-Mar-12 18:14:25 (2025-Mar-13 01:14:25 GMT): 70%
2025-Mar-12 18:14:26 (2025-Mar-13 01:14:26 GMT): 80%
2025-Mar-12 18:14:27 (2025-Mar-13 01:14:27 GMT): 90%

Finished Calculating power
2025-Mar-12 18:14:28 (2025-Mar-13 01:14:28 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1346.41MB/1346.41MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1346.41MB/1346.41MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total)=1346.41MB/1346.41MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 18:14:28 (2025-Mar-13 01:14:28 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      171.12188285 	   72.1652%
Total Switching Power:      63.24667399 	   26.6723%
Total Leakage Power:         2.75667820 	    1.1625%
Total Power:               237.12523531
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         101.7       6.041      0.7658       108.5       45.76
Macro                                  0           0           0           0           0
IO                                     0           0   1.824e-05   1.824e-05   7.692e-06
Combinational                      69.43       57.21       1.991       128.6       54.24
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              171.1       63.25       2.757       237.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      171.1       63.25       2.757       237.1         100
Total leakage power = 2.75668 mW
Cell usage statistics:  
Library tcbn65gpluswc , 49660 cells ( 100.000000%) , 2.75668 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1346.48MB/1346.48MB)


Output file is ./timingReports/fullchip_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:37:08, real = 0:37:03, mem = 1590.5M, totSessionCpu=0:39:18 **
** Profile ** Start :  cpu=0:00:00.0, mem=1590.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1590.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1598.5M
** Profile ** Total reports :  cpu=0:00:01.2, mem=1586.5M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1586.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.984  | -0.984  | -0.001  |
|           TNS (ns):| -1799.6 | -1799.6 | -0.003  |
|    Violating Paths:|  2442   |  2434   |    8    |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.650%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1586.5M
**optDesign ... cpu = 0:37:11, real = 0:37:05, mem = 1584.5M, totSessionCpu=0:39:21 **
*** Finished optDesign ***
 *** Writing scheduling file: 'scheduling_file.cts.3622' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:39:05, real = 0:39:00, mem = 1518.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 7060 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 4994 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 8227 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 10746 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 32125 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 63152 filler insts added - prefix FILLER (CPU: 0:00:01.3).
For 63152 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
For 112812 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.3622 in placement.enc.dat/scheduling_file.cts
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:02.0 mem=1533.0M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
can't read "design": no such variable
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: ./constraints/fullchip.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 11824 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1534.2M, init mem=1534.2M)
*info: Placed = 112812        
*info: Unplaced = 0           
Placement Density:98.99%(451421/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.2; mem=1534.3M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 483442.000um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       11824
    Delay constrained sinks:     11824
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=52154 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=54213  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 54213 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 755 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.25% V. EstWL: 1.277190e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 53458 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 1.249272e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 185471
[NR-eagl] Layer2(M2)(V) length: 4.391411e+05um, number of vias: 271130
[NR-eagl] Layer3(M3)(H) length: 4.528867e+05um, number of vias: 26400
[NR-eagl] Layer4(M4)(V) length: 1.604642e+05um, number of vias: 18547
[NR-eagl] Layer5(M5)(H) length: 1.143411e+05um, number of vias: 15612
[NR-eagl] Layer6(M6)(V) length: 1.125540e+05um, number of vias: 9337
[NR-eagl] Layer7(M7)(H) length: 5.209270e+04um, number of vias: 11558
[NR-eagl] Layer8(M8)(V) length: 8.258480e+04um, number of vias: 0
[NR-eagl] Total length: 1.414065e+06um, number of vias: 538055
[NR-eagl] End Peak syMemory usage = 1588.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.54 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 483442.000um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin clk
    Total number of sinks:       11824
    Delay constrained sinks:     11824
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=229, i=0, cg=0, l=0, total=229
      cell areas     : b=2308.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2308.320um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:40:03 mem=1624.2M) ***
Total net bbox length = 1.200e+06 (5.075e+05 6.929e+05) (ext = 3.967e+04)
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.200e+06 (5.075e+05 6.929e+05) (ext = 3.967e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1624.2MB
*** Finished refinePlace (0:40:03 mem=1624.2M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      ---------------------------------
      Movement (um)     Number of cells
      ---------------------------------
      [2.4,3.315)              1
      [3.315,4.23)            15
      [4.23,5.145)             5
      [5.145,6.06)             6
      [6.06,6.975)             4
      [6.975,7.89)             9
      [7.89,8.805)             0
      [8.805,9.72)             1
      [9.72,10.635)            1
      [10.635,11.55)           1
      ---------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
          11.55        (372.108,448.118)    (381.493,450.283)    ccl clock buffer, uid:A348fb (a lib_cell CKBD16) at (378.400,449.200), in power domain auto-default
          10.2         (374.892,443.082)    (381.493,439.483)    ccl clock buffer, uid:A348f5 (a lib_cell CKBD16) at (378.400,438.400), in power domain auto-default
           9.22        (439.293,533.082)    (438.707,541.717)    ccl clock buffer, uid:A34be3 (a lib_cell CKBD16) at (436.200,541.000), in power domain auto-default
           7.82        (374.892,443.082)    (372.108,448.118)    ccl clock buffer, uid:A348f1 (a lib_cell CKBD16) at (369.600,447.400), in power domain auto-default
           7.6         (419.308,106.118)    (411.707,106.118)    ccl clock buffer, uid:A3486d (a lib_cell CKBD16) at (409.200,105.400), in power domain auto-default
           7.6         (168.093,410.683)    (175.692,410.683)    ccl clock buffer, uid:A3461e (a lib_cell CKBD16) at (172.600,409.600), in power domain auto-default
           7.6         (428.092,201.882)    (420.493,201.882)    ccl clock buffer, uid:A34849 (a lib_cell CKBD16) at (417.400,200.800), in power domain auto-default
           7.2         (107.507,412.118)    (111.108,408.517)    ccl clock buffer, uid:A3461b (a lib_cell CKBD16) at (108.600,407.800), in power domain auto-default
           7.2         (168.093,410.683)    (168.093,403.483)    ccl clock buffer, uid:A34ca9 (a lib_cell CKBD16) at (165.000,402.400), in power domain auto-default
           7.2         (294.707,412.118)    (294.707,404.918)    ccl clock buffer, uid:A34d0e (a lib_cell CKBD16) at (292.200,404.200), in power domain auto-default
      --------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=229, i=0, cg=0, l=0, total=229
      cell areas     : b=2308.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2308.320um^2
      gate capacitance : top=0.000pF, trunk=1.259pF, leaf=11.038pF, total=12.298pF
      wire capacitance : top=0.000pF, trunk=1.310pF, leaf=9.758pF, total=11.067pF
      wire lengths   : top=0.000um, trunk=8227.247um, leaf=51762.513um, total=59989.760um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.418, max=0.523, avg=0.471, sd=0.018], skew [0.106 vs 0.057*, 85.6% {0.441, 0.469, 0.498}] (wid=0.049 ws=0.018) (gid=0.487 gs=0.107)
    Clock network insertion delays are now [0.418ns, 0.523ns] average 0.471ns std.dev 0.018ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=113041 and nets=58331 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1559.543M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=229, i=0, cg=0, l=0, total=229
  Rebuilding timing graph   cell areas     : b=2308.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2308.320um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=1.259pF, leaf=11.038pF, total=12.298pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.316pF, leaf=9.786pF, total=11.102pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8227.247um, leaf=51762.513um, total=59989.760um
  Rebuilding timing graph   sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
    skew_group clk/CON: insertion delay [min=0.418, max=0.524, avg=0.472, sd=0.018], skew [0.105 vs 0.057*, 85.7% {0.441, 0.470, 0.499}] (wid=0.049 ws=0.018) (gid=0.487 gs=0.107)
  Clock network insertion delays are now [0.418ns, 0.524ns] average 0.472ns std.dev 0.018ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=229, i=0, cg=0, l=0, total=229
      cell areas     : b=2308.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2308.320um^2
      gate capacitance : top=0.000pF, trunk=1.259pF, leaf=11.038pF, total=12.298pF
      wire capacitance : top=0.000pF, trunk=1.316pF, leaf=9.786pF, total=11.102pF
      wire lengths   : top=0.000um, trunk=8227.247um, leaf=51762.513um, total=59989.760um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.418, max=0.524, avg=0.472, sd=0.018], skew [0.105 vs 0.057*, 85.7% {0.441, 0.470, 0.499}] (wid=0.049 ws=0.018) (gid=0.487 gs=0.107)
    Clock network insertion delays are now [0.418ns, 0.524ns] average 0.472ns std.dev 0.018ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=229, i=0, cg=0, l=0, total=229
      cell areas     : b=2308.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2308.320um^2
      gate capacitance : top=0.000pF, trunk=1.259pF, leaf=11.038pF, total=12.298pF
      wire capacitance : top=0.000pF, trunk=1.316pF, leaf=9.786pF, total=11.102pF
      wire lengths   : top=0.000um, trunk=8227.247um, leaf=51762.513um, total=59989.760um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.418, max=0.524, avg=0.472, sd=0.018], skew [0.105 vs 0.057*, 85.7% {0.441, 0.470, 0.499}] (wid=0.049 ws=0.018) (gid=0.487 gs=0.107)
    Clock network insertion delays are now [0.418ns, 0.524ns] average 0.472ns std.dev 0.018ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=229, i=0, cg=0, l=0, total=229
      cell areas     : b=2308.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2308.320um^2
      gate capacitance : top=0.000pF, trunk=1.259pF, leaf=11.038pF, total=12.298pF
      wire capacitance : top=0.000pF, trunk=1.316pF, leaf=9.786pF, total=11.102pF
      wire lengths   : top=0.000um, trunk=8227.247um, leaf=51762.513um, total=59989.760um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.418, max=0.524, avg=0.472, sd=0.018], skew [0.105 vs 0.057*, 85.7% {0.441, 0.470, 0.499}] (wid=0.049 ws=0.018) (gid=0.487 gs=0.107)
    Clock network insertion delays are now [0.418ns, 0.524ns] average 0.472ns std.dev 0.018ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=229, i=0, cg=0, l=0, total=229
      cell areas     : b=2308.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2308.320um^2
      gate capacitance : top=0.000pF, trunk=1.259pF, leaf=11.038pF, total=12.298pF
      wire capacitance : top=0.000pF, trunk=1.316pF, leaf=9.786pF, total=11.102pF
      wire lengths   : top=0.000um, trunk=8227.247um, leaf=51762.513um, total=59989.760um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.418, max=0.524, avg=0.472, sd=0.018], skew [0.105 vs 0.057*, 85.7% {0.441, 0.470, 0.499}] (wid=0.049 ws=0.018) (gid=0.487 gs=0.107)
    Clock network insertion delays are now [0.418ns, 0.524ns] average 0.472ns std.dev 0.018ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=229, i=0, cg=0, l=0, total=229
      cell areas     : b=2308.320um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2308.320um^2
      gate capacitance : top=0.000pF, trunk=1.259pF, leaf=11.038pF, total=12.298pF
      wire capacitance : top=0.000pF, trunk=1.316pF, leaf=9.786pF, total=11.102pF
      wire lengths   : top=0.000um, trunk=8227.247um, leaf=51762.513um, total=59989.760um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.102),top(nil), margined worst slew is leaf(0.097),trunk(0.102),top(nil)
      skew_group clk/CON: insertion delay [min=0.418, max=0.524, avg=0.472, sd=0.018], skew [0.105 vs 0.057*, 85.7% {0.441, 0.470, 0.499}] (wid=0.049 ws=0.018) (gid=0.487 gs=0.107)
    Clock network insertion delays are now [0.418ns, 0.524ns] average 0.472ns std.dev 0.018ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
      gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.038pF, total=12.292pF
      wire capacitance : top=0.000pF, trunk=1.324pF, leaf=9.786pF, total=11.110pF
      wire lengths   : top=0.000um, trunk=8304.265um, leaf=51762.513um, total=60066.778um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.097),trunk(0.105),top(nil), margined worst slew is leaf(0.097),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.366, max=0.509, avg=0.429, sd=0.030], skew [0.143 vs 0.057*, 72.9% {0.391, 0.419, 0.448}] (wid=0.048 ws=0.017) (gid=0.456 gs=0.126)
    Clock network insertion delays are now [0.366ns, 0.509ns] average 0.429ns std.dev 0.030ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
      gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.038pF, total=12.292pF
      wire capacitance : top=0.000pF, trunk=1.324pF, leaf=9.786pF, total=11.110pF
      wire lengths   : top=0.000um, trunk=8304.265um, leaf=51762.513um, total=60066.778um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.105),top(nil), margined worst slew is leaf(0.097),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.366, max=0.509, avg=0.429, sd=0.030], skew [0.143 vs 0.057*, 72.9% {0.391, 0.419, 0.448}] (wid=0.048 ws=0.017) (gid=0.456 gs=0.126)
    Clock network insertion delays are now [0.366ns, 0.509ns] average 0.429ns std.dev 0.030ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 448 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=2298.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=2298.240um^2
      gate capacitance : top=0.000pF, trunk=1.254pF, leaf=11.038pF, total=12.292pF
      wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.784pF, total=11.103pF
      wire lengths   : top=0.000um, trunk=8276.415um, leaf=51750.048um, total=60026.463um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.097),trunk(0.099),top(nil), margined worst slew is leaf(0.097),trunk(0.099),top(nil)
      skew_group clk/CON: insertion delay [min=0.363, max=0.502, avg=0.426, sd=0.030], skew [0.139 vs 0.057*, 72.9% {0.387, 0.416, 0.444}] (wid=0.047 ws=0.017) (gid=0.456 gs=0.129)
    Clock network insertion delays are now [0.363ns, 0.502ns] average 0.426ns std.dev 0.030ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
      gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.794pF, total=11.113pF
      wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.466, max=0.522, avg=0.495, sd=0.010], skew [0.056 vs 0.057, 99.5% {0.468, 0.496, 0.522}] (wid=0.044 ws=0.014) (gid=0.483 gs=0.053)
    Clock network insertion delays are now [0.466ns, 0.522ns] average 0.495ns std.dev 0.010ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
      gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.794pF, total=11.113pF
      wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.466, max=0.522, avg=0.495, sd=0.010], skew [0.056 vs 0.057, 99.5% {0.468, 0.496, 0.522}] (wid=0.044 ws=0.014) (gid=0.483 gs=0.053)
    Clock network insertion delays are now [0.466ns, 0.522ns] average 0.495ns std.dev 0.010ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=228, i=0, cg=0, l=0, total=228
          cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
          gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
          wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.794pF, total=11.113pF
          wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
          sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
      gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.794pF, total=11.113pF
      wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
    Clock network insertion delays are now [0.466ns, 0.522ns] average 0.495ns std.dev 0.010ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=228, i=0, cg=0, l=0, total=228
    cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
    gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
    wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.794pF, total=11.113pF
    wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
    sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
    skew_group clk/CON: insertion delay [min=0.466, max=0.522, avg=0.495, sd=0.010], skew [0.056 vs 0.057, 99.5% {0.468, 0.496, 0.522}] (wid=0.044 ws=0.014) (gid=0.483 gs=0.053)
  Clock network insertion delays are now [0.466ns, 0.522ns] average 0.495ns std.dev 0.010ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
      gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.794pF, total=11.113pF
      wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.466, max=0.522, avg=0.495, sd=0.010], skew [0.056 vs 0.057, 99.5% {0.468, 0.496, 0.522}] (wid=0.044 ws=0.014) (gid=0.483 gs=0.053)
    Clock network insertion delays are now [0.466ns, 0.522ns] average 0.495ns std.dev 0.010ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=228, i=0, cg=0, l=0, total=228
          cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
          gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
          wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.794pF, total=11.113pF
          wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
          sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
      gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.794pF, total=11.113pF
      wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.466, max=0.522, avg=0.495, sd=0.010], skew [0.056 vs 0.057, 99.5% {0.468, 0.496, 0.522}] (wid=0.044 ws=0.014) (gid=0.483 gs=0.053)
    Clock network insertion delays are now [0.466ns, 0.522ns] average 0.495ns std.dev 0.010ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
      gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.794pF, total=11.113pF
      wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.466, max=0.522, avg=0.495, sd=0.010], skew [0.056 vs 0.057, 99.5% {0.468, 0.496, 0.522}] (wid=0.044 ws=0.014) (gid=0.483 gs=0.053)
    Clock network insertion delays are now [0.466ns, 0.522ns] average 0.495ns std.dev 0.010ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
      gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.319pF, leaf=9.794pF, total=11.113pF
      wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.466, max=0.522, avg=0.495, sd=0.010], skew [0.056 vs 0.057, 99.5% {0.468, 0.496, 0.522}] (wid=0.044 ws=0.014) (gid=0.483 gs=0.053)
    Clock network insertion delays are now [0.466ns, 0.522ns] average 0.495ns std.dev 0.010ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=113040 and nets=58331 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1561.391M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=228, i=0, cg=0, l=0, total=228
  Rebuilding timing graph   cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.320pF, leaf=9.794pF, total=11.114pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
  Rebuilding timing graph   sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
    skew_group clk/CON: insertion delay [min=0.466, max=0.522, avg=0.495, sd=0.011], skew [0.056 vs 0.057, 99.5% {0.468, 0.497, 0.522}] (wid=0.044 ws=0.014) (gid=0.483 gs=0.053)
  Clock network insertion delays are now [0.466ns, 0.522ns] average 0.495ns std.dev 0.011ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1731.960um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1731.960um^2
      gate capacitance : top=0.000pF, trunk=0.959pF, leaf=11.038pF, total=11.997pF
      wire capacitance : top=0.000pF, trunk=1.320pF, leaf=9.794pF, total=11.114pF
      wire lengths   : top=0.000um, trunk=8281.073um, leaf=51819.022um, total=60100.094um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.098),top(nil), margined worst slew is leaf(0.105),trunk(0.098),top(nil)
      skew_group clk/CON: insertion delay [min=0.466, max=0.522, avg=0.495, sd=0.011], skew [0.056 vs 0.057, 99.5% {0.468, 0.497, 0.522}] (wid=0.044 ws=0.014) (gid=0.483 gs=0.053)
    Clock network insertion delays are now [0.466ns, 0.522ns] average 0.495ns std.dev 0.011ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=11.997pF fall=11.856pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=11.970pF fall=11.831pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1681.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1681.200um^2
      gate capacitance : top=0.000pF, trunk=0.932pF, leaf=11.038pF, total=11.970pF
      wire capacitance : top=0.000pF, trunk=1.321pF, leaf=9.790pF, total=11.111pF
      wire lengths   : top=0.000um, trunk=8287.047um, leaf=51791.527um, total=60078.575um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.103),top(nil), margined worst slew is leaf(0.105),trunk(0.103),top(nil)
      skew_group clk/CON: insertion delay [min=0.456, max=0.513, avg=0.495, sd=0.012], skew [0.057 vs 0.057, 91.7% {0.469, 0.497, 0.513}] (wid=0.043 ws=0.014) (gid=0.481 gs=0.061)
    Clock network insertion delays are now [0.456ns, 0.513ns] average 0.495ns std.dev 0.012ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1681.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1681.200um^2
      gate capacitance : top=0.000pF, trunk=0.932pF, leaf=11.038pF, total=11.970pF
      wire capacitance : top=0.000pF, trunk=1.326pF, leaf=9.790pF, total=11.116pF
      wire lengths   : top=0.000um, trunk=8318.247um, leaf=51791.527um, total=60109.774um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.105),top(nil), margined worst slew is leaf(0.105),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.465, max=0.522, avg=0.504, sd=0.012], skew [0.057 vs 0.057, 91.7% {0.478, 0.506, 0.522}] (wid=0.054 ws=0.014) (gid=0.479 gs=0.061)
    Clock network insertion delays are now [0.465ns, 0.522ns] average 0.504ns std.dev 0.012ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1681.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1681.200um^2
      gate capacitance : top=0.000pF, trunk=0.932pF, leaf=11.038pF, total=11.970pF
      wire capacitance : top=0.000pF, trunk=1.326pF, leaf=9.790pF, total=11.116pF
      wire lengths   : top=0.000um, trunk=8318.247um, leaf=51791.527um, total=60109.774um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.105),top(nil), margined worst slew is leaf(0.105),trunk(0.105),top(nil)
      skew_group clk/CON: insertion delay [min=0.465, max=0.522, avg=0.504, sd=0.012], skew [0.057 vs 0.057, 91.7% {0.478, 0.506, 0.522}] (wid=0.054 ws=0.014) (gid=0.479 gs=0.061)
    Clock network insertion delays are now [0.465ns, 0.522ns] average 0.504ns std.dev 0.012ns
  Improving insertion delay done.
  Total capacitance is (rise=23.086pF fall=22.946pF), of which (rise=11.116pF fall=11.116pF) is wire, and (rise=11.970pF fall=11.831pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:40:38 mem=1626.6M) ***
Total net bbox length = 1.201e+06 (5.076e+05 6.931e+05) (ext = 3.964e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.201e+06 (5.076e+05 6.931e+05) (ext = 3.964e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1626.6MB
*** Finished refinePlace (0:40:38 mem=1626.6M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:40:38 mem=1626.6M) ***
Total net bbox length = 1.201e+06 (5.076e+05 6.931e+05) (ext = 3.964e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.201e+06 (5.076e+05 6.931e+05) (ext = 3.964e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1626.6MB
*** Finished refinePlace (0:40:38 mem=1626.6M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:       229 (unrouted=229, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock: 54212 (unrouted=0, trialRouted=54212, noStatus=0, routed=0, fixed=0)
(Not counting 3890 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=113040 and nets=58331 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 1628.086M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 229 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 229 nets.
  Preferred NanoRoute mode settings: Current

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 12 18:16:49 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 58329 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343e8 core_instance/psum_mem_instance/U1558. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343e9 core_instance/kmem_instance/U1326. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343e9 core_instance/kmem_instance/U1925. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343ea core_instance/qmem_instance/U1099. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343ec core_instance/psum_mem_instance/FE_OFC1065_n1850. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343ee core_instance/kmem_instance/U2065. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343ee core_instance/kmem_instance/FE_OFC947_n948. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343ee core_instance/kmem_instance/U508. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343f0 core_instance/kmem_instance/U146. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343f5 core_instance/psum_mem_instance/U178. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343f6 core_instance/kmem_instance/U648. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343f7 core_instance/psum_mem_instance/U175. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343fa core_instance/psum_mem_instance/U644. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343fb core_instance/kmem_instance/U2087. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343fc core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_2_1a/U19. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343fc core_instance/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_16_1a/mux_8_1b/fifo_mux_2_1g/U1. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343ff core_instance/qmem_instance/U2092. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343ff core_instance/qmem_instance/U1387. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34402 core_instance/psum_mem_instance/U1542. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34403 core_instance/psum_mem_instance/U552. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 281 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1363.38 (MB), peak = 1579.03 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 12 18:17:12 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 12 18:17:13 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.48%
#  Metal 2        V        3394          84       53824     0.86%
#  Metal 3        H        3474           0       53824     0.17%
#  Metal 4        V        2136        1342       53824     0.00%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21088       5.41%  430592    11.94%
#
#  229 nets (0.39%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1371.51 (MB), peak = 1579.03 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1434.56 (MB), peak = 1579.03 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.97 (MB), peak = 1579.03 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3890 (skipped).
#Total number of selected nets for routing = 229.
#Total number of unselected nets (but routable) for routing = 54212 (skipped).
#Total number of nets in the design = 58331.
#
#54212 skipped nets do not have any wires.
#229 routable nets have only global wires.
#229 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                229               0  
#------------------------------------------------
#        Total                229               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                229                726           53486  
#-------------------------------------------------------------------
#        Total                229                726           53486  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 60051 um.
#Total half perimeter of net bounding box = 23817 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 36 um.
#Total wire length on LAYER M3 = 36648 um.
#Total wire length on LAYER M4 = 23367 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31057
#Up-Via Summary (total 31057):
#           
#-----------------------
#  Metal 1        12280
#  Metal 2        10921
#  Metal 3         7856
#-----------------------
#                 31057 
#
#Total number of involved priority nets 229
#Maximum src to sink distance for priority net 496.3
#Average of max src_to_sink distance for priority net 94.7
#Average of ave src_to_sink distance for priority net 55.5
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1435.12 (MB), peak = 1579.03 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1380.43 (MB), peak = 1579.03 (MB)
#Start Track Assignment.
#Done with 8522 horizontal wires in 2 hboxes and 5581 vertical wires in 2 hboxes.
#Done with 272 horizontal wires in 2 hboxes and 74 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 66707 um.
#Total half perimeter of net bounding box = 23817 um.
#Total wire length on LAYER M1 = 6708 um.
#Total wire length on LAYER M2 = 34 um.
#Total wire length on LAYER M3 = 36809 um.
#Total wire length on LAYER M4 = 23155 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31057
#Up-Via Summary (total 31057):
#           
#-----------------------
#  Metal 1        12280
#  Metal 2        10921
#  Metal 3         7856
#-----------------------
#                 31057 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1403.97 (MB), peak = 1579.03 (MB)
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 63.84 (MB)
#Total memory = 1404.01 (MB)
#Peak memory = 1579.03 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.3% of the total area was rechecked for DRC, and 70.8% required routing.
#    number of violations = 0
#cpu time = 00:01:18, elapsed time = 00:01:18, memory = 1417.09 (MB), peak = 1579.03 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.08 (MB), peak = 1579.03 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 229
#Total wire length = 62991 um.
#Total half perimeter of net bounding box = 23817 um.
#Total wire length on LAYER M1 = 13 um.
#Total wire length on LAYER M2 = 3143 um.
#Total wire length on LAYER M3 = 34654 um.
#Total wire length on LAYER M4 = 25181 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34712
#Total number of multi-cut vias = 225 (  0.6%)
#Total number of single cut vias = 34487 ( 99.4%)
#Up-Via Summary (total 34712):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12033 ( 98.2%)       225 (  1.8%)      12258
#  Metal 2       11808 (100.0%)         0 (  0.0%)      11808
#  Metal 3       10646 (100.0%)         0 (  0.0%)      10646
#-----------------------------------------------------------
#                34487 ( 99.4%)       225 (  0.6%)      34712 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = -16.89 (MB)
#Total memory = 1387.11 (MB)
#Peak memory = 1579.03 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = -16.89 (MB)
#Total memory = 1387.11 (MB)
#Peak memory = 1579.03 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:48
#Elapsed time = 00:01:48
#Increased memory = 52.43 (MB)
#Total memory = 1339.91 (MB)
#Peak memory = 1579.03 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 18:18:37 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 229 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           10
        50.000     100.000          189
       100.000     150.000           15
       150.000     200.000            8
       200.000     250.000            1
       250.000     300.000            3
       300.000     350.000            0
       350.000     400.000            2
       400.000     450.000            0
       450.000     500.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           12
        0.000      20.000          121
       20.000      40.000           60
       40.000      60.000           17
       60.000      80.000           12
       80.000     100.000            6
      100.000     120.000            0
      120.000     140.000            1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core_instance/CTS_337 (65 terminals)
    Guided length:  max path =    51.430um, total =   243.135um
    Routed length:  max path =   115.000um, total =   282.440um
    Deviation:      max path =   123.605%,  total =    16.166%

    Net core_instance/CTS_366 (75 terminals)
    Guided length:  max path =    57.062um, total =   272.555um
    Routed length:  max path =   112.400um, total =   317.500um
    Deviation:      max path =    96.977%,  total =    16.490%

    Net core_instance/CTS_355 (61 terminals)
    Guided length:  max path =    65.440um, total =   236.275um
    Routed length:  max path =   122.800um, total =   276.800um
    Deviation:      max path =    87.653%,  total =    17.152%

    Net core_instance/CTS_370 (59 terminals)
    Guided length:  max path =    61.953um, total =   248.975um
    Routed length:  max path =   116.000um, total =   278.780um
    Deviation:      max path =    87.240%,  total =    11.971%

    Net core_instance/kmem_instance/CTS_32 (49 terminals)
    Guided length:  max path =    65.498um, total =   236.632um
    Routed length:  max path =   121.600um, total =   262.620um
    Deviation:      max path =    85.656%,  total =    10.982%

    Net core_instance/psum_mem_instance/CTS_88 (90 terminals)
    Guided length:  max path =    48.888um, total =   349.723um
    Routed length:  max path =    90.600um, total =   399.340um
    Deviation:      max path =    85.323%,  total =    14.188%

    Net core_instance/CTS_360 (74 terminals)
    Guided length:  max path =    53.922um, total =   270.900um
    Routed length:  max path =    99.600um, total =   314.280um
    Deviation:      max path =    84.710%,  total =    16.013%

    Net core_instance/psum_mem_instance/CTS_76 (56 terminals)
    Guided length:  max path =    50.510um, total =   249.200um
    Routed length:  max path =    89.200um, total =   280.940um
    Deviation:      max path =    76.599%,  total =    12.737%

    Net core_instance/CTS_385 (76 terminals)
    Guided length:  max path =    56.547um, total =   287.192um
    Routed length:  max path =    96.600um, total =   352.760um
    Deviation:      max path =    70.830%,  total =    22.831%

    Net core_instance/CTS_376 (81 terminals)
    Guided length:  max path =    70.495um, total =   301.718um
    Routed length:  max path =   120.400um, total =   343.100um
    Deviation:      max path =    70.792%,  total =    13.716%

Set FIXED routing status on 229 net(s)
Set FIXED placed status on 228 instance(s)
Net route status summary:
  Clock:       229 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=229)
  Non-clock: 54212 (unrouted=54212, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 3890 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=52154 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 229  numPreroutedWires = 36873
[NR-eagl] Read numTotalNets=54441  numIgnoredNets=229
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 54212 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 691 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.24% V. EstWL: 1.267524e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 53521 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 1.204889e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 1.280000e+01um, number of vias: 185905
[NR-eagl] Layer2(M2)(V) length: 4.096603e+05um, number of vias: 260626
[NR-eagl] Layer3(M3)(H) length: 4.327850e+05um, number of vias: 38836
[NR-eagl] Layer4(M4)(V) length: 1.707433e+05um, number of vias: 21302
[NR-eagl] Layer5(M5)(H) length: 1.456691e+05um, number of vias: 16548
[NR-eagl] Layer6(M6)(V) length: 1.344835e+05um, number of vias: 9182
[NR-eagl] Layer7(M7)(H) length: 5.186300e+04um, number of vias: 11395
[NR-eagl] Layer8(M8)(V) length: 8.293840e+04um, number of vias: 0
[NR-eagl] Total length: 1.428155e+06um, number of vias: 543794
End of congRepair (cpu=0:00:02.5, real=0:00:03.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=113040 and nets=58331 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1639.637M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.081        0.082      1.010       0.017        0.018      0.999      1.043         0.957
    S->S Wire Len.       um         89.765       90.527      1.008     103.585      104.263      1.000      1.006         0.993
    S->S Wire Res.       Ohm       106.989      107.991      1.009     112.736      114.785      1.000      1.018         0.982
    S->S Wire Res./um    Ohm         1.448        1.418      0.980       0.537        0.502      0.989      0.925         1.057
    Total Wire Len.      um        209.949      212.625      1.013     148.385      148.270      1.000      0.999         1.001
    Trans. Time          ns          0.064        0.065      1.014       0.024        0.025      0.999      1.025         0.974
    Wire Cap.            fF         32.876       33.445      1.017      23.183       23.288      1.000      1.004         0.995
    Wire Cap./um         fF          0.138        0.138      1.001       0.056        0.056      0.999      0.996         1.002
    Wire Delay           ns          0.003        0.003      1.022       0.003        0.003      0.999      1.029         0.970
    Wire Skew            ns          0.002        0.002      1.028       0.002        0.002      1.000      1.039         0.962
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.092        0.093      1.010       0.009        0.010      0.999      1.022         0.976
    S->S Wire Len.       um         89.502       91.861      1.026      79.529       81.294      0.999      1.021         0.977
    S->S Wire Res.       Ohm       109.415      111.105      1.015      88.003       90.377      0.998      1.025         0.972
    S->S Wire Res./um    Ohm         1.393        1.345      0.966       0.348        0.278      0.949      0.758         1.189
    Total Wire Len.      um        331.933      340.955      1.027     142.289      144.855      0.999      1.017         0.982
    Trans. Time          ns          0.085        0.086      1.013       0.009        0.009      0.993      1.008         0.978
    Wire Cap.            fF         53.140       54.584      1.027      21.971       22.605      0.998      1.027         0.970
    Wire Cap./um         fF          0.161        0.160      0.999       0.005        0.004      0.945      0.716         1.249
    Wire Delay           ns          0.005        0.005      1.022       0.006        0.006      0.998      1.050         0.948
    Wire Skew            ns          0.005        0.005      1.044       0.004        0.004      0.995      1.084         0.913
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.096        0.095      0.994      0.006         0.006      0.977      0.996         0.958
    S->S Wire Len.       um         40.448       50.935      1.259     19.074        24.658      0.826      1.068         0.639
    S->S Wire Res.       Ohm        65.538       73.550      1.122     27.299        32.970      0.811      0.980         0.672
    S->S Wire Res./um    Ohm         1.715        1.506      0.878      0.356         0.230      0.800      0.517         1.238
    Total Wire Len.      um        256.394      269.657      1.052     62.609        66.732      0.990      1.055         0.929
    Trans. Time          ns          0.090        0.091      1.009      0.008         0.008      0.983      0.991         0.974
    Wire Cap.            fF         48.465       48.198      0.994     12.312        12.193      0.992      0.982         1.001
    Wire Cap./um         fF          0.189        0.178      0.946      0.008         0.005      0.893      0.505         1.581
    Wire Delay           ns          0.003        0.005      1.417      0.002         0.002      0.693      1.051         0.457
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    -------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                           Difference (%)
    -------------------------------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A348f2/I       -50.000
    core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A348fb/I        40.000
    core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A348f1/I        33.333
    core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A348fa/I       -28.571
    core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A348ed/I        14.286
    -------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M1                             0.000um      0.200um        1.787         0.272         0.487
    M2                             0.000um      3.800um        1.599         0.282         0.451
    M3                           901.367um    909.800um        1.599         0.282         0.451
    M4                           778.225um    787.200um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.765%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    --------------------------------------------------------------------------------------------------------------
    Route Sink Pin                                                                                  Difference (%)
    --------------------------------------------------------------------------------------------------------------
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34629/I                                                  -100.000
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34619/I                                                   -83.333
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34ca8/I                                                    50.000
    core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A34bec/I         44.444
    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3484f/I                                                   -42.857
    --------------------------------------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M1                              0.000um       1.600um       1.787         0.272         0.487
    M2                              0.000um      26.100um       1.599         0.282         0.451
    M3                           3217.887um    3341.200um       1.599         0.282         0.451
    M4                           3420.767um    3450.200um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       99.594%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Top/Trunk High-Fanout Routes)
    =============================================================
    
    Net: core_instance/CTS_394:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um       8             0.400um          8
    M3                   355.147um       8           375.000um          8
    M4                   411.048um      11           415.000um         14
    -------------------------------------------------------------------------
    Totals               766.000um      27           790.000um         30
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.005ns         -             -
    S->WS Trans. Time      0.105ns       0.110ns         -             -
    S->WS Wire Len.      476.225um     505.400um         -             -
    S->WS Wire Res.      533.409Ohm    570.418Ohm        -             -
    Wire Cap.            117.964fF     123.183fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34d10/I.
    Post-route worst sink:
    core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34d10/I.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34d15.
    Driver fanout: 7.
    Driver cell: CKBD16.
    -------------------------------------------------------------------------
    
    Top Wire Delay Differences (Leaf routes):
    
    ----------------------------------------------------------------------------------
    Route Sink Pin                                                      Difference (%)
    ----------------------------------------------------------------------------------
    core_instance/ofifo_inst/col_idx_0__fifo_instance/q9_reg_6_/CP         -900.000
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q8_reg_3_/CP         -772.727
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q14_reg_6_/CP        -700.000
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_6_/CP        -691.667
    core_instance/ofifo_inst/col_idx_1__fifo_instance/q15_reg_11_/CP       -638.462
    ----------------------------------------------------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    --------------------------------------------------------------------------------------------------
    Layer                        Pre-Route      Post-Route     Res.           Cap.          RC
                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    --------------------------------------------------------------------------------------------------
    M1                               0.000um       11.000um       1.787         0.272         0.487
    M2                               0.000um     3113.100um       1.599         0.282         0.451
    M3                           24937.653um    30402.800um       1.599         0.282         0.451
    M4                           26853.874um    20943.800um       1.599         0.282         0.451
    Preferred Layer Adherence      100.000%        94.265%          -             -             -
    --------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: core_instance/CTS_308:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      52            22.600um         52
    M3                   113.073um      52           161.000um         48
    M4                   127.567um      77            79.400um         36
    -------------------------------------------------------------------------
    Totals               240.000um     181           262.000um        136
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.003ns         -             -
    S->WS Trans. Time      0.104ns       0.108ns         -             -
    S->WS Wire Len.       11.860um      69.200um         -             -
    S->WS Wire Res.       24.911Ohm    104.580Ohm        -             -
    Wire Cap.             43.208fF      45.667fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/psum_mem_instance/memory9_reg_15_/CP.
    Post-route worst sink:
    core_instance/psum_mem_instance/memory7_reg_16_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A343fc.
    Driver fanout: 51.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_376:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      81            22.000um         81
    M3                   151.665um      81           174.800um         79
    M4                   150.053um     129           115.800um         69
    -------------------------------------------------------------------------
    Totals               301.000um     291           311.000um        229
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.104ns       0.106ns         -             -
    S->WS Wire Len.       27.848um     118.200um         -             -
    S->WS Wire Res.       51.314Ohm    181.920Ohm        -             -
    Wire Cap.             60.775fF      57.825fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/qmem_instance/memory9_reg_16_/CP.
    Post-route worst sink: core_instance/kmem_instance/memory1_reg_62_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34614.
    Driver fanout: 80.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/CTS_378:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      84            19.000um         84
    M3                   158.920um      84           176.400um         79
    M4                   162.800um     117           144.200um         73
    -------------------------------------------------------------------------
    Totals               320.000um     285           339.000um        236
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.103ns       0.106ns         -             -
    S->WS Wire Len.       53.795um      46.600um         -             -
    S->WS Wire Res.       82.560Ohm     70.978Ohm        -             -
    Wire Cap.             60.875fF      62.180fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: core_instance/kmem_instance/Q_reg_22_/CP.
    Post-route worst sink: core_instance/kmem_instance/Q_reg_22_/CP.
    -------------------------------------------------------------------------
    Driver instance: core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A3461c.
    Driver fanout: 83.
    Driver cell: CKBD12.
    -------------------------------------------------------------------------
    
    Net: core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_12:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      41             7.000um         41
    M3                    96.177um      41           121.200um         40
    M4                    98.490um      60            78.000um         37
    -------------------------------------------------------------------------
    Totals               194.000um     142           206.000um        118
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.104ns       0.105ns         -             -
    S->WS Wire Len.       71.210um     105.000um         -             -
    S->WS Wire Res.       92.518Ohm    134.551Ohm        -             -
    Wire Cap.             35.580fF      35.954fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_94_-
    /CP.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_75_-
    /CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_ccl_BUF_CLO-
    CK_NODE_UID_A34bee.
    Driver fanout: 40.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Net: core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_16:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      37             5.000um         37
    M3                   110.655um      37           130.600um         38
    M4                   103.748um      57            93.200um         40
    -------------------------------------------------------------------------
    Totals               213.000um     131           228.000um        115
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.000ns         -             -
    S->WS Trans. Time      0.105ns       0.105ns         -             -
    S->WS Wire Len.      116.085um     118.600um         -             -
    S->WS Wire Res.      162.368Ohm    155.355Ohm        -             -
    Wire Cap.             39.983fF      40.574fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink:
    core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_119-
    _/CP.
    Post-route worst sink:
    core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_119-
    _/CP.
    -------------------------------------------------------------------------
    Driver instance:
    core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLO-
    CK_NODE_UID_A34bd8.
    Driver fanout: 36.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    --------------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                            Count                          Count                            Count                 
    --------------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut          1.500    0.032    0.047        1         0%        -         3          1%          -        -          -         -
    M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063        5         0%        -        -           -           -        -          -         -
    M1-M2    VIA12_1cut_V        1.500    0.032    0.047    11798        98%       ER       226         89%        ER         -          -         -
    M1-M2    VIA12_2cut_N        0.750    0.059    0.044      114         1%        -        11          4%          -        -          -         -
    M1-M2    VIA12_2cut_S        0.750    0.059    0.044       86         1%        -        14          6%          -        -          -         -
    M2-M3    VIA23_1cut          1.500    0.030    0.046    11549       100%       ER       256        100%        ER         -          -         -
    M2-M3    VIA23_1cut_V        1.500    0.030    0.046        3         0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut          1.500    0.030    0.046    10283       100%       ER       359         99%        ER         -          -         -
    M3-M4    VIA34_1stack_E      1.500    0.059    0.089      -          -          -         2          1%          -        -          -         -
    M3-M4    VIA34_1stack_W      1.500    0.059    0.089        1         0%        -         1          0%          -        -          -         -
    --------------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1681.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1681.200um^2
      gate capacitance : top=0.000pF, trunk=0.932pF, leaf=11.038pF, total=11.970pF
      wire capacitance : top=0.000pF, trunk=1.359pF, leaf=9.736pF, total=11.095pF
      wire lengths   : top=0.000um, trunk=8520.100um, leaf=54470.700um, total=62990.800um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=6, worst=[0.005ns, 0.003ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.108),trunk(0.110),top(nil), margined worst slew is leaf(0.108),trunk(0.110),top(nil)
      skew_group clk/CON: insertion delay [min=0.466, max=0.534, avg=0.510, sd=0.013], skew [0.068 vs 0.057*, 91.6% {0.485, 0.513, 0.534}] (wid=0.062 ws=0.019) (gid=0.484 gs=0.065)
    Clock network insertion delays are now [0.466ns, 0.534ns] average 0.510ns std.dev 0.013ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1778.56 CPU=0:00:06.5 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:08.6  real=0:00:08.0  mem= 1778.6M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=228, i=0, cg=0, l=0, total=228
      Rebuilding timing graph   cell areas     : b=1681.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1681.200um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.932pF, leaf=11.038pF, total=11.970pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.359pF, leaf=9.736pF, total=11.095pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8520.100um, leaf=54470.700um, total=62990.800um
      Rebuilding timing graph   sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=6, worst=[0.005ns, 0.003ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=228, i=0, cg=0, l=0, total=228
        cell areas     : b=1681.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1681.200um^2
        gate capacitance : top=0.000pF, trunk=0.932pF, leaf=11.038pF, total=11.970pF
        wire capacitance : top=0.000pF, trunk=1.359pF, leaf=9.736pF, total=11.095pF
        wire lengths   : top=0.000um, trunk=8520.100um, leaf=54470.700um, total=62990.800um
        sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=6, worst=[0.005ns, 0.003ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.002ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 229, tested: 229, violation detected: 6, cannot run: 0, attempted: 6, failed: 0, sized: 5
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           1          0
        leaf            5          5
        ------------------------------
        Total           6          5
        ------------------------------
        
        Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 10.800um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=228, i=0, cg=0, l=0, total=228
          cell areas     : b=1692.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1692.000um^2
          gate capacitance : top=0.000pF, trunk=0.938pF, leaf=11.038pF, total=11.976pF
          wire capacitance : top=0.000pF, trunk=1.359pF, leaf=9.736pF, total=11.095pF
          wire lengths   : top=0.000um, trunk=8520.100um, leaf=54470.700um, total=62990.800um
          sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:
          Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.105),trunk(0.110),top(nil), margined worst slew is leaf(0.105),trunk(0.110),top(nil)
          skew_group clk/CON: insertion delay [min=0.467, max=0.533, avg=0.510, sd=0.013], skew [0.065 vs 0.057*, 90.4% {0.485, 0.513, 0.533}] (wid=0.062 ws=0.019) (gid=0.485 gs=0.068)
        Clock network insertion delays are now [0.467ns, 0.533ns] average 0.510ns std.dev 0.013ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------------------------------------------------------------------
      Overslew    Causes                          Driving Pin
      ---------------------------------------------------------------------------------------------
      0.005ns     Inst already optimally sized    core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34d15/Z
      ---------------------------------------------------------------------------------------------
      
      Slew Diagnostics Counts:
      
      ------------------------------------------
      Cause                           Occurences
      ------------------------------------------
      Inst already optimally sized        1
      ------------------------------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:42:52 mem=1640.8M) ***
Total net bbox length = 1.201e+06 (5.076e+05 6.931e+05) (ext = 3.964e+04)
**ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.201e+06 (5.076e+05 6.931e+05) (ext = 3.964e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1643.8MB
*** Finished refinePlace (0:42:53 mem=1643.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:42:53 mem=1643.8M) ***
Total net bbox length = 1.201e+06 (5.076e+05 6.931e+05) (ext = 3.964e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.201e+06 (5.076e+05 6.931e+05) (ext = 3.964e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1643.8MB
*** Finished refinePlace (0:42:53 mem=1643.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 10 insts, 20 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=113040 and nets=58331 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1643.777M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=228, i=0, cg=0, l=0, total=228
      Rebuilding timing graph   cell areas     : b=1692.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1692.000um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.938pF, leaf=11.038pF, total=11.976pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=1.359pF, leaf=9.736pF, total=11.095pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=8520.100um, leaf=54470.700um, total=62990.800um
      Rebuilding timing graph   sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:
      Rebuilding timing graph   Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns
    PostConditioning done.
Net route status summary:
  Clock:       229 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=229)
  Non-clock: 54212 (unrouted=0, trialRouted=54212, noStatus=0, routed=0, fixed=0)
(Not counting 3890 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=228, i=0, cg=0, l=0, total=228
      cell areas     : b=1692.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1692.000um^2
      gate capacitance : top=0.000pF, trunk=0.938pF, leaf=11.038pF, total=11.976pF
      wire capacitance : top=0.000pF, trunk=1.359pF, leaf=9.736pF, total=11.095pF
      wire lengths   : top=0.000um, trunk=8520.100um, leaf=54470.700um, total=62990.800um
      sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:
      Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.110),top(nil), margined worst slew is leaf(0.105),trunk(0.110),top(nil)
      skew_group clk/CON: insertion delay [min=0.467, max=0.533, avg=0.510, sd=0.013], skew [0.065 vs 0.057*, 90.4% {0.485, 0.513, 0.533}] (wid=0.062 ws=0.019) (gid=0.485 gs=0.068)
    Clock network insertion delays are now [0.467ns, 0.533ns] average 0.510ns std.dev 0.013ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------
  Cell type      Count    Area
  --------------------------------
  Buffers         228     1692.000
  Inverters         0        0.000
  Clock Gates       0        0.000
  Clock Logic       0        0.000
  All             228     1692.000
  --------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      8520.100
  Leaf      54470.700
  Total     62990.800
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------
  Type     Gate      Wire      Total
  -----------------------------------
  Top       0.000     0.000     0.000
  Trunk     0.938     1.359     2.297
  Leaf     11.038     9.736    20.774
  Total    11.976    11.095    23.071
  -----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  11824    11.038     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------
  Type          Units    Count    Average    Std. Dev.    Top 10 violations
  -------------------------------------------------------------------------
  Transition    ns         1       0.005       0.000      [0.005]
  -------------------------------------------------------------------------
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.110               0.105
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.467     0.533     0.065    0.057*           0.019           0.013           0.510        0.013     90.4% {0.485, 0.513, 0.533}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  -----------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       Min        0.467    core_instance/qmem_instance/Q_reg_16_/CP
  WC:setup.late    clk/CON       Max        0.533    core_instance/psum_mem_instance/memory5_reg_16_/CP
  -----------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.467ns, 0.533ns] average 0.510ns std.dev 0.013ns
  
  Found a total of 5 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 5 violating pins:
  =====================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
                 amount     target  achieved  touch  net?   source         
                                              net?                         
  ---------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    0.005    0.105    0.110    N      N      auto computed  core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34d11/I
  WC:setup.late    0.005    0.105    0.110    N      N      auto computed  core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34d10/I
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34d0f/I
  WC:setup.late    0.004    0.105    0.109    N      N      auto computed  core_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34d0e/I
  WC:setup.late    0.001    0.105    0.106    N      N      auto computed  core_instance/mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A34d0c/I
  ---------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=228, i=0, cg=0, l=0, total=228
  cell areas     : b=1692.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=1692.000um^2
  gate capacitance : top=0.000pF, trunk=0.938pF, leaf=11.038pF, total=11.976pF
  wire capacitance : top=0.000pF, trunk=1.359pF, leaf=9.736pF, total=11.095pF
  wire lengths   : top=0.000um, trunk=8520.100um, leaf=54470.700um, total=62990.800um
  sink capacitance : count=11824, total=11.038pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:
  Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.105),trunk(0.110),top(nil), margined worst slew is leaf(0.105),trunk(0.110),top(nil)
  skew_group clk/CON: insertion delay [min=0.467, max=0.533, avg=0.510, sd=0.013], skew [0.065 vs 0.057*, 90.4% {0.485, 0.513, 0.533}] (wid=0.062 ws=0.019) (gid=0.485 gs=0.068)
Clock network insertion delays are now [0.467ns, 0.533ns] average 0.510ns std.dev 0.013ns
Logging CTS constraint violations... 
  Clock tree clk has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 5 slew violations below cell core_instance/CTS_ccl_BUF_clk_G0_L1_1 (a lib_cell CKBD16) at (320.000,199.000), in power domain auto-default with half corner WC:setup.late. The worst violation was at the pin core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_6/I with a slew time target of 0.105ns. Achieved a slew time of 0.110ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.057ns for skew group clk/CON in half corner WC:setup.late. Achieved skew of 0.065ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1634.9M, totSessionCpu=0:43:03 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1634.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=1634.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=1634.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1714.65 CPU=0:00:06.3 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:07.0  real=0:00:06.0  mem= 1714.6M) ***
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:43:12 mem=1714.6M)
** Profile ** Overall slacks :  cpu=0:00:08.2, mem=1714.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1714.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.985  |
|           TNS (ns):| -1780.6 |
|    Violating Paths:|  2553   |
|          All Paths:|  19592  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.021%
       (99.360% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1714.6M
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1649.0M, totSessionCpu=0:43:13 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 49888

Instance distribution across the VT partitions:

 LVT : inst = 21518 (43.1%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 21518 (43.1%)

 HVT : inst = 28346 (56.8%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 28346 (56.8%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1649.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1649.0M) ***
*** Starting optimizing excluded clock nets MEM= 1649.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1649.0M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.985
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 229 nets with fixed/cover wires excluded.
Info: 229 clock nets excluded from IPO operation.
*info: 229 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
*info: 229 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.985 TNS Slack -1780.586 Density 99.36
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.985|   -0.985|-1779.791|-1780.586|    99.36%|   0:00:00.0| 1872.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
|  -0.985|   -0.985|-1778.651|-1779.446|    99.36%|   0:00:06.0| 1873.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_16_/D                                       |
|  -0.985|   -0.985|-1778.299|-1779.094|    99.36%|   0:00:02.0| 1874.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_13_/D                                       |
|  -0.985|   -0.985|-1778.299|-1779.094|    99.36%|   0:00:02.0| 1874.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_10_/D                                       |
|  -0.985|   -0.985|-1778.299|-1779.094|    99.36%|   0:00:02.0| 1874.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.985|   -0.985|-1778.162|-1778.957|    99.36%|   0:00:01.0| 1874.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_6_/D                                       |
|  -0.985|   -0.985|-1778.159|-1778.954|    99.36%|   0:00:00.0| 1874.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_6_/D                                        |
|  -0.985|   -0.985|-1778.165|-1778.960|    99.36%|   0:00:01.0| 1874.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_5_/D                                       |
|  -0.985|   -0.985|-1777.760|-1778.556|    99.36%|   0:00:01.0| 1874.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_3_/D                                        |
|  -0.985|   -0.985|-1777.760|-1778.556|    99.36%|   0:00:01.0| 1874.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_2_/D                                        |
|  -0.985|   -0.985|-1777.742|-1778.537|    99.36%|   0:00:02.0| 1875.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_1_/D                                       |
|  -0.985|   -0.985|-1777.742|-1778.537|    99.36%|   0:00:01.0| 1879.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_15_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:18.6 real=0:00:19.0 mem=1879.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:18.7 real=0:00:19.0 mem=1879.7M) ***
** GigaOpt Optimizer WNS Slack -0.985 TNS Slack -1778.537 Density 99.36
*** Starting refinePlace (0:43:44 mem=1895.7M) ***
Total net bbox length = 1.201e+06 (5.076e+05 6.931e+05) (ext = 3.964e+04)
Density distribution unevenness ratio = 0.445%
Density distribution unevenness ratio = 2.011%
Move report: Timing Driven Placement moves 109209 insts, mean move: 2.49 um, max move: 46.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1416): (471.80, 674.20) --> (430.40, 668.80)
	Runtime: CPU: 0:00:17.2 REAL: 0:00:17.0 MEM: 2000.7MB
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.185e+06 (5.332e+05 6.523e+05) (ext = 4.053e+04)
Runtime: CPU: 0:00:17.2 REAL: 0:00:17.0 MEM: 2000.7MB
*** Finished refinePlace (0:44:02 mem=2000.7M) ***
Finished re-routing un-routed nets (0:00:00.1 2000.7M)


Density : 0.9936
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:19.0 real=0:00:18.0 mem=2000.7M) ***
** GigaOpt Optimizer WNS Slack -0.991 TNS Slack -1777.481 Density 99.36
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 229 constrained nets 
Layer 7 has 689 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:42.0 real=0:00:42.0 mem=2000.7M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 229 nets with fixed/cover wires excluded.
Info: 229 clock nets excluded from IPO operation.
*info: 229 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
*info: 229 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.991 TNS Slack -1777.481 Density 99.36
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.991|   -0.991|-1776.686|-1777.481|    99.36%|   0:00:00.0| 1886.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.983|   -0.983|-1775.678|-1776.473|    99.36%|   0:00:00.0| 1886.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.983|   -0.983|-1775.676|-1776.471|    99.35%|   0:00:01.0| 1888.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.975|   -0.975|-1775.049|-1775.844|    99.35%|   0:00:00.0| 1888.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_14_/D                                       |
|  -0.975|   -0.975|-1774.245|-1775.041|    99.35%|   0:00:01.0| 1888.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.975|   -0.975|-1774.183|-1774.978|    99.35%|   0:00:00.0| 1888.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.973|   -0.973|-1773.623|-1774.418|    99.35%|   0:00:00.0| 1888.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.973|   -0.973|-1773.094|-1773.890|    99.35%|   0:00:01.0| 1888.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.973|   -0.973|-1772.693|-1773.488|    99.34%|   0:00:01.0| 1888.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.973|   -0.973|-1772.375|-1773.170|    99.34%|   0:00:00.0| 1888.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:06.5 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:08.9  real=0:00:09.0  mem= 0.0M) ***
{ slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -44.078 } { -0.038 } { 3011 } { 19592 } } } }

_______________________________________________________________________
skewClock sized 0 and inserted 44 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.804|   -0.804|-1463.784|-1484.460|    99.34%|   0:00:24.0| 1940.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.797|   -0.797|-1463.461|-1484.138|    99.34%|   0:00:00.0| 1940.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.796|   -0.796|-1463.817|-1484.493|    99.34%|   0:00:01.0| 1940.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.795|   -0.795|-1463.602|-1484.278|    99.34%|   0:00:01.0| 1940.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_17_/D                                       |
|  -0.790|   -0.790|-1462.813|-1483.489|    99.34%|   0:00:00.0| 1940.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.789|   -0.789|-1462.245|-1482.921|    99.33%|   0:00:02.0| 1940.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
|  -0.789|   -0.789|-1461.930|-1482.607|    99.33%|   0:00:00.0| 1940.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 56 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.501|   -0.627|-1340.265|-1410.864|    99.33%|   0:00:17.0| 1987.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_17_/D                                      |
|  -0.499|   -0.627|-1339.958|-1410.557|    99.33%|   0:00:00.0| 1987.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.496|   -0.627|-1339.496|-1410.096|    99.33%|   0:00:00.0| 1987.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.496|   -0.627|-1339.372|-1409.972|    99.33%|   0:00:00.0| 1987.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.496|   -0.627|-1339.348|-1409.948|    99.32%|   0:00:00.0| 1987.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.496|   -0.627|-1339.348|-1409.948|    99.32%|   0:00:00.0| 1987.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:48.5 real=0:00:49.0 mem=1987.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.627|   -0.627| -70.600|-1409.948|    99.32%|   0:00:00.0| 1987.1M|   WC_VIEW|  default| out[133]                                           |
|  -0.627|   -0.627| -70.600|-1409.948|    99.32%|   0:00:00.0| 1987.1M|   WC_VIEW|  default| out[133]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1987.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:48.8 real=0:00:50.0 mem=1987.1M) ***
** GigaOpt Optimizer WNS Slack -0.627 TNS Slack -1409.948 Density 99.32
*** Starting refinePlace (0:44:59 mem=2003.1M) ***
Total net bbox length = 1.193e+06 (5.348e+05 6.584e+05) (ext = 4.054e+04)
Density distribution unevenness ratio = 2.005%
Density distribution unevenness ratio = 2.565%
Move report: Timing Driven Placement moves 108245 insts, mean move: 2.65 um, max move: 45.60 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U706): (384.40, 564.40) --> (424.60, 569.80)
	Runtime: CPU: 0:00:20.0 REAL: 0:00:20.0 MEM: 2083.2MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.163e+06 (5.242e+05 6.391e+05) (ext = 4.099e+04)
Runtime: CPU: 0:00:20.1 REAL: 0:00:20.0 MEM: 2083.2MB
*** Finished refinePlace (0:45:19 mem=2083.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2083.2M)


Density : 0.9947
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:22.8 real=0:00:22.0 mem=2083.2M) ***
** GigaOpt Optimizer WNS Slack -0.627 TNS Slack -1417.328 Density 99.47
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.499|   -0.627|-1346.639|-1417.328|    99.47%|   0:00:00.0| 2083.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.488|   -0.627|-1344.808|-1415.497|    99.47%|   0:00:00.0| 2083.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.487|   -0.627|-1343.504|-1414.192|    99.47%|   0:00:01.0| 2083.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.485|   -0.627|-1343.392|-1414.081|    99.47%|   0:00:00.0| 2083.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.485|   -0.627|-1342.919|-1413.608|    99.47%|   0:00:02.0| 2083.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.485|   -0.627|-1342.900|-1413.589|    99.47%|   0:00:00.0| 2083.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.485|   -0.627|-1342.748|-1413.437|    99.46%|   0:00:02.0| 2083.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
|  -0.485|   -0.627|-1342.730|-1413.419|    99.46%|   0:00:00.0| 2083.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_17_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 21 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.481|   -0.627|-1293.910|-1369.140|    99.45%|   0:00:10.0| 2004.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.480|   -0.627|-1293.706|-1368.935|    99.45%|   0:00:01.0| 2004.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_16_/D                                      |
|  -0.478|   -0.627|-1293.372|-1368.602|    99.45%|   0:00:00.0| 2004.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_49_/E                             |
|  -0.478|   -0.627|-1291.033|-1366.262|    99.45%|   0:00:01.0| 2004.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
|  -0.478|   -0.627|-1291.007|-1366.237|    99.45%|   0:00:01.0| 2004.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_15_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 27 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.475|   -0.655|-1248.202|-1327.371|    99.44%|   0:00:11.0| 2004.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.475|   -0.655|-1248.202|-1327.371|    99.44%|   0:00:01.0| 2004.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:30.3 real=0:00:30.0 mem=2004.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.655|   -0.655| -79.169|-1327.371|    99.44%|   0:00:00.0| 2004.1M|   WC_VIEW|  default| out[154]                                           |
|  -0.655|   -0.655| -79.169|-1327.371|    99.44%|   0:00:00.0| 2004.1M|   WC_VIEW|  default| out[154]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2004.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.6 real=0:00:30.0 mem=2004.1M) ***
** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -1327.371 Density 99.44
*** Starting refinePlace (0:45:53 mem=2004.1M) ***
Total net bbox length = 1.168e+06 (5.248e+05 6.434e+05) (ext = 4.099e+04)
Density distribution unevenness ratio = 2.565%
Density distribution unevenness ratio = 2.463%
Move report: Timing Driven Placement moves 98082 insts, mean move: 1.42 um, max move: 45.20 um
	Max move on inst (core_instance/mac_array_instance/FE_OFC4377_q_temp_410_): (470.00, 559.00) --> (446.40, 580.60)
	Runtime: CPU: 0:00:15.0 REAL: 0:00:14.0 MEM: 2099.2MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.161e+06 (5.236e+05 6.370e+05) (ext = 4.111e+04)
Runtime: CPU: 0:00:15.1 REAL: 0:00:15.0 MEM: 2099.2MB
*** Finished refinePlace (0:46:09 mem=2099.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2099.2M)


Density : 0.9950
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.0 real=0:00:17.0 mem=2099.2M) ***
** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -1332.516 Density 99.50
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.501|   -0.655|-1253.333|-1332.516|    99.50%|   0:00:00.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.492|   -0.655|-1252.348|-1331.531|    99.49%|   0:00:01.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.492|   -0.655|-1252.310|-1331.494|    99.49%|   0:00:01.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_12_/D                                      |
|  -0.490|   -0.655|-1251.517|-1330.700|    99.49%|   0:00:00.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.490|   -0.655|-1251.482|-1330.665|    99.49%|   0:00:00.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.490|   -0.655|-1251.482|-1330.665|    99.49%|   0:00:01.0| 2099.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=2099.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.655|   -0.655| -79.183|-1330.665|    99.49%|   0:00:00.0| 2099.2M|   WC_VIEW|  default| out[154]                                           |
|  -0.655|   -0.655| -79.183|-1330.665|    99.49%|   0:00:00.0| 2099.2M|   WC_VIEW|  default| out[154]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2099.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:03.0 mem=2099.2M) ***
** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -1330.665 Density 99.49
*** Starting refinePlace (0:46:14 mem=2099.2M) ***
Total net bbox length = 1.164e+06 (5.236e+05 6.405e+05) (ext = 4.112e+04)
Density distribution unevenness ratio = 2.463%
Density distribution unevenness ratio = 2.035%
Move report: Timing Driven Placement moves 91149 insts, mean move: 1.10 um, max move: 29.40 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OFC735_n2959): (464.00, 643.60) --> (449.00, 629.20)
	Runtime: CPU: 0:00:15.5 REAL: 0:00:16.0 MEM: 2104.4MB
**ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.163e+06 (5.244e+05 6.386e+05) (ext = 4.117e+04)
Runtime: CPU: 0:00:15.6 REAL: 0:00:16.0 MEM: 2104.4MB
*** Finished refinePlace (0:46:30 mem=2104.4M) ***
Finished re-routing un-routed nets (0:00:00.0 2104.4M)


Density : 0.9949
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.1 real=0:00:17.0 mem=2104.4M) ***
** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -1328.006 Density 99.49
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 377 constrained nets 
Layer 7 has 670 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:23 real=0:02:23 mem=2104.4M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 229 nets with fixed/cover wires excluded.
Info: 377 clock nets excluded from IPO operation.
*info: 377 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
*info: 229 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -1328.006 Density 99.49
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.488|   -0.655|-1248.796|-1328.006|    99.49%|   0:00:00.0| 1992.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.488|   -0.655|-1247.637|-1326.848|    99.49%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.488|   -0.655|-1246.314|-1325.525|    99.49%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.488|   -0.655|-1257.676|-1336.886|    99.46%|   0:00:11.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.488|   -0.655|-1264.562|-1343.773|    99.43%|   0:00:09.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_16_/D                                       |
|  -0.488|   -0.655|-1267.005|-1346.216|    99.39%|   0:00:05.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_87_/D                           |
|  -0.488|   -0.655|-1266.579|-1345.790|    99.36%|   0:00:06.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_80_/E                             |
|  -0.488|   -0.655|-1266.537|-1345.748|    99.36%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_80_/E                             |
|  -0.488|   -0.655|-1264.702|-1343.912|    99.35%|   0:00:04.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_104_/D                          |
|  -0.488|   -0.655|-1264.662|-1343.872|    99.35%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_104_/D                          |
|  -0.488|   -0.655|-1263.635|-1342.846|    99.34%|   0:00:03.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_95_/D                           |
|  -0.488|   -0.655|-1262.037|-1341.248|    99.34%|   0:00:03.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_86_/E                             |
|  -0.488|   -0.655|-1259.887|-1339.097|    99.33%|   0:00:03.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_125_/E                            |
|  -0.488|   -0.655|-1258.767|-1337.978|    99.32%|   0:00:04.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_125_/E                            |
|  -0.488|   -0.655|-1256.661|-1335.872|    99.32%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_18_/E                             |
|  -0.488|   -0.655|-1256.603|-1335.814|    99.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_18_/E                             |
|  -0.488|   -0.655|-1255.050|-1334.261|    99.31%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_23_/D                           |
|  -0.488|   -0.655|-1255.031|-1334.242|    99.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_23_/D                           |
|  -0.488|   -0.655|-1255.012|-1334.223|    99.31%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_23_/D                           |
|  -0.488|   -0.655|-1254.675|-1333.885|    99.31%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
|  -0.488|   -0.655|-1252.588|-1331.798|    99.30%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_65_/D                           |
|  -0.488|   -0.655|-1252.502|-1331.713|    99.30%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_65_/D                           |
|  -0.488|   -0.655|-1252.463|-1331.674|    99.30%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_65_/D                           |
|  -0.488|   -0.655|-1252.404|-1331.615|    99.30%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_122_/D                          |
|  -0.488|   -0.655|-1251.900|-1331.110|    99.30%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.488|   -0.655|-1251.699|-1330.909|    99.29%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.488|   -0.655|-1251.679|-1330.890|    99.29%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.488|   -0.655|-1251.300|-1330.511|    99.29%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_55_/E                             |
|  -0.488|   -0.655|-1251.219|-1330.429|    99.29%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_55_/E                             |
|  -0.488|   -0.655|-1250.899|-1330.110|    99.28%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_4_/D                            |
|  -0.488|   -0.655|-1249.540|-1328.750|    99.27%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_95_/D                           |
|  -0.488|   -0.655|-1249.521|-1328.731|    99.27%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_95_/D                           |
|  -0.488|   -0.655|-1247.934|-1327.144|    99.27%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_7_/D                                       |
|  -0.488|   -0.655|-1247.242|-1326.452|    99.27%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_47_/E                             |
|  -0.488|   -0.655|-1247.212|-1326.422|    99.27%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_47_/E                             |
|  -0.488|   -0.655|-1246.772|-1325.983|    99.27%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_96_/D                           |
|  -0.488|   -0.655|-1246.310|-1325.520|    99.27%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_40_/D                           |
|  -0.488|   -0.655|-1246.266|-1325.477|    99.27%|   0:00:03.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_14_/D                                       |
|  -0.488|   -0.655|-1245.807|-1325.017|    99.27%|   0:00:05.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_19_/D                                       |
|  -0.488|   -0.655|-1245.973|-1325.184|    99.27%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_8_/D                                        |
|  -0.488|   -0.655|-1245.528|-1324.738|    99.27%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory3_reg_104_/D |
|  -0.488|   -0.655|-1245.453|-1324.664|    99.27%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory6_reg_119_/D |
|  -0.488|   -0.655|-1244.988|-1324.199|    99.27%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory6_reg_119_/D |
|  -0.488|   -0.655|-1244.600|-1323.811|    99.27%|   0:00:03.0| 2030.9M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory13_reg_92_/D |
|  -0.488|   -0.655|-1244.403|-1323.614|    99.27%|   0:00:00.0| 2030.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.488|   -0.655|-1243.615|-1322.825|    99.27%|   0:00:03.0| 2030.9M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory1_reg_78_/D  |
|  -0.488|   -0.655|-1243.604|-1322.814|    99.27%|   0:00:01.0| 2030.9M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory14_reg_68_/D |
|  -0.488|   -0.655|-1243.578|-1322.789|    99.27%|   0:00:01.0| 2030.9M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory0_reg_70_/D  |
|  -0.488|   -0.655|-1243.834|-1323.045|    99.27%|   0:00:03.0| 2030.9M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory9_reg_42_/D  |
|  -0.488|   -0.655|-1241.718|-1320.928|    99.26%|   0:00:02.0| 2030.9M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory11_reg_46_/D |
|  -0.488|   -0.655|-1241.718|-1320.928|    99.26%|   0:00:01.0| 2030.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:35 real=0:01:35 mem=2030.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:35 real=0:01:35 mem=2030.9M) ***
** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -1320.928 Density 99.26
*** Starting refinePlace (0:48:13 mem=2046.9M) ***
Total net bbox length = 1.166e+06 (5.241e+05 6.418e+05) (ext = 4.118e+04)
Density distribution unevenness ratio = 2.084%
Density distribution unevenness ratio = 2.213%
Move report: Timing Driven Placement moves 81724 insts, mean move: 0.88 um, max move: 39.20 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U2588): (638.80, 208.00) --> (601.40, 206.20)
	Runtime: CPU: 0:00:13.5 REAL: 0:00:14.0 MEM: 2096.3MB
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.159e+06 (5.227e+05 6.364e+05) (ext = 4.120e+04)
Runtime: CPU: 0:00:13.6 REAL: 0:00:14.0 MEM: 2096.3MB
*** Finished refinePlace (0:48:27 mem=2096.3M) ***
Finished re-routing un-routed nets (0:00:00.0 2096.3M)


Density : 0.9926
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.1 real=0:00:15.0 mem=2096.3M) ***
** GigaOpt Optimizer WNS Slack -0.655 TNS Slack -1321.257 Density 99.26
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 377 constrained nets 
Layer 7 has 678 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:52 real=0:01:51 mem=2096.3M) ***

End: GigaOpt Optimization in TNS mode
Info: 229 nets with fixed/cover wires excluded.
Info: 377 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] Layer7 has single uniform track structure
[NR-eagl] Layer8 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=52154 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 229  numPreroutedWires = 36933
[NR-eagl] Read numTotalNets=54511  numIgnoredNets=229
[NR-eagl] There are 148 clock nets ( 148 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 148 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[NR-eagl] Rule id 1. Nets 54129 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 678 net(s) in layer range [7, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.24% H + 0.23% V. EstWL: 1.214568e+05um
[NR-eagl] 
[NR-eagl] Layer group 2: route 148 net(s) in layer range [3, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.27% V. EstWL: 1.621800e+03um
[NR-eagl] 
[NR-eagl] Layer group 3: route 53451 net(s) in layer range [2, 8]
[NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.15% V. EstWL: 1.146530e+06um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 1.280000e+01um, number of vias: 186045
[NR-eagl] Layer2(M2)(V) length: 3.358499e+05um, number of vias: 247299
[NR-eagl] Layer3(M3)(H) length: 4.107590e+05um, number of vias: 44917
[NR-eagl] Layer4(M4)(V) length: 1.769294e+05um, number of vias: 25915
[NR-eagl] Layer5(M5)(H) length: 1.711086e+05um, number of vias: 18897
[NR-eagl] Layer6(M6)(V) length: 1.434966e+05um, number of vias: 9885
[NR-eagl] Layer7(M7)(H) length: 4.990990e+04um, number of vias: 11282
[NR-eagl] Layer8(M8)(V) length: 8.094539e+04um, number of vias: 0
[NR-eagl] Total length: 1.369012e+06um, number of vias: 544240
[NR-eagl] End Peak syMemory usage = 1833.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 2.67 seconds
Extraction called for design 'fullchip' of instances=113110 and nets=54692 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1825.215M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1916.45 CPU=0:00:06.0 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1916.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 229 nets with fixed/cover wires excluded.
Info: 377 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.62 |          0|          0|          0|  99.26  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.62 |          0|          0|          0|  99.26  |   0:00:00.0|    1992.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 377 constrained nets 
Layer 7 has 606 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1992.8M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.499 -> -0.529 (bump = 0.03)
Begin: GigaOpt postEco optimization
Info: 229 nets with fixed/cover wires excluded.
Info: 377 clock nets excluded from IPO operation.
*info: 377 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
*info: 229 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -1330.271 Density 99.26
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.519|   -0.625|-1255.662|-1330.271|    99.26%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.509|   -0.625|-1254.604|-1329.213|    99.26%|   0:00:02.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.509|   -0.625|-1251.827|-1326.435|    99.26%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.509|   -0.625|-1251.943|-1326.552|    99.26%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=2008.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.625|   -0.625| -74.609|-1326.552|    99.26%|   0:00:01.0| 2008.0M|   WC_VIEW|  default| out[154]                                           |
|  -0.625|   -0.625| -74.546|-1326.488|    99.26%|   0:00:00.0| 2008.0M|   WC_VIEW|  default| out[154]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2008.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:04.0 mem=2008.0M) ***
** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -1326.488 Density 99.26
*** Starting refinePlace (0:48:58 mem=2008.0M) ***
Total net bbox length = 1.163e+06 (5.227e+05 6.400e+05) (ext = 4.120e+04)
**ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.163e+06 (5.227e+05 6.400e+05) (ext = 4.120e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2008.0MB
*** Finished refinePlace (0:48:58 mem=2008.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2008.0M)


Density : 0.9926
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2008.0M) ***
** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -1326.488 Density 99.26
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 377 constrained nets 
Layer 7 has 602 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:05.6 real=0:00:05.0 mem=2008.0M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.499 -> -0.520 (bump = 0.021)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -1321.157 -> -1326.388
Begin: GigaOpt TNS recovery
Info: 229 nets with fixed/cover wires excluded.
Info: 377 clock nets excluded from IPO operation.
*info: 377 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
*info: 229 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -1326.488 Density 99.26
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.509|   -0.625|-1251.943|-1326.488|    99.26%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.509|   -0.625|-1250.847|-1325.393|    99.26%|   0:00:02.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.509|   -0.625|-1250.040|-1324.585|    99.26%|   0:00:03.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_15_/D                                       |
|  -0.509|   -0.625|-1248.273|-1322.818|    99.26%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.509|   -0.625|-1247.710|-1322.255|    99.26%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_19_/D                                       |
|  -0.509|   -0.625|-1245.982|-1320.527|    99.26%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_11_/D                                       |
|  -0.509|   -0.625|-1241.350|-1315.895|    99.26%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.509|   -0.625|-1239.108|-1313.653|    99.26%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_10_/D                                      |
|  -0.509|   -0.625|-1225.214|-1299.760|    99.26%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.509|   -0.625|-1222.327|-1296.873|    99.26%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_19_/D                                      |
|  -0.509|   -0.625|-1215.637|-1290.182|    99.27%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.509|   -0.625|-1215.583|-1290.129|    99.27%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_17_/D                                      |
|  -0.509|   -0.625|-1214.213|-1288.759|    99.27%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -0.509|   -0.625|-1214.166|-1288.711|    99.27%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -0.509|   -0.625|-1199.535|-1274.081|    99.27%|   0:00:02.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
|  -0.509|   -0.625|-1199.437|-1273.982|    99.27%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
|  -0.509|   -0.625|-1189.709|-1264.255|    99.27%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.509|   -0.625|-1189.683|-1264.229|    99.27%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.509|   -0.625|-1187.118|-1261.663|    99.27%|   0:00:02.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.509|   -0.625|-1183.188|-1257.734|    99.28%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_11_/D                                      |
|  -0.509|   -0.625|-1177.446|-1251.991|    99.28%|   0:00:02.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_43_/D                           |
|  -0.509|   -0.625|-1173.589|-1248.135|    99.28%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_11_/E                             |
|  -0.509|   -0.625|-1173.560|-1248.106|    99.28%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_11_/E                             |
|  -0.509|   -0.625|-1164.908|-1239.454|    99.28%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
|  -0.509|   -0.625|-1155.276|-1229.821|    99.28%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
|  -0.509|   -0.625|-1150.723|-1225.268|    99.29%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
|  -0.509|   -0.625|-1150.179|-1224.724|    99.29%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.509|   -0.625|-1150.165|-1224.710|    99.29%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.509|   -0.625|-1150.123|-1224.669|    99.29%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_9_/D                                        |
|  -0.509|   -0.625|-1148.161|-1222.707|    99.29%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_88_/E                             |
|  -0.509|   -0.625|-1146.744|-1221.290|    99.29%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.509|   -0.625|-1146.403|-1220.949|    99.29%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.509|   -0.625|-1146.309|-1220.854|    99.29%|   0:00:00.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.509|   -0.625|-1146.277|-1220.823|    99.29%|   0:00:01.0| 2008.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.509|   -0.625|-1144.854|-1219.400|    99.30%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
|  -0.509|   -0.625|-1144.713|-1219.258|    99.30%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
|  -0.509|   -0.625|-1144.638|-1219.184|    99.30%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
|  -0.509|   -0.625|-1144.563|-1219.109|    99.30%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
|  -0.509|   -0.625|-1139.718|-1214.263|    99.30%|   0:00:02.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_27_/D                           |
|  -0.509|   -0.625|-1139.566|-1214.111|    99.30%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_27_/D                           |
|  -0.509|   -0.625|-1136.603|-1211.149|    99.31%|   0:00:02.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_48_/D                           |
|  -0.509|   -0.625|-1136.316|-1210.861|    99.31%|   0:00:02.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_31_/E                             |
|  -0.509|   -0.625|-1136.296|-1210.842|    99.31%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_31_/E                             |
|  -0.509|   -0.625|-1133.139|-1207.685|    99.31%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_44_/E                             |
|  -0.509|   -0.625|-1132.745|-1207.290|    99.31%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_44_/E                             |
|  -0.509|   -0.625|-1131.920|-1206.466|    99.31%|   0:00:02.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_89_/D                           |
|  -0.509|   -0.625|-1131.523|-1206.069|    99.31%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_89_/D                           |
|  -0.509|   -0.625|-1129.652|-1204.197|    99.31%|   0:00:02.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_17_/D                           |
|  -0.509|   -0.625|-1129.520|-1204.065|    99.31%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_17_/D                           |
|  -0.509|   -0.625|-1129.483|-1204.029|    99.31%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_17_/D                           |
|  -0.509|   -0.625|-1127.503|-1202.049|    99.32%|   0:00:04.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_8_/D                            |
|  -0.509|   -0.625|-1127.054|-1201.599|    99.32%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_8_/D                            |
|  -0.509|   -0.625|-1126.020|-1200.565|    99.33%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
|  -0.509|   -0.625|-1125.965|-1200.510|    99.33%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_88_/D                           |
|  -0.509|   -0.625|-1125.483|-1200.028|    99.33%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_47_/D                           |
|  -0.509|   -0.625|-1125.166|-1199.711|    99.33%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_47_/D                           |
|  -0.509|   -0.625|-1124.615|-1199.160|    99.33%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_55_/D                           |
|  -0.509|   -0.625|-1124.551|-1199.096|    99.33%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_55_/D                           |
|  -0.509|   -0.625|-1124.408|-1198.954|    99.33%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_72_/D                           |
|  -0.509|   -0.625|-1123.485|-1198.030|    99.33%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_61_/D                           |
|  -0.509|   -0.625|-1123.270|-1197.816|    99.33%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_61_/D                           |
|  -0.509|   -0.625|-1122.945|-1197.491|    99.33%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_116_/D                          |
|  -0.509|   -0.625|-1122.178|-1196.724|    99.34%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
|  -0.509|   -0.625|-1122.155|-1196.700|    99.34%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
|  -0.509|   -0.625|-1122.006|-1196.552|    99.34%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_38_/D                             |
|  -0.509|   -0.625|-1120.666|-1195.211|    99.34%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_4_/D                                        |
|  -0.509|   -0.625|-1119.584|-1194.129|    99.34%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_13_/D                                      |
|  -0.509|   -0.625|-1117.266|-1191.811|    99.34%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.509|   -0.625|-1117.219|-1191.765|    99.34%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_6_/D                                        |
|  -0.509|   -0.625|-1116.484|-1191.029|    99.34%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_52_/D                             |
|  -0.509|   -0.625|-1116.363|-1190.909|    99.34%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_52_/D                             |
|  -0.509|   -0.625|-1114.132|-1188.678|    99.35%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory7_reg_97_/D  |
|  -0.509|   -0.625|-1112.823|-1187.368|    99.35%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.509|   -0.625|-1111.700|-1186.246|    99.35%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.509|   -0.625|-1111.567|-1186.113|    99.35%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_4_/D                                       |
|  -0.509|   -0.625|-1109.071|-1183.617|    99.35%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.509|   -0.625|-1108.664|-1183.209|    99.35%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_7_/D                                        |
|  -0.509|   -0.625|-1107.522|-1182.068|    99.35%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.509|   -0.625|-1107.295|-1181.841|    99.35%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.509|   -0.625|-1107.258|-1181.804|    99.35%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_4_/D                                        |
|  -0.509|   -0.625|-1107.224|-1181.770|    99.36%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory2_reg_97_/D  |
|  -0.509|   -0.625|-1107.224|-1181.770|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:56.0 real=0:00:56.0 mem=2027.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.625|   -0.625| -74.546|-1181.770|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[154]                                           |
|  -0.625|   -0.625| -73.836|-1181.060|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[150]                                           |
|  -0.625|   -0.625| -73.806|-1181.030|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[143]                                           |
|  -0.625|   -0.625| -73.705|-1180.929|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[103]                                           |
|  -0.625|   -0.625| -73.612|-1180.836|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[110]                                           |
|  -0.625|   -0.625| -73.402|-1180.626|    99.36%|   0:00:01.0| 2027.1M|   WC_VIEW|  default| out[51]                                            |
|  -0.625|   -0.625| -73.089|-1180.313|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[133]                                           |
|  -0.625|   -0.625| -72.734|-1179.958|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[68]                                            |
|  -0.625|   -0.625| -72.582|-1179.807|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[69]                                            |
|  -0.625|   -0.625| -72.161|-1179.385|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[59]                                            |
|  -0.625|   -0.625| -71.710|-1178.934|    99.36%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[54]                                            |
|  -0.625|   -0.625| -71.089|-1178.314|    99.37%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[77]                                            |
|  -0.625|   -0.625| -70.375|-1177.599|    99.37%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[101]                                           |
|  -0.625|   -0.625| -70.343|-1177.567|    99.37%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[55]                                            |
|  -0.625|   -0.625| -70.138|-1177.363|    99.37%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[18]                                            |
|  -0.625|   -0.625| -69.803|-1177.027|    99.37%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[85]                                            |
|  -0.625|   -0.625| -69.502|-1176.726|    99.37%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[66]                                            |
|  -0.625|   -0.625| -69.381|-1176.605|    99.37%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[44]                                            |
|  -0.625|   -0.625| -69.237|-1176.461|    99.38%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[67]                                            |
|  -0.625|   -0.625| -69.237|-1176.461|    99.38%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[154]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2027.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:57.5 real=0:00:57.0 mem=2027.1M) ***
** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -1176.461 Density 99.38
*** Starting refinePlace (0:50:02 mem=2027.1M) ***
Total net bbox length = 1.163e+06 (5.229e+05 6.404e+05) (ext = 4.118e+04)
**ERROR: (IMPSP-2002):	Density too high (99.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.163e+06 (5.229e+05 6.404e+05) (ext = 4.118e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2027.1MB
*** Finished refinePlace (0:50:02 mem=2027.1M) ***
Finished re-routing un-routed nets (0:00:00.0 2027.1M)


Density : 0.9938
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2027.1M) ***
** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -1176.461 Density 99.38
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 377 constrained nets 
Layer 7 has 601 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:59.6 real=0:01:00.0 mem=2027.1M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.139%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 229 nets with fixed/cover wires excluded.
Info: 377 clock nets excluded from IPO operation.
*info: 377 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
*info: 229 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -1176.461 Density 99.38
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.509|   -0.625|-1107.224|-1176.461|    99.38%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
|  -0.509|   -0.625|-1107.224|-1176.461|    99.38%|   0:00:03.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_12_/D                                      |
|  -0.509|   -0.625|-1107.224|-1176.461|    99.38%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_89_/D                           |
|  -0.509|   -0.625|-1107.224|-1176.461|    99.38%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_118_/D                          |
|  -0.509|   -0.625|-1107.224|-1176.461|    99.38%|   0:00:01.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_5_/D                                        |
|  -0.509|   -0.625|-1107.224|-1176.461|    99.38%|   0:00:00.0| 2027.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_17_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.3 real=0:00:06.0 mem=2027.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.625|   -0.625| -69.237|-1176.461|    99.38%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[154]                                           |
|  -0.625|   -0.625| -69.237|-1176.461|    99.38%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[69]                                            |
|  -0.625|   -0.625| -69.237|-1176.461|    99.38%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[67]                                            |
|  -0.625|   -0.625| -69.237|-1176.461|    99.38%|   0:00:00.0| 2027.1M|   WC_VIEW|  default| out[154]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2027.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.7 real=0:00:06.0 mem=2027.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 377 constrained nets 
Layer 7 has 601 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.4 real=0:00:06.0 mem=2027.1M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:07:11, real = 0:07:09, mem = 1844.2M, totSessionCpu=0:50:14 **
** Profile ** Start :  cpu=0:00:00.0, mem=1842.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=1842.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1852.2M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1852.2M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.625  | -0.509  | -0.625  |
|           TNS (ns):| -1176.5 | -1107.2 | -69.237 |
|    Violating Paths:|  4434   |  4274   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.036%
       (99.375% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1852.2M
Info: 229 nets with fixed/cover wires excluded.
Info: 377 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1506.54MB/1506.54MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1506.54MB/1506.54MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1506.54MB/1506.54MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 18:26:21 (2025-Mar-13 01:26:21 GMT)
2025-Mar-12 18:26:21 (2025-Mar-13 01:26:21 GMT): 10%
2025-Mar-12 18:26:21 (2025-Mar-13 01:26:21 GMT): 20%
2025-Mar-12 18:26:21 (2025-Mar-13 01:26:21 GMT): 30%
2025-Mar-12 18:26:21 (2025-Mar-13 01:26:21 GMT): 40%
2025-Mar-12 18:26:21 (2025-Mar-13 01:26:21 GMT): 50%
2025-Mar-12 18:26:21 (2025-Mar-13 01:26:21 GMT): 60%
2025-Mar-12 18:26:21 (2025-Mar-13 01:26:21 GMT): 70%
2025-Mar-12 18:26:21 (2025-Mar-13 01:26:21 GMT): 80%
2025-Mar-12 18:26:21 (2025-Mar-13 01:26:21 GMT): 90%

Finished Levelizing
2025-Mar-12 18:26:22 (2025-Mar-13 01:26:22 GMT)

Starting Activity Propagation
2025-Mar-12 18:26:22 (2025-Mar-13 01:26:22 GMT)
2025-Mar-12 18:26:22 (2025-Mar-13 01:26:22 GMT): 10%
2025-Mar-12 18:26:22 (2025-Mar-13 01:26:22 GMT): 20%

Finished Activity Propagation
2025-Mar-12 18:26:23 (2025-Mar-13 01:26:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1513.69MB/1513.69MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 18:26:23 (2025-Mar-13 01:26:23 GMT)
 ... Calculating switching power
2025-Mar-12 18:26:24 (2025-Mar-13 01:26:24 GMT): 10%
2025-Mar-12 18:26:24 (2025-Mar-13 01:26:24 GMT): 20%
2025-Mar-12 18:26:24 (2025-Mar-13 01:26:24 GMT): 30%
2025-Mar-12 18:26:24 (2025-Mar-13 01:26:24 GMT): 40%
2025-Mar-12 18:26:24 (2025-Mar-13 01:26:24 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 18:26:25 (2025-Mar-13 01:26:25 GMT): 60%
2025-Mar-12 18:26:27 (2025-Mar-13 01:26:27 GMT): 70%
2025-Mar-12 18:26:28 (2025-Mar-13 01:26:28 GMT): 80%
2025-Mar-12 18:26:29 (2025-Mar-13 01:26:29 GMT): 90%

Finished Calculating power
2025-Mar-12 18:26:29 (2025-Mar-13 01:26:29 GMT)
Ended Power Computation: (cpu=0:00:06, real=0:00:06, mem(process/total)=1513.70MB/1513.70MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1513.70MB/1513.70MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=1513.70MB/1513.70MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 18:26:29 (2025-Mar-13 01:26:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      176.83869260 	   67.6154%
Total Switching Power:      80.96345218 	   30.9569%
Total Leakage Power:         3.73396277 	    1.4277%
Total Power:               261.53610727
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.23       5.893       0.737       105.9       40.47
Macro                                  0           0      0.9379      0.9379      0.3586
IO                                     0           0   1.824e-05   1.824e-05   6.974e-06
Combinational                      69.34       55.99       2.003       127.3       48.69
Clock (Combinational)              8.269       19.08     0.05557       27.41       10.48
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              176.8       80.96       3.734       261.5         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      176.8       80.96       3.734       261.5         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                8.269       19.08     0.05557       27.41       10.48
-----------------------------------------------------------------------------------------
Total                              8.269       19.08     0.05557       27.41       10.48
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_10 (CKBD16): 	    0.1618
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U543 (FA1D4): 	 0.0002648
* 		Total Cap: 	4.41088e-10 F
* 		Total instances in design: 113099
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 63152
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1524.00MB/1524.00MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.625  TNS Slack -1176.461 Density 99.38
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    99.38%|        -|  -0.625|-1176.461|   0:00:00.0| 2001.0M|
|    99.38%|        0|  -0.625|-1176.461|   0:00:04.0| 2001.0M|
|    99.38%|        0|  -0.625|-1176.461|   0:00:31.0| 2001.0M|
|    99.36%|       64|  -0.625|-1176.463|   0:00:17.0| 1995.4M|
|    99.35%|        6|  -0.625|-1176.463|   0:00:01.0| 1995.4M|
|    99.35%|        2|  -0.625|-1176.463|   0:00:00.0| 1995.4M|
|    99.35%|        2|  -0.625|-1176.463|   0:00:01.0| 1995.4M|
|    99.35%|        2|  -0.625|-1176.463|   0:00:00.0| 1995.4M|
|    98.82%|     4486|  -0.625|-1175.573|   0:00:31.0| 2002.9M|
|    98.81%|       76|  -0.625|-1175.238|   0:00:02.0| 2002.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.625  TNS Slack -1175.238 Density 98.81
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 377 constrained nets 
Layer 7 has 601 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:01:29) (real = 0:01:29) **
Executing incremental physical updates
*** Starting refinePlace (0:51:56 mem=1968.5M) ***
Total net bbox length = 1.164e+06 (5.230e+05 6.405e+05) (ext = 4.118e+04)
Density distribution unevenness ratio = 2.258%
Density distribution unevenness ratio = 2.111%
Move report: Timing Driven Placement moves 73296 insts, mean move: 0.78 um, max move: 38.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1291): (350.80, 357.40) --> (365.40, 380.80)
	Runtime: CPU: 0:00:13.0 REAL: 0:00:13.0 MEM: 1968.5MB
Density distribution unevenness ratio = 2.116%
Move report: Detail placement moves 106138 insts, mean move: 3.64 um, max move: 121.40 um
	Max move on inst (core_instance/qmem_instance/FE_OFC3226_n953): (79.00, 533.80) --> (81.60, 652.60)
	Runtime: CPU: 0:00:05.0 REAL: 0:00:04.0 MEM: 1911.3MB
Summary Report:
Instances move: 48225 (out of 49639 movable)
Mean displacement: 3.66 um
Max displacement: 121.40 um (Instance: core_instance/qmem_instance/FE_OFC3226_n953) (79, 533.8) -> (81.6, 652.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 1.280e+06 (5.903e+05 6.899e+05) (ext = 4.094e+04)
Runtime: CPU: 0:00:18.0 REAL: 0:00:17.0 MEM: 1911.3MB
*** Finished refinePlace (0:52:14 mem=1911.3M) ***
Checking setup slack degradation ...
Info: 229 nets with fixed/cover wires excluded.
Info: 377 clock nets excluded from IPO operation.
Info: 229 nets with fixed/cover wires excluded.
Info: 377 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.625|   -0.625|-1175.238|-1175.238|    98.81%|   0:00:00.0| 2041.0M|   WC_VIEW|  default| out[154]                                           |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2041.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2041.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 377 constrained nets 
Layer 7 has 601 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1653.38MB/1653.38MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1653.38MB/1653.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1653.38MB/1653.38MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 18:28:26 (2025-Mar-13 01:28:26 GMT)
2025-Mar-12 18:28:26 (2025-Mar-13 01:28:26 GMT): 10%
2025-Mar-12 18:28:26 (2025-Mar-13 01:28:26 GMT): 20%
2025-Mar-12 18:28:26 (2025-Mar-13 01:28:26 GMT): 30%
2025-Mar-12 18:28:26 (2025-Mar-13 01:28:26 GMT): 40%
2025-Mar-12 18:28:26 (2025-Mar-13 01:28:26 GMT): 50%
2025-Mar-12 18:28:26 (2025-Mar-13 01:28:26 GMT): 60%
2025-Mar-12 18:28:26 (2025-Mar-13 01:28:26 GMT): 70%
2025-Mar-12 18:28:27 (2025-Mar-13 01:28:27 GMT): 80%
2025-Mar-12 18:28:27 (2025-Mar-13 01:28:27 GMT): 90%

Finished Levelizing
2025-Mar-12 18:28:27 (2025-Mar-13 01:28:27 GMT)

Starting Activity Propagation
2025-Mar-12 18:28:27 (2025-Mar-13 01:28:27 GMT)
2025-Mar-12 18:28:27 (2025-Mar-13 01:28:27 GMT): 10%
2025-Mar-12 18:28:28 (2025-Mar-13 01:28:28 GMT): 20%

Finished Activity Propagation
2025-Mar-12 18:28:28 (2025-Mar-13 01:28:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1653.38MB/1653.38MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 18:28:28 (2025-Mar-13 01:28:28 GMT)
 ... Calculating switching power
2025-Mar-12 18:28:29 (2025-Mar-13 01:28:29 GMT): 10%
2025-Mar-12 18:28:29 (2025-Mar-13 01:28:29 GMT): 20%
2025-Mar-12 18:28:29 (2025-Mar-13 01:28:29 GMT): 30%
2025-Mar-12 18:28:29 (2025-Mar-13 01:28:29 GMT): 40%
2025-Mar-12 18:28:29 (2025-Mar-13 01:28:29 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 18:28:30 (2025-Mar-13 01:28:30 GMT): 60%
2025-Mar-12 18:28:32 (2025-Mar-13 01:28:32 GMT): 70%
2025-Mar-12 18:28:33 (2025-Mar-13 01:28:33 GMT): 80%
2025-Mar-12 18:28:34 (2025-Mar-13 01:28:34 GMT): 90%

Finished Calculating power
2025-Mar-12 18:28:34 (2025-Mar-13 01:28:34 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1653.38MB/1653.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1653.38MB/1653.38MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=1653.38MB/1653.38MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 18:28:34 (2025-Mar-13 01:28:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.79075330 	   67.6382%
Total Switching Power:      80.45914940 	   30.9579%
Total Leakage Power:         3.64883755 	    1.4039%
Total Power:               259.89873989
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.31       5.848       0.737       105.9       40.75
Macro                                  0           0      0.9379      0.9379      0.3609
IO                                     0           0   1.824e-05   1.824e-05   7.018e-06
Combinational                      68.21       55.53       1.918       125.7       48.35
Clock (Combinational)              8.269       19.08     0.05557       27.41       10.55
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.8       80.46       3.649       259.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.8       80.46       3.649       259.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                8.269       19.08     0.05557       27.41       10.55
-----------------------------------------------------------------------------------------
Total                              8.269       19.08     0.05557       27.41       10.55
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_10 (CKBD16): 	    0.1618
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U543 (FA1D4): 	 0.0002648
* 		Total Cap: 	4.36213e-10 F
* 		Total instances in design: 113019
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 63152
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1653.38MB/1653.38MB)

*** Finished Leakage Power Optimization (cpu=0:02:04, real=0:02:04, mem=1869.30M, totSessionCpu=0:52:31).
Extraction called for design 'fullchip' of instances=113019 and nets=54601 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 1848.348M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1934.14 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:08.3  real=0:00:09.0  mem= 1934.1M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1568.96MB/1568.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1569.48MB/1569.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1569.48MB/1569.48MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-12 18:28:47 (2025-Mar-13 01:28:47 GMT)
2025-Mar-12 18:28:47 (2025-Mar-13 01:28:47 GMT): 10%
2025-Mar-12 18:28:48 (2025-Mar-13 01:28:48 GMT): 20%

Finished Activity Propagation
2025-Mar-12 18:28:48 (2025-Mar-13 01:28:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1570.12MB/1570.12MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 18:28:48 (2025-Mar-13 01:28:48 GMT)
 ... Calculating switching power
2025-Mar-12 18:28:49 (2025-Mar-13 01:28:49 GMT): 10%
2025-Mar-12 18:28:49 (2025-Mar-13 01:28:49 GMT): 20%
2025-Mar-12 18:28:49 (2025-Mar-13 01:28:49 GMT): 30%
2025-Mar-12 18:28:49 (2025-Mar-13 01:28:49 GMT): 40%
2025-Mar-12 18:28:49 (2025-Mar-13 01:28:49 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 18:28:50 (2025-Mar-13 01:28:50 GMT): 60%
2025-Mar-12 18:28:52 (2025-Mar-13 01:28:52 GMT): 70%
2025-Mar-12 18:28:53 (2025-Mar-13 01:28:53 GMT): 80%
2025-Mar-12 18:28:54 (2025-Mar-13 01:28:54 GMT): 90%

Finished Calculating power
2025-Mar-12 18:28:55 (2025-Mar-13 01:28:55 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:06, mem(process/total)=1570.12MB/1570.12MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1570.12MB/1570.12MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:08, mem(process/total)=1570.12MB/1570.12MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 18:28:55 (2025-Mar-13 01:28:55 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.79039936 	   67.6381%
Total Switching Power:      80.45914940 	   30.9579%
Total Leakage Power:         3.64883755 	    1.4039%
Total Power:               259.89838596
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.31       5.848       0.737       105.9       40.75
Macro                                  0           0      0.9379      0.9379      0.3609
IO                                     0           0   1.824e-05   1.824e-05   7.018e-06
Combinational                      68.21       55.53       1.918       125.7       48.35
Clock (Combinational)              8.269       19.08     0.05557       27.41       10.55
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.8       80.46       3.649       259.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.8       80.46       3.649       259.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                8.269       19.08     0.05557       27.41       10.55
-----------------------------------------------------------------------------------------
Total                              8.269       19.08     0.05557       27.41       10.55
-----------------------------------------------------------------------------------------
Total leakage power = 3.64884 mW
Cell usage statistics:  
Library tcbn65gpluswc , 113019 cells ( 100.000000%) , 3.64884 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total)=1574.88MB/1574.88MB)


Output file is ./timingReports/fullchip_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:09:49, real = 0:09:47, mem = 1869.3M, totSessionCpu=0:52:52 **
** Profile ** Start :  cpu=0:00:00.0, mem=1869.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1869.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1879.3M
** Profile ** Total reports :  cpu=0:00:01.2, mem=1871.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1871.3M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.625  | -0.506  | -0.625  |
|           TNS (ns):| -1176.0 | -1106.6 | -69.391 |
|    Violating Paths:|  4434   |  4274   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.473%
       (98.812% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1871.3M
**optDesign ... cpu = 0:09:52, real = 0:09:49, mem = 1869.3M, totSessionCpu=0:52:55 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          12  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
*** Message Summary: 23 warning(s), 12 error(s)

**ccopt_design ... cpu = 0:13:16, real = 0:13:14, mem = 1805.9M, totSessionCpu=0:52:55 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1811.9M, totSessionCpu=0:52:57 **
*** Change effort level medium to high ***
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1811.9M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 625
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 625
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:52:58 mem=1811.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:00:20.0 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:10.1 real=0:00:10.0 totSessionCpu=0:00:20.1 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
Done building hold timer [154242 node(s), 265057 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.7 real=0:00:14.0 totSessionCpu=0:00:24.7 mem=0.0M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:16.3 real=0:00:17.0 totSessionCpu=0:53:14 mem=1811.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1811.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1819.9M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1838.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1838.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1838.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.625  | -0.506  | -0.625  |
|           TNS (ns):| -1176.0 | -1106.6 | -69.391 |
|    Violating Paths:|  4434   |  4274   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.308  | -0.207  | -0.308  |
|           TNS (ns):|-912.855 | -36.093 |-890.729 |
|    Violating Paths:|  7844   |   720   |  7416   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.473%
       (98.812% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:23, real = 0:00:24, mem = 1847.5M, totSessionCpu=0:53:20 **
*info: Run optDesign holdfix with 1 thread.
Info: 229 nets with fixed/cover wires excluded.
Info: 377 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:23.1 real=0:00:24.0 totSessionCpu=0:53:21 mem=2071.0M density=98.812% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3078
      TNS :    -912.8532
      #VP :         7843
  Density :      98.812%
------------------------------------------------------------------------------------------
 cpu=0:00:24.0 real=0:00:25.0 totSessionCpu=0:53:22 mem=2071.0M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3078
      TNS :    -912.8532
      #VP :         7843
  Density :      98.812%
------------------------------------------------------------------------------------------
 cpu=0:00:24.3 real=0:00:25.0 totSessionCpu=0:53:22 mem=2071.0M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:24.7 real=0:00:25.0 totSessionCpu=0:53:22 mem=2071.0M density=98.812% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 8671 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post CTS Hold Fixing (cpu=0:00:25.0 real=0:00:26.0 totSessionCpu=0:53:23 mem=2071.0M density=98.812%) ***
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:26, real = 0:00:27, mem = 1865.8M, totSessionCpu=0:53:23 **
** Profile ** Start :  cpu=0:00:00.0, mem=1865.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=1865.8M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:06.1 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:00:34.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:0-2:0-8.-5, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:10.5, mem=1875.8M
** Profile ** Total reports :  cpu=0:00:01.3, mem=1867.8M
** Profile ** DRVs :  cpu=0:00:00.9, mem=1867.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.625  | -0.506  | -0.625  |
|           TNS (ns):| -1176.0 | -1106.6 | -69.391 |
|    Violating Paths:|  4434   |  4274   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.308  | -0.207  | -0.308  |
|           TNS (ns):|-912.855 | -36.093 |-890.729 |
|    Violating Paths:|  7844   |   720   |  7416   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.473%
       (98.812% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1867.8M
**optDesign ... cpu = 0:00:39, real = 0:00:41, mem = 1865.8M, totSessionCpu=0:53:36 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.3622 in cts.enc.dat/scheduling_file.cts
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:02.0 mem=1865.8M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat.tmp/fullchip.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1494.23 (MB), peak = 1696.44 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1812.7M, init mem=1812.7M)
*info: Placed = 113019         (Fixed = 228)
*info: Unplaced = 0           
Placement Density:98.81%(450613/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=1812.7M)
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (229) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1812.7M) ***
#Start route 377 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 12 18:31:20 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_122_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 417.300 515.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 418.100 513.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 416.300 511.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_125_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 414.100 520.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_122_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 410.500 522.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_68_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 409.300 523.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_71_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 410.900 529.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_123_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 413.500 527.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_126_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 408.500 525.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 404.700 523.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_70_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 401.700 529.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_124_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 397.900 540.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 379.900 543.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 378.500 540.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 404.100 536.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 397.700 536.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_124_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 401.300 533.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 390.700 533.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 398.700 531.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_ connects to NET core_instance/mac_array_instance/CTS_114 at location ( 394.100 531.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_114 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_113 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_112 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/CTS_19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_111 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_110 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_108 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_107 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_106 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_105 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_104 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_103 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_5__fifo_instance/CTS_17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 54599 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1522.36 (MB), peak = 1696.44 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 416.875 88.110 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 407.475 86.690 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 402.075 88.110 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 410.075 101.090 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 415.475 84.510 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 402.275 86.690 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 422.675 88.110 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 397.075 86.690 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 386.875 88.110 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 393.275 72.290 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 384.075 73.710 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 410.675 72.290 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 405.475 72.290 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 392.675 73.710 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 386.875 93.890 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 392.875 95.310 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 374.075 79.490 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 418.275 79.490 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 404.675 79.490 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 421.875 84.510 ) on M1 for NET core_instance/CTS_297. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#221 routed nets are extracted.
#    218 (0.40%) extracted nets are partially routed.
#8 routed nets are imported.
#148 (0.27%) nets are without wires.
#54224 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 54601.
#
#Number of eco nets is 218
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 12 18:31:28 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 12 18:31:29 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.26%
#  Metal 2        V        3394          84       53824     0.86%
#  Metal 3        H        3474           0       53824     0.17%
#  Metal 4        V        2136        1342       53824     0.00%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21088       5.41%  430592    11.91%
#
#  377 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1531.92 (MB), peak = 1696.44 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1543.45 (MB), peak = 1696.44 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1546.96 (MB), peak = 1696.44 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.18 (MB), peak = 1696.44 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 181 (skipped).
#Total number of nets with skipped attribute = 54043 (skipped).
#Total number of routable nets = 377.
#Total number of nets in the design = 54601.
#
#366 routable nets have only global wires.
#11 routable nets have only detail routed wires.
#54043 skipped nets have only detail routed wires.
#366 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#11 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                366               0  
#------------------------------------------------
#        Total                366               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                377                677           53366  
#-------------------------------------------------------------------
#        Total                377                677           53366  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 82159 um.
#Total half perimeter of net bounding box = 25807 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 1560 um.
#Total wire length on LAYER M3 = 46835 um.
#Total wire length on LAYER M4 = 33442 um.
#Total wire length on LAYER M5 = 318 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 36004
#Total number of multi-cut vias = 185 (  0.5%)
#Total number of single cut vias = 35819 ( 99.5%)
#Up-Via Summary (total 36004):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12304 ( 98.5%)       185 (  1.5%)      12489
#  Metal 2       11403 (100.0%)         0 (  0.0%)      11403
#  Metal 3       11910 (100.0%)         0 (  0.0%)      11910
#  Metal 4         202 (100.0%)         0 (  0.0%)        202
#-----------------------------------------------------------
#                35819 ( 99.5%)       185 (  0.5%)      36004 
#
#Total number of involved priority nets 366
#Maximum src to sink distance for priority net 384.5
#Average of max src_to_sink distance for priority net 67.7
#Average of ave src_to_sink distance for priority net 40.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1547.18 (MB), peak = 1696.44 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1535.66 (MB), peak = 1696.44 (MB)
#Start Track Assignment.
#Done with 4785 horizontal wires in 2 hboxes and 2315 vertical wires in 2 hboxes.
#Done with 138 horizontal wires in 2 hboxes and 35 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 86133 um.
#Total half perimeter of net bounding box = 25807 um.
#Total wire length on LAYER M1 = 3619 um.
#Total wire length on LAYER M2 = 1563 um.
#Total wire length on LAYER M3 = 46942 um.
#Total wire length on LAYER M4 = 33629 um.
#Total wire length on LAYER M5 = 380 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34942
#Total number of multi-cut vias = 185 (  0.5%)
#Total number of single cut vias = 34757 ( 99.5%)
#Up-Via Summary (total 34942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       11813 ( 98.5%)       185 (  1.5%)      11998
#  Metal 2       10908 (100.0%)         0 (  0.0%)      10908
#  Metal 3       11840 (100.0%)         0 (  0.0%)      11840
#  Metal 4         196 (100.0%)         0 (  0.0%)        196
#-----------------------------------------------------------
#                34757 ( 99.5%)       185 (  0.5%)      34942 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1560.30 (MB), peak = 1696.44 (MB)
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 46.37 (MB)
#Total memory = 1560.30 (MB)
#Peak memory = 1696.44 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 7.2% of the total area was rechecked for DRC, and 68.0% required routing.
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            1        1
#	Totals        1        1
#110210 out of 113019 instances need to be verified(marked ipoed).
#    number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        1        2
#	Totals        1        1        2
#cpu time = 00:01:49, elapsed time = 00:01:49, memory = 1581.27 (MB), peak = 1696.44 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1557.27 (MB), peak = 1696.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 71669 um.
#Total half perimeter of net bounding box = 25807 um.
#Total wire length on LAYER M1 = 2 um.
#Total wire length on LAYER M2 = 9605 um.
#Total wire length on LAYER M3 = 38396 um.
#Total wire length on LAYER M4 = 23662 um.
#Total wire length on LAYER M5 = 5 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 31448
#Total number of multi-cut vias = 357 (  1.1%)
#Total number of single cut vias = 31091 ( 98.9%)
#Up-Via Summary (total 31448):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       12219 ( 97.2%)       357 (  2.8%)      12576
#  Metal 2       11301 (100.0%)         0 (  0.0%)      11301
#  Metal 3        7565 (100.0%)         0 (  0.0%)       7565
#  Metal 4           6 (100.0%)         0 (  0.0%)          6
#-----------------------------------------------------------
#                31091 ( 98.9%)       357 (  1.1%)      31448 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:50
#Elapsed time = 00:01:50
#Increased memory = -11.38 (MB)
#Total memory = 1548.92 (MB)
#Peak memory = 1696.44 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:50
#Elapsed time = 00:01:50
#Increased memory = -11.38 (MB)
#Total memory = 1548.92 (MB)
#Peak memory = 1696.44 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:02:04
#Elapsed time = 00:02:04
#Increased memory = -14.07 (MB)
#Total memory = 1488.60 (MB)
#Peak memory = 1696.44 (MB)
#Number of warnings = 63
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 18:33:24 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 12 18:33:24 2025
#
#Generating timing data, please wait...
#54420 total nets, 377 already routed, 377 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1891.35 CPU=0:00:06.5 REAL=0:00:07.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1469.28 (MB), peak = 1696.44 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_3622.tif.gz ...
#Read in timing information for 331 ports, 49867 instances from timing file .timing_file_3622.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 54599 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#673/54420 = 1% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1468.11 (MB), peak = 1696.44 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 12 18:33:46 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 12 18:33:47 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.26%
#  Metal 2        V        3394          84       53824     0.86%
#  Metal 3        H        3474           0       53824     0.17%
#  Metal 4        V        2136        1342       53824     0.00%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21088       5.41%  430592    11.91%
#
#  377 nets (0.69%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1477.02 (MB), peak = 1696.44 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.04 (MB), peak = 1696.44 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1512.10 (MB), peak = 1696.44 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1516.13 (MB), peak = 1696.44 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1567.88 (MB), peak = 1696.44 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 181 (skipped).
#Total number of routable nets = 54420.
#Total number of nets in the design = 54601.
#
#54043 routable nets have only global wires.
#377 routable nets have only detail routed wires.
#677 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#377 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#------------------------------------------------
#        Rules   Misc Constraints   Unconstrained  
#------------------------------------------------
#      Default                677           53366  
#------------------------------------------------
#        Total                677           53366  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                377                677           53366  
#-------------------------------------------------------------------
#        Total                377                677           53366  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1025(1.92%)    183(0.34%)     21(0.04%)      3(0.01%)   (2.31%)
#   Metal 3      2(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4     13(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1040(0.27%)    183(0.05%)     21(0.01%)      3(0.00%)   (0.33%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#  Overflow after GR: 0.00% H + 0.58% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1475086 um.
#Total half perimeter of net bounding box = 1340762 um.
#Total wire length on LAYER M1 = 458 um.
#Total wire length on LAYER M2 = 283646 um.
#Total wire length on LAYER M3 = 439878 um.
#Total wire length on LAYER M4 = 305360 um.
#Total wire length on LAYER M5 = 206930 um.
#Total wire length on LAYER M6 = 112677 um.
#Total wire length on LAYER M7 = 53064 um.
#Total wire length on LAYER M8 = 73074 um.
#Total number of vias = 425240
#Total number of multi-cut vias = 357 (  0.1%)
#Total number of single cut vias = 424883 ( 99.9%)
#Up-Via Summary (total 425240):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      179902 ( 99.8%)       357 (  0.2%)     180259
#  Metal 2      145402 (100.0%)         0 (  0.0%)     145402
#  Metal 3       46908 (100.0%)         0 (  0.0%)      46908
#  Metal 4       22158 (100.0%)         0 (  0.0%)      22158
#  Metal 5       13428 (100.0%)         0 (  0.0%)      13428
#  Metal 6        8872 (100.0%)         0 (  0.0%)       8872
#  Metal 7        8213 (100.0%)         0 (  0.0%)       8213
#-----------------------------------------------------------
#               424883 ( 99.9%)       357 (  0.1%)     425240 
#
#Max overcon = 10 tracks.
#Total overcon = 0.33%.
#Worst layer Gcell overcon rate = 0.02%.
#cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1568.09 (MB), peak = 1696.44 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.29 (MB), peak = 1696.44 (MB)
#Start Track Assignment.
#Done with 96733 horizontal wires in 2 hboxes and 86217 vertical wires in 2 hboxes.
#Done with 18645 horizontal wires in 2 hboxes and 16048 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1547286 um.
#Total half perimeter of net bounding box = 1340762 um.
#Total wire length on LAYER M1 = 45761 um.
#Total wire length on LAYER M2 = 281212 um.
#Total wire length on LAYER M3 = 462393 um.
#Total wire length on LAYER M4 = 307151 um.
#Total wire length on LAYER M5 = 209896 um.
#Total wire length on LAYER M6 = 113499 um.
#Total wire length on LAYER M7 = 53549 um.
#Total wire length on LAYER M8 = 73824 um.
#Total number of vias = 425240
#Total number of multi-cut vias = 357 (  0.1%)
#Total number of single cut vias = 424883 ( 99.9%)
#Up-Via Summary (total 425240):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      179902 ( 99.8%)       357 (  0.2%)     180259
#  Metal 2      145402 (100.0%)         0 (  0.0%)     145402
#  Metal 3       46908 (100.0%)         0 (  0.0%)      46908
#  Metal 4       22158 (100.0%)         0 (  0.0%)      22158
#  Metal 5       13428 (100.0%)         0 (  0.0%)      13428
#  Metal 6        8872 (100.0%)         0 (  0.0%)       8872
#  Metal 7        8213 (100.0%)         0 (  0.0%)       8213
#-----------------------------------------------------------
#               424883 ( 99.9%)       357 (  0.1%)     425240 
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1544.05 (MB), peak = 1696.44 (MB)
#
#Cpu time = 00:00:55
#Elapsed time = 00:00:55
#Increased memory = 81.83 (MB)
#Total memory = 1544.05 (MB)
#Peak memory = 1696.44 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 708
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
#	M1          209       59       91       77        7        0      443
#	M2          131       78       53        0        0        0      262
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        1        0        0        2        3
#	Totals      340      137      145       77        7        2      708
#cpu time = 00:09:29, elapsed time = 00:09:28, memory = 1583.49 (MB), peak = 1696.44 (MB)
#start 1st optimization iteration ...
#    number of violations = 508
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1          102       38       73        8        1        0      222
#	M2           82       38      132       20        0       14      286
#	Totals      184       76      205       28        1       14      508
#    number of process antenna violations = 19
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1548.21 (MB), peak = 1696.44 (MB)
#start 2nd optimization iteration ...
#    number of violations = 462
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
#	M1           90       30       64        0        1        0      185
#	M2           99       35      107       22        0       14      277
#	Totals      189       65      171       22        1       14      462
#    number of process antenna violations = 19
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1550.14 (MB), peak = 1696.44 (MB)
#start 3rd optimization iteration ...
#    number of violations = 101
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        0        0        0        1        0        1
#	M2           14        2       48       22        1       13      100
#	Totals       14        2       48       22        2       13      101
#    number of process antenna violations = 19
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1552.17 (MB), peak = 1696.44 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 19
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1550.18 (MB), peak = 1696.44 (MB)
#start 5th optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            1        1
#	Totals        1        1
#    number of process antenna violations = 19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1547.53 (MB), peak = 1696.44 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1560.16 (MB), peak = 1696.44 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.95 (MB), peak = 1696.44 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1554265 um.
#Total half perimeter of net bounding box = 1340762 um.
#Total wire length on LAYER M1 = 1258 um.
#Total wire length on LAYER M2 = 334646 um.
#Total wire length on LAYER M3 = 476421 um.
#Total wire length on LAYER M4 = 315727 um.
#Total wire length on LAYER M5 = 201464 um.
#Total wire length on LAYER M6 = 119521 um.
#Total wire length on LAYER M7 = 40704 um.
#Total wire length on LAYER M8 = 64524 um.
#Total number of vias = 445603
#Total number of multi-cut vias = 5993 (  1.3%)
#Total number of single cut vias = 439610 ( 98.7%)
#Up-Via Summary (total 445603):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      182931 ( 98.8%)      2284 (  1.2%)     185215
#  Metal 2      174057 (100.0%)         0 (  0.0%)     174057
#  Metal 3       49158 (100.0%)         0 (  0.0%)      49158
#  Metal 4       18909 (100.0%)         0 (  0.0%)      18909
#  Metal 5        5761 ( 60.8%)      3709 ( 39.2%)       9470
#  Metal 6        4538 (100.0%)         0 (  0.0%)       4538
#  Metal 7        4256 (100.0%)         0 (  0.0%)       4256
#-----------------------------------------------------------
#               439610 ( 98.7%)      5993 (  1.3%)     445603 
#
#Total number of DRC violations = 0
#Cpu time = 00:10:16
#Elapsed time = 00:10:16
#Increased memory = -13.41 (MB)
#Total memory = 1530.64 (MB)
#Peak memory = 1696.44 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1532.40 (MB), peak = 1696.44 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1554265 um.
#Total half perimeter of net bounding box = 1340762 um.
#Total wire length on LAYER M1 = 1258 um.
#Total wire length on LAYER M2 = 334646 um.
#Total wire length on LAYER M3 = 476421 um.
#Total wire length on LAYER M4 = 315727 um.
#Total wire length on LAYER M5 = 201464 um.
#Total wire length on LAYER M6 = 119521 um.
#Total wire length on LAYER M7 = 40704 um.
#Total wire length on LAYER M8 = 64524 um.
#Total number of vias = 445603
#Total number of multi-cut vias = 5993 (  1.3%)
#Total number of single cut vias = 439610 ( 98.7%)
#Up-Via Summary (total 445603):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      182931 ( 98.8%)      2284 (  1.2%)     185215
#  Metal 2      174057 (100.0%)         0 (  0.0%)     174057
#  Metal 3       49158 (100.0%)         0 (  0.0%)      49158
#  Metal 4       18909 (100.0%)         0 (  0.0%)      18909
#  Metal 5        5761 ( 60.8%)      3709 ( 39.2%)       9470
#  Metal 6        4538 (100.0%)         0 (  0.0%)       4538
#  Metal 7        4256 (100.0%)         0 (  0.0%)       4256
#-----------------------------------------------------------
#               439610 ( 98.7%)      5993 (  1.3%)     445603 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 12 18:44:59 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1532.40 (MB), peak = 1696.44 (MB)
#
#Start Post Route Wire Spread.
#Done with 17435 horizontal wires in 4 hboxes and 14821 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1568083 um.
#Total half perimeter of net bounding box = 1340762 um.
#Total wire length on LAYER M1 = 1258 um.
#Total wire length on LAYER M2 = 336845 um.
#Total wire length on LAYER M3 = 481370 um.
#Total wire length on LAYER M4 = 318858 um.
#Total wire length on LAYER M5 = 203214 um.
#Total wire length on LAYER M6 = 120075 um.
#Total wire length on LAYER M7 = 41097 um.
#Total wire length on LAYER M8 = 65366 um.
#Total number of vias = 445603
#Total number of multi-cut vias = 5993 (  1.3%)
#Total number of single cut vias = 439610 ( 98.7%)
#Up-Via Summary (total 445603):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      182931 ( 98.8%)      2284 (  1.2%)     185215
#  Metal 2      174057 (100.0%)         0 (  0.0%)     174057
#  Metal 3       49158 (100.0%)         0 (  0.0%)      49158
#  Metal 4       18909 (100.0%)         0 (  0.0%)      18909
#  Metal 5        5761 ( 60.8%)      3709 ( 39.2%)       9470
#  Metal 6        4538 (100.0%)         0 (  0.0%)       4538
#  Metal 7        4256 (100.0%)         0 (  0.0%)       4256
#-----------------------------------------------------------
#               439610 ( 98.7%)      5993 (  1.3%)     445603 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1612.07 (MB), peak = 1696.44 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1568083 um.
#Total half perimeter of net bounding box = 1340762 um.
#Total wire length on LAYER M1 = 1258 um.
#Total wire length on LAYER M2 = 336845 um.
#Total wire length on LAYER M3 = 481370 um.
#Total wire length on LAYER M4 = 318858 um.
#Total wire length on LAYER M5 = 203214 um.
#Total wire length on LAYER M6 = 120075 um.
#Total wire length on LAYER M7 = 41097 um.
#Total wire length on LAYER M8 = 65366 um.
#Total number of vias = 445603
#Total number of multi-cut vias = 5993 (  1.3%)
#Total number of single cut vias = 439610 ( 98.7%)
#Up-Via Summary (total 445603):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      182931 ( 98.8%)      2284 (  1.2%)     185215
#  Metal 2      174057 (100.0%)         0 (  0.0%)     174057
#  Metal 3       49158 (100.0%)         0 (  0.0%)      49158
#  Metal 4       18909 (100.0%)         0 (  0.0%)      18909
#  Metal 5        5761 ( 60.8%)      3709 ( 39.2%)       9470
#  Metal 6        4538 (100.0%)         0 (  0.0%)       4538
#  Metal 7        4256 (100.0%)         0 (  0.0%)       4256
#-----------------------------------------------------------
#               439610 ( 98.7%)      5993 (  1.3%)     445603 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1596.40 (MB), peak = 1696.44 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:01:06, elapsed time = 00:01:06, memory = 1570.34 (MB), peak = 1696.44 (MB)
#    number of violations = 0
#cpu time = 00:01:31, elapsed time = 00:01:31, memory = 1571.36 (MB), peak = 1696.44 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 289
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 377
#Total wire length = 1568083 um.
#Total half perimeter of net bounding box = 1340762 um.
#Total wire length on LAYER M1 = 1258 um.
#Total wire length on LAYER M2 = 336845 um.
#Total wire length on LAYER M3 = 481370 um.
#Total wire length on LAYER M4 = 318858 um.
#Total wire length on LAYER M5 = 203214 um.
#Total wire length on LAYER M6 = 120075 um.
#Total wire length on LAYER M7 = 41097 um.
#Total wire length on LAYER M8 = 65366 um.
#Total number of vias = 445603
#Total number of multi-cut vias = 315420 ( 70.8%)
#Total number of single cut vias = 130183 ( 29.2%)
#Up-Via Summary (total 445603):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125022 ( 67.5%)     60193 ( 32.5%)     185215
#  Metal 2        2646 (  1.5%)    171411 ( 98.5%)     174057
#  Metal 3         753 (  1.5%)     48405 ( 98.5%)      49158
#  Metal 4         523 (  2.8%)     18386 ( 97.2%)      18909
#  Metal 5         108 (  1.1%)      9362 ( 98.9%)       9470
#  Metal 6         552 ( 12.2%)      3986 ( 87.8%)       4538
#  Metal 7         579 ( 13.6%)      3677 ( 86.4%)       4256
#-----------------------------------------------------------
#               130183 ( 29.2%)    315420 ( 70.8%)     445603 
#
#detailRoute Statistics:
#Cpu time = 00:12:44
#Elapsed time = 00:12:43
#Increased memory = 24.79 (MB)
#Total memory = 1568.84 (MB)
#Peak memory = 1696.44 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:14:00
#Elapsed time = 00:13:59
#Increased memory = -17.73 (MB)
#Total memory = 1470.87 (MB)
#Peak memory = 1696.44 (MB)
#Number of warnings = 0
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 18:47:23 2025
#
#routeDesign: cpu time = 00:16:04, elapsed time = 00:16:03, memory = 1470.87 (MB), peak = 1696.44 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113019 and nets=54601 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1862.9M)
Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 1935.0M)
Extracted 20.0002% (CPU Time= 0:00:02.3  MEM= 1935.0M)
Extracted 30.0002% (CPU Time= 0:00:02.8  MEM= 1935.0M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 1939.0M)
Extracted 50.0002% (CPU Time= 0:00:05.3  MEM= 1939.0M)
Extracted 60.0002% (CPU Time= 0:00:06.0  MEM= 1939.0M)
Extracted 70.0003% (CPU Time= 0:00:06.4  MEM= 1939.0M)
Extracted 80.0003% (CPU Time= 0:00:07.0  MEM= 1939.0M)
Extracted 90.0002% (CPU Time= 0:00:07.9  MEM= 1939.0M)
Extracted 100% (CPU Time= 0:00:09.8  MEM= 1939.0M)
Number of Extracted Resistors     : 1164826
Number of Extracted Ground Cap.   : 1137694
Number of Extracted Coupling Cap. : 2006352
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1903.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.3  Real Time: 0:00:12.0  MEM: 1903.012M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1898.3M, totSessionCpu=1:10:13 **
#Created 847 library cell signatures
#Created 54601 NETS and 0 SPECIALNETS signatures
#Created 113020 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1503.92 (MB), peak = 1696.44 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1503.93 (MB), peak = 1696.44 (MB)
Begin checking placement ... (start mem=1899.6M, init mem=1899.6M)
*info: Placed = 113019         (Fixed = 228)
*info: Unplaced = 0           
Placement Density:98.81%(450613/456030)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1899.6M)
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 49867

Instance distribution across the VT partitions:

 LVT : inst = 20341 (40.8%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 20341 (40.8%)

 HVT : inst = 29502 (59.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 29502 (59.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113019 and nets=54601 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1891.6M)
Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 1947.6M)
Extracted 20.0002% (CPU Time= 0:00:02.3  MEM= 1947.6M)
Extracted 30.0002% (CPU Time= 0:00:02.8  MEM= 1947.6M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 1951.7M)
Extracted 50.0002% (CPU Time= 0:00:05.3  MEM= 1951.7M)
Extracted 60.0002% (CPU Time= 0:00:06.1  MEM= 1951.7M)
Extracted 70.0003% (CPU Time= 0:00:06.5  MEM= 1951.7M)
Extracted 80.0003% (CPU Time= 0:00:07.1  MEM= 1951.7M)
Extracted 90.0002% (CPU Time= 0:00:08.0  MEM= 1951.7M)
Extracted 100% (CPU Time= 0:00:10.0  MEM= 1951.7M)
Number of Extracted Resistors     : 1164826
Number of Extracted Ground Cap.   : 1137694
Number of Extracted Coupling Cap. : 2006352
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 1931.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.5  Real Time: 0:00:12.0  MEM: 1931.637M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:08.0 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:11.0 totSessionCpu=0:00:46.9 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:12.9 real=0:00:13.0 totSessionCpu=0:00:46.9 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54601,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2051.51 CPU=0:00:14.9 REAL=0:00:15.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:16.4  real=0:00:16.0  mem= 2051.5M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54601,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2027.55 CPU=0:00:06.6 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.7  real=0:00:07.0  mem= 2027.6M) ***
*** Done Building Timing Graph (cpu=0:00:27.7 real=0:00:27.0 totSessionCpu=1:11:11 mem=2027.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=2027.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2027.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2027.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2027.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.783  | -0.783  | -0.585  |
|           TNS (ns):| -1332.0 | -1268.0 | -64.011 |
|    Violating Paths:|  4848   |  4623   |   225   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.473%
       (98.812% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:00, mem = 1924.7M, totSessionCpu=1:11:13 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 1991.47M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 377 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.78 |          0|          0|          0|  98.81  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.78 |          0|          0|          0|  98.81  |   0:00:00.0|    2239.5M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 377 constrained nets 
Layer 7 has 601 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.7 real=0:00:02.0 mem=2239.5M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 2095.8M, totSessionCpu=1:11:22 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 2095.79M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2095.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2095.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2105.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2105.8M

------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.10min mem=2095.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.783  | -0.783  | -0.585  |
|           TNS (ns):| -1332.0 | -1268.0 | -64.011 |
|    Violating Paths:|  4848   |  4623   |   225   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.473%
       (98.812% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2105.8M
**optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 2095.8M, totSessionCpu=1:11:24 **
*** Timing NOT met, worst failing slack is -0.783
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 377 clock nets excluded from IPO operation.
*info: 377 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.783 TNS Slack -1331.976 Density 98.81
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.783|   -0.783|-1267.965|-1331.976|    98.81%|   0:00:00.0| 2164.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.760|   -0.760|-1258.266|-1322.277|    98.81%|   0:00:00.0| 2164.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_17_/D                                      |
|  -0.743|   -0.743|-1251.062|-1315.073|    98.81%|   0:00:01.0| 2164.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.728|   -0.728|-1250.404|-1314.415|    98.81%|   0:00:00.0| 2164.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.714|   -0.714|-1247.388|-1311.399|    98.81%|   0:00:00.0| 2164.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
|  -0.705|   -0.705|-1245.267|-1309.278|    98.81%|   0:00:00.0| 2167.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.703|   -0.703|-1236.623|-1300.634|    98.81%|   0:00:00.0| 2167.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_13_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 7 and inserted 5 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.639|   -0.639|-1243.294|-1307.229|    98.81%|   0:00:13.0| 2218.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.639|   -0.639|-1243.135|-1307.071|    98.81%|   0:00:00.0| 2218.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.639|   -0.639|-1242.410|-1306.346|    98.81%|   0:00:00.0| 2218.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 0 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.628|   -0.628|-1244.514|-1308.518|    98.81%|   0:00:05.0| 2251.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.628|   -0.628|-1244.665|-1308.669|    98.81%|   0:00:00.0| 2251.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.0 real=0:00:19.0 mem=2251.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.583|   -0.628| -64.004|-1308.669|    98.81%|   0:00:00.0| 2251.1M|   WC_VIEW|  default| out[145]                                           |
|  -0.583|   -0.628| -64.004|-1308.669|    98.81%|   0:00:00.0| 2251.1M|   WC_VIEW|  default| out[145]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2251.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.4 real=0:00:19.0 mem=2251.1M) ***
** GigaOpt Optimizer WNS Slack -0.628 TNS Slack -1308.669 Density 98.81
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 10 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 382 constrained nets 
Layer 7 has 602 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:20.2 real=0:00:20.0 mem=2251.1M) ***
*** Starting refinePlace (1:11:51 mem=2232.0M) ***
Density distribution unevenness ratio = 0.839%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2232.0MB
Summary Report:
Instances move: 0 (out of 49651 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2232.0MB
*** Finished refinePlace (1:11:52 mem=2232.0M) ***
Density distribution unevenness ratio = 0.836%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 382 clock nets excluded from IPO operation.
*info: 382 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.628 TNS Slack -1308.744 Density 98.81
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.628|   -0.628|-1244.740|-1308.744|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.628|   -0.628|-1242.951|-1306.955|    98.81%|   0:00:01.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_17_/D                                      |
|  -0.628|   -0.628|-1240.878|-1304.882|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_14_/D                                       |
|  -0.628|   -0.628|-1232.782|-1296.786|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.628|   -0.628|-1229.486|-1293.490|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_18_/D                                       |
|  -0.628|   -0.628|-1229.342|-1293.347|    98.81%|   0:00:01.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.628|   -0.628|-1228.552|-1292.557|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.628|   -0.628|-1227.648|-1291.652|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.628|   -0.628|-1227.609|-1291.614|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_16_/D                                       |
|  -0.628|   -0.628|-1225.891|-1289.895|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.628|   -0.628|-1224.644|-1288.649|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_18_/D                                       |
|  -0.628|   -0.628|-1219.285|-1283.289|    98.81%|   0:00:01.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_18_/D                                      |
|  -0.628|   -0.628|-1215.665|-1279.669|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.628|   -0.628|-1213.542|-1277.546|    98.81%|   0:00:00.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_18_/D                                       |
|  -0.628|   -0.628|-1209.280|-1273.284|    98.81%|   0:00:01.0| 2233.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_114_/E                            |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 36 and inserted 13 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.631|   -0.631|-1176.060|-1241.706|    98.81%|   0:00:17.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_9_/D                                        |
|  -0.631|   -0.631|-1171.169|-1236.814|    98.81%|   0:00:01.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_55_/D                           |
|  -0.631|   -0.631|-1171.689|-1237.335|    98.81%|   0:00:01.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_10_/D                                       |
|  -0.631|   -0.631|-1171.226|-1236.871|    98.81%|   0:00:00.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_86_/D                           |
|  -0.631|   -0.631|-1171.203|-1236.849|    98.81%|   0:00:01.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_3_/E                              |
|  -0.631|   -0.631|-1170.152|-1235.798|    98.81%|   0:00:01.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_3_/E                              |
|  -0.631|   -0.631|-1170.116|-1235.761|    98.81%|   0:00:00.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_98_/D                           |
|  -0.631|   -0.631|-1168.321|-1233.966|    98.81%|   0:00:00.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.631|   -0.631|-1168.250|-1233.896|    98.81%|   0:00:00.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.631|   -0.631|-1164.798|-1230.444|    98.81%|   0:00:01.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.631|   -0.631|-1164.713|-1230.358|    98.81%|   0:00:00.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_9_/D                                        |
|  -0.631|   -0.631|-1163.458|-1229.104|    98.81%|   0:00:01.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_104_/E                            |
|  -0.631|   -0.631|-1163.289|-1228.934|    98.81%|   0:00:01.0| 2268.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.631|   -0.631|-1163.288|-1228.934|    98.81%|   0:00:01.0| 2287.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_68_/E                             |
|  -0.631|   -0.631|-1163.288|-1228.934|    98.81%|   0:00:02.0| 2287.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_97_/D                           |
|  -0.631|   -0.631|-1163.251|-1228.897|    98.81%|   0:00:00.0| 2287.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_112_/E                            |
|  -0.631|   -0.631|-1163.209|-1228.855|    98.81%|   0:00:01.0| 2287.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_6_/D                                        |
|  -0.631|   -0.631|-1163.109|-1228.755|    98.81%|   0:00:00.0| 2287.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_107_/D                          |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 7 and inserted 17 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.631|   -0.631|-1149.831|-1216.122|    98.81%|   0:00:18.0| 2296.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.631|   -0.631|-1149.817|-1216.108|    98.81%|   0:00:01.0| 2296.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_9_/D                                        |
|  -0.631|   -0.631|-1149.785|-1216.076|    98.81%|   0:00:01.0| 2296.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_65_/D                           |
|  -0.631|   -0.631|-1149.430|-1215.720|    98.81%|   0:00:01.0| 2296.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_52_/E                             |
|  -0.631|   -0.631|-1149.358|-1215.648|    98.81%|   0:00:01.0| 2296.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_11_/D                           |
|  -0.631|   -0.631|-1149.280|-1215.571|    98.81%|   0:00:01.0| 2296.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q14_reg_9_/D                                       |
|  -0.631|   -0.631|-1149.167|-1215.458|    98.81%|   0:00:00.0| 2296.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q2_reg_16_/D                                       |
|  -0.631|   -0.631|-1149.096|-1215.387|    98.81%|   0:00:01.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_6_/D                                        |
|  -0.631|   -0.631|-1148.907|-1215.198|    98.81%|   0:00:00.0| 2296.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_41_/D                           |
|  -0.631|   -0.631|-1148.819|-1215.110|    98.81%|   0:00:01.0| 2296.6M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory12_reg_77_/D |
|  -0.631|   -0.631|-1148.028|-1214.319|    98.81%|   0:00:01.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.631|   -0.631|-1147.854|-1214.145|    98.81%|   0:00:00.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory9_reg_86_/D  |
|  -0.631|   -0.631|-1147.526|-1213.817|    98.81%|   0:00:01.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -0.631|   -0.631|-1147.502|-1213.793|    98.81%|   0:00:00.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_6_/D                                        |
|  -0.631|   -0.631|-1147.060|-1213.351|    98.81%|   0:00:00.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.631|   -0.631|-1147.031|-1213.322|    98.81%|   0:00:00.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_7_/D                                        |
|  -0.631|   -0.631|-1146.873|-1213.164|    98.81%|   0:00:01.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory0_reg_109_/D |
|  -0.631|   -0.631|-1146.864|-1213.155|    98.81%|   0:00:00.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory9_reg_113_/D |
|  -0.631|   -0.631|-1146.864|-1213.155|    98.81%|   0:00:00.0| 2315.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:00 real=0:01:00.0 mem=2315.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.583|   -0.631| -66.291|-1213.155|    98.81%|   0:00:01.0| 2315.7M|   WC_VIEW|  default| out[145]                                           |
|  -0.583|   -0.631| -66.237|-1213.101|    98.81%|   0:00:00.0| 2315.7M|   WC_VIEW|  default| out[156]                                           |
|  -0.583|   -0.631| -66.206|-1213.070|    98.81%|   0:00:00.0| 2315.7M|   WC_VIEW|  default| out[47]                                            |
|  -0.583|   -0.631| -66.035|-1212.899|    98.82%|   0:00:00.0| 2315.7M|   WC_VIEW|  default| out[101]                                           |
|  -0.583|   -0.631| -65.927|-1212.791|    98.82%|   0:00:00.0| 2315.7M|   WC_VIEW|  default| out[83]                                            |
|  -0.583|   -0.631| -65.874|-1212.738|    98.82%|   0:00:00.0| 2315.7M|   WC_VIEW|  default| out[83]                                            |
|  -0.583|   -0.631| -65.874|-1212.738|    98.82%|   0:00:00.0| 2315.7M|   WC_VIEW|  default| out[10]                                            |
|  -0.583|   -0.631| -65.874|-1212.738|    98.82%|   0:00:00.0| 2315.7M|   WC_VIEW|  default| out[91]                                            |
|  -0.583|   -0.631| -65.190|-1212.054|    98.82%|   0:00:00.0| 2315.7M|   WC_VIEW|  default| core_instance/kmem_instance/memory14_reg_11_/D     |
|  -0.583|   -0.631| -64.293|-1211.157|    98.82%|   0:00:00.0| 2315.7M|   WC_VIEW|  default| core_instance/psum_mem_instance/Q_reg_24_/D        |
|  -0.583|   -0.631| -64.201|-1211.066|    98.82%|   0:00:00.0| 2315.7M|        NA|       NA| NA                                                 |
|  -0.583|   -0.631| -64.201|-1211.065|    98.82%|   0:00:00.0| 2315.7M|   WC_VIEW|  default| out[145]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2315.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:02 mem=2315.7M) ***
** GigaOpt Optimizer WNS Slack -0.631 TNS Slack -1211.065 Density 98.82
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 64 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 412 constrained nets 
Layer 7 has 602 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:02 real=0:01:02 mem=2315.7M) ***
*** Starting refinePlace (1:13:02 mem=2296.6M) ***
Density distribution unevenness ratio = 0.823%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2296.6MB
Summary Report:
Instances move: 0 (out of 49724 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2296.6MB
*** Finished refinePlace (1:13:03 mem=2296.6M) ***
Density distribution unevenness ratio = 0.821%
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=2161.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=2161.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2169.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2169.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.631  | -0.631  | -0.583  |
|           TNS (ns):| -1211.1 | -1146.9 | -64.208 |
|    Violating Paths:|  5004   |  4844   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.474%
       (98.814% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2169.0M
Info: 412 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1835.09MB/1835.09MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1835.09MB/1835.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1835.09MB/1835.09MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 18:50:33 (2025-Mar-13 01:50:33 GMT)
2025-Mar-12 18:50:33 (2025-Mar-13 01:50:33 GMT): 10%
2025-Mar-12 18:50:33 (2025-Mar-13 01:50:33 GMT): 20%
2025-Mar-12 18:50:33 (2025-Mar-13 01:50:33 GMT): 30%
2025-Mar-12 18:50:33 (2025-Mar-13 01:50:33 GMT): 40%
2025-Mar-12 18:50:33 (2025-Mar-13 01:50:33 GMT): 50%
2025-Mar-12 18:50:34 (2025-Mar-13 01:50:34 GMT): 60%
2025-Mar-12 18:50:34 (2025-Mar-13 01:50:34 GMT): 70%
2025-Mar-12 18:50:34 (2025-Mar-13 01:50:34 GMT): 80%
2025-Mar-12 18:50:34 (2025-Mar-13 01:50:34 GMT): 90%

Finished Levelizing
2025-Mar-12 18:50:34 (2025-Mar-13 01:50:34 GMT)

Starting Activity Propagation
2025-Mar-12 18:50:34 (2025-Mar-13 01:50:34 GMT)
2025-Mar-12 18:50:35 (2025-Mar-13 01:50:35 GMT): 10%
2025-Mar-12 18:50:35 (2025-Mar-13 01:50:35 GMT): 20%

Finished Activity Propagation
2025-Mar-12 18:50:36 (2025-Mar-13 01:50:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1835.42MB/1835.42MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 18:50:36 (2025-Mar-13 01:50:36 GMT)
 ... Calculating switching power
2025-Mar-12 18:50:36 (2025-Mar-13 01:50:36 GMT): 10%
2025-Mar-12 18:50:36 (2025-Mar-13 01:50:36 GMT): 20%
2025-Mar-12 18:50:36 (2025-Mar-13 01:50:36 GMT): 30%
2025-Mar-12 18:50:36 (2025-Mar-13 01:50:36 GMT): 40%
2025-Mar-12 18:50:36 (2025-Mar-13 01:50:36 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 18:50:37 (2025-Mar-13 01:50:37 GMT): 60%
2025-Mar-12 18:50:38 (2025-Mar-13 01:50:38 GMT): 70%
2025-Mar-12 18:50:40 (2025-Mar-13 01:50:40 GMT): 80%
2025-Mar-12 18:50:40 (2025-Mar-13 01:50:40 GMT): 90%

Finished Calculating power
2025-Mar-12 18:50:41 (2025-Mar-13 01:50:41 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1835.60MB/1835.60MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1835.60MB/1835.60MB)

Ended Power Analysis: (cpu=0:00:08, real=0:00:09, mem(process/total)=1835.60MB/1835.60MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 18:50:41 (2025-Mar-13 01:50:41 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.51244788 	   68.2394%
Total Switching Power:      78.03981384 	   30.3419%
Total Leakage Power:         3.64891163 	    1.4187%
Total Power:               257.20117310
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          99.3       5.741      0.7367       105.8       41.13
Macro                                  0           0      0.9379      0.9379      0.3646
IO                                     0           0   1.824e-05   1.824e-05   7.092e-06
Combinational                      68.19        53.6        1.92       123.7        48.1
Clock (Combinational)              8.024        18.7     0.05413       26.78       10.41
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.5       78.04       3.649       257.2         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.5       78.04       3.649       257.2         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                8.024        18.7     0.05413       26.78       10.41
-----------------------------------------------------------------------------------------
Total                              8.024        18.7     0.05413       26.78       10.41
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_8 (CKBD16): 	    0.1586
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U543 (FA1D4): 	 0.0002648
* 		Total Cap: 	4.26257e-10 F
* 		Total instances in design: 113068
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 63152
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1837.40MB/1837.40MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.631  TNS Slack -1211.110 Density 98.81
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    98.81%|        -|  -0.631|-1211.110|   0:00:00.0| 2441.9M|
Info: Power reclaim will skip 4681 instances with hold cells
|    98.75%|      564|  -0.630|-1207.715|   0:00:23.0| 2441.9M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -0.630  TNS Slack -1207.715 Density 98.75
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 412 constrained nets 
Layer 7 has 602 constrained nets 
**** End NDR-Layer Usage Statistics ****
** Finished Core Power Optimization (cpu = 0:00:25.0) (real = 0:00:25.0) **
*** Starting refinePlace (1:13:42 mem=2398.0M) ***
Density distribution unevenness ratio = 0.826%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2398.0MB
Summary Report:
Instances move: 0 (out of 49724 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2398.0MB
*** Finished refinePlace (1:13:43 mem=2398.0M) ***
Density distribution unevenness ratio = 0.824%
Running setup recovery post routing.
**optDesign ... cpu = 0:03:32, real = 0:03:30, mem = 2159.1M, totSessionCpu=1:13:45 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2159.14M, totSessionCpu=1:13:46 .
**optDesign ... cpu = 0:03:33, real = 0:03:31, mem = 2159.1M, totSessionCpu=1:13:46 **

Info: 412 clock nets excluded from IPO operation.
Info: 412 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.630|   -0.630|-1207.715|-1207.715|    98.75%|   0:00:00.0| 2312.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2312.1M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2312.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 412 constrained nets 
Layer 7 has 602 constrained nets 
**** End NDR-Layer Usage Statistics ****

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1885.89MB/1885.89MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1885.89MB/1885.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1885.89MB/1885.89MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 18:51:17 (2025-Mar-13 01:51:17 GMT)
2025-Mar-12 18:51:17 (2025-Mar-13 01:51:17 GMT): 10%
2025-Mar-12 18:51:17 (2025-Mar-13 01:51:17 GMT): 20%
2025-Mar-12 18:51:17 (2025-Mar-13 01:51:17 GMT): 30%
2025-Mar-12 18:51:17 (2025-Mar-13 01:51:17 GMT): 40%
2025-Mar-12 18:51:17 (2025-Mar-13 01:51:17 GMT): 50%
2025-Mar-12 18:51:17 (2025-Mar-13 01:51:17 GMT): 60%
2025-Mar-12 18:51:17 (2025-Mar-13 01:51:17 GMT): 70%
2025-Mar-12 18:51:17 (2025-Mar-13 01:51:17 GMT): 80%
2025-Mar-12 18:51:17 (2025-Mar-13 01:51:17 GMT): 90%

Finished Levelizing
2025-Mar-12 18:51:18 (2025-Mar-13 01:51:18 GMT)

Starting Activity Propagation
2025-Mar-12 18:51:18 (2025-Mar-13 01:51:18 GMT)
2025-Mar-12 18:51:18 (2025-Mar-13 01:51:18 GMT): 10%
2025-Mar-12 18:51:19 (2025-Mar-13 01:51:19 GMT): 20%

Finished Activity Propagation
2025-Mar-12 18:51:20 (2025-Mar-13 01:51:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1886.08MB/1886.08MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 18:51:20 (2025-Mar-13 01:51:20 GMT)
 ... Calculating switching power
2025-Mar-12 18:51:20 (2025-Mar-13 01:51:20 GMT): 10%
2025-Mar-12 18:51:20 (2025-Mar-13 01:51:20 GMT): 20%
2025-Mar-12 18:51:20 (2025-Mar-13 01:51:20 GMT): 30%
2025-Mar-12 18:51:20 (2025-Mar-13 01:51:20 GMT): 40%
2025-Mar-12 18:51:20 (2025-Mar-13 01:51:20 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 18:51:21 (2025-Mar-13 01:51:21 GMT): 60%
2025-Mar-12 18:51:22 (2025-Mar-13 01:51:22 GMT): 70%
2025-Mar-12 18:51:23 (2025-Mar-13 01:51:23 GMT): 80%
2025-Mar-12 18:51:24 (2025-Mar-13 01:51:24 GMT): 90%

Finished Calculating power
2025-Mar-12 18:51:25 (2025-Mar-13 01:51:25 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1886.08MB/1886.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1886.08MB/1886.08MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:08, mem(process/total)=1886.08MB/1886.08MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 18:51:25 (2025-Mar-13 01:51:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.30933564 	   68.2477%
Total Switching Power:      77.92115791 	   30.3346%
Total Leakage Power:         3.64169070 	    1.4177%
Total Power:               256.87218398
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.31       5.737      0.7367       105.8       41.18
Macro                                  0           0      0.9379      0.9379      0.3651
IO                                     0           0   1.824e-05   1.824e-05   7.101e-06
Combinational                      67.97       53.48       1.913       123.4       48.03
Clock (Combinational)              8.024        18.7     0.05413       26.78       10.43
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              175.3       77.92       3.642       256.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      175.3       77.92       3.642       256.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                8.024        18.7     0.05413       26.78       10.43
-----------------------------------------------------------------------------------------
Total                              8.024        18.7     0.05413       26.78       10.43
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_8 (CKBD16): 	    0.1586
* 		Highest Leakage Power: core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U543 (FA1D4): 	 0.0002648
* 		Total Cap: 	4.25727e-10 F
* 		Total instances in design: 113068
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 63152
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1887.37MB/1887.37MB)

*** Finished Leakage Power Optimization (cpu=0:00:44, real=0:00:43, mem=2159.14M, totSessionCpu=1:14:01).
**ERROR: (IMPOPT-310):	Design density (98.75%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 625
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 625
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:14:02 mem=2159.1M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 54650,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:13.9 REAL=0:00:14.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:15.5  real=0:00:16.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54650,  2.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.5 REAL=0:00:02.0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:21.5 real=0:00:22.0 totSessionCpu=0:01:12 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:23.8 real=0:00:24.0 totSessionCpu=0:01:12 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=0.0M
Done building hold timer [164735 node(s), 227110 edge(s), 1 view(s)] (fixHold) cpu=0:00:28.5 real=0:00:28.0 totSessionCpu=0:01:16 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/coe_eosdata_qoEp5e/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:28.2 real=0:00:29.0 totSessionCpu=1:14:30 mem=2159.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2159.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2167.1M
Loading timing data from /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/coe_eosdata_qoEp5e/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=2185.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2185.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=2185.6M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.630  | -0.630  | -0.583  |
|           TNS (ns):| -1207.7 | -1143.5 | -64.208 |
|    Violating Paths:|  5000   |  4840   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.296  | -0.246  | -0.296  |
|           TNS (ns):|-926.195 | -53.182 |-893.829 |
|    Violating Paths:|  7822   |  1014   |  7254   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.415%
       (98.754% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:04:21, real = 0:04:20, mem = 2196.9M, totSessionCpu=1:14:34 **
*info: Run optDesign holdfix with 1 thread.
Info: 412 clock nets excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:33.7 real=0:00:34.0 totSessionCpu=1:14:35 mem=2330.5M density=98.754% ***

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2962
      TNS :    -926.2001
      #VP :         7822
  Density :      98.754%
------------------------------------------------------------------------------------------
 cpu=0:00:34.9 real=0:00:36.0 totSessionCpu=1:14:36 mem=2330.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.2962
      TNS :    -926.2001
      #VP :         7822
  Density :      98.754%
------------------------------------------------------------------------------------------
 cpu=0:00:35.4 real=0:00:36.0 totSessionCpu=1:14:37 mem=2330.5M
===========================================================================================


*** Finished Core Fixing (fixHold) cpu=0:00:35.8 real=0:00:36.0 totSessionCpu=1:14:37 mem=2330.5M density=98.754% ***
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 10892 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file

*** Finish Post Route Hold Fixing (cpu=0:00:36.2 real=0:00:37.0 totSessionCpu=1:14:38 mem=2330.5M density=98.754%) ***
Default Rule : ""
Non Default Rules :
Worst Slack : -0.630 ns
Total 1 nets layer assigned (1.7).
GigaOpt: setting up router preferences
        design wns: -0.6299
        slack threshold: 0.7901
GigaOpt: 17 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1627 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.630 ns
Total 5 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.6299
        slack threshold: 0.7901
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1627 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2226.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=2226.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2226.8M
** Profile ** DRVs :  cpu=0:00:01.0, mem=2226.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.630  | -0.630  | -0.583  |
|           TNS (ns):| -1207.7 | -1143.5 | -64.208 |
|    Violating Paths:|  5000   |  4840   |   160   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.415%
       (98.754% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2226.8M
**optDesign ... cpu = 0:04:31, real = 0:04:30, mem = 2102.0M, totSessionCpu=1:14:44 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 12 18:52:09 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/FE_USKC9648_CTS_91 connects to NET core_instance/psum_mem_instance/FE_USKN9648_CTS_91 at location ( 420.300 216.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/FE_USKN9648_CTS_91 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/FE_USKC9642_CTS_88 connects to NET core_instance/psum_mem_instance/FE_USKN9642_CTS_88 at location ( 426.300 210.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/FE_USKN9642_CTS_88 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC9590_CTS_392 connects to NET core_instance/FE_USKN9590_CTS_392 at location ( 340.500 430.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN9590_CTS_392 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L3_37 connects to NET core_instance/FE_USKN9589_CTS_392 at location ( 294.700 416.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN9589_CTS_392 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC9583_CTS_310 connects to NET core_instance/FE_USKN9583_CTS_310 at location ( 259.100 61.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN9583_CTS_310 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/CTS_ccl_BUF_clk_G0_L5_43 connects to NET core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKN9582_CTS_7 at location ( 481.300 249.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKN9582_CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L4_5 connects to NET core_instance/FE_USKN9550_CTS_329 at location ( 266.900 203.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/FE_USKN9550_CTS_329 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_49 connects to NET core_instance/mac_array_instance/CTS_115 at location ( 307.100 645.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_53 connects to NET core_instance/mac_array_instance/CTS_115 at location ( 359.700 541.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_115 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_43 connects to NET core_instance/mac_array_instance/CTS_109 at location ( 557.500 534.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_39 connects to NET core_instance/mac_array_instance/CTS_109 at location ( 546.500 558.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_109 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_33 connects to NET core_instance/CTS_393 at location ( 237.700 411.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_35 connects to NET core_instance/CTS_393 at location ( 243.300 405.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L3_37 connects to NET core_instance/CTS_393 at location ( 292.300 415.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_393 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L6_8 connects to NET core_instance/CTS_390 at location ( 449.500 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_390 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_63 connects to NET core_instance/CTS_334 at location ( 298.100 159.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_58 connects to NET core_instance/CTS_334 at location ( 302.500 97.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_59 connects to NET core_instance/CTS_334 at location ( 337.500 62.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_62 connects to NET core_instance/CTS_334 at location ( 344.900 108.100 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_334 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_48 connects to NET core_instance/CTS_329 at location ( 239.700 210.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_329 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_324 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_318 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_91 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_88 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_311 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_310 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/CTS_307 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 53 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 59
#  Number of instances deleted (including moved) = 10
#  Number of instances resized = 654
#  Number of instances with same cell size swap = 29
#  Number of instances with pin swaps = 4
#  Total number of placement changes (moved instances are counted twice) = 723
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 54648 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1627/54469 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1697.58 (MB), peak = 1979.49 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 330.695 178.300 ) on M1 for NET FE_PSN9723_out_51_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 369.895 163.900 ) on M1 for NET FE_PSN9725_out_101_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 314.400 243.015 ) on M1 for NET FE_PSN9727_out_60_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 425.600 261.015 ) on M1 for NET FE_PSN9729_out_110_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 411.295 189.100 ) on M1 for NET FE_PSN9731_out_115_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 307.200 243.015 ) on M1 for NET FE_PSN9733_out_69_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 267.200 203.415 ) on M1 for NET FE_PSN9735_out_49_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 310.695 243.100 ) on M1 for NET FE_PSN9737_out_63_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 382.250 206.795 ) on M1 for NET core_instance/CTS_307. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 351.850 203.195 ) on M1 for NET core_instance/CTS_307. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 340.650 203.195 ) on M1 for NET core_instance/CTS_307. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 368.850 278.795 ) on M1 for NET core_instance/CTS_307. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 261.000 61.300 ) on M1 for NET core_instance/CTS_310. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 270.450 101.200 ) on M1 for NET core_instance/CTS_311. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 425.050 217.595 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 424.850 176.800 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 479.800 248.600 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 457.450 192.395 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 437.050 199.595 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 440.650 224.795 ) on M1 for NET core_instance/CTS_318. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1948 routed nets are extracted.
#    771 (1.41%) extracted nets are partially routed.
#52486 routed nets are imported.
#35 (0.06%) nets are without wires.
#181 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 54650.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 771
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 12 18:52:17 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 12 18:52:21 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.27%
#  Metal 2        V        3394          84       53824     0.86%
#  Metal 3        H        3474           0       53824     0.17%
#  Metal 4        V        2136        1342       53824     0.00%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21088       5.41%  430592    11.91%
#
#  435 nets (0.80%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1702.38 (MB), peak = 1979.49 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1710.03 (MB), peak = 1979.49 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1714.95 (MB), peak = 1979.49 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1715.11 (MB), peak = 1979.49 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 181 (skipped).
#Total number of routable nets = 54469.
#Total number of nets in the design = 54650.
#
#806 routable nets have only global wires.
#53663 routable nets have only detail routed wires.
#102 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1011 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 77                 25             704  
#-------------------------------------------------------------------
#        Total                 77                 25             704  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                435                678           53356  
#-------------------------------------------------------------------
#        Total                435                678           53356  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     11(0.02%)      1(0.00%)   (0.02%)
#   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     11(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 435
#Total wire length = 1569071 um.
#Total half perimeter of net bounding box = 1341699 um.
#Total wire length on LAYER M1 = 1256 um.
#Total wire length on LAYER M2 = 336875 um.
#Total wire length on LAYER M3 = 481913 um.
#Total wire length on LAYER M4 = 317991 um.
#Total wire length on LAYER M5 = 203214 um.
#Total wire length on LAYER M6 = 120078 um.
#Total wire length on LAYER M7 = 41205 um.
#Total wire length on LAYER M8 = 66539 um.
#Total number of vias = 445869
#Total number of multi-cut vias = 315156 ( 70.7%)
#Total number of single cut vias = 130713 ( 29.3%)
#Up-Via Summary (total 445869):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125163 ( 67.6%)     60085 ( 32.4%)     185248
#  Metal 2        2870 (  1.6%)    171271 ( 98.4%)     174141
#  Metal 3         846 (  1.7%)     48390 ( 98.3%)      49236
#  Metal 4         540 (  2.9%)     18385 ( 97.1%)      18925
#  Metal 5         124 (  1.3%)      9362 ( 98.7%)       9486
#  Metal 6         568 ( 12.5%)      3986 ( 87.5%)       4554
#  Metal 7         602 ( 14.1%)      3677 ( 85.9%)       4279
#-----------------------------------------------------------
#               130713 ( 29.3%)    315156 ( 70.7%)     445869 
#
#Total number of involved priority nets 71
#Maximum src to sink distance for priority net 384.5
#Average of max src_to_sink distance for priority net 60.4
#Average of ave src_to_sink distance for priority net 42.0
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1716.09 (MB), peak = 1979.49 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.77 (MB), peak = 1979.49 (MB)
#Start Track Assignment.
#Done with 158 horizontal wires in 2 hboxes and 99 vertical wires in 2 hboxes.
#Done with 8 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 435
#Total wire length = 1569216 um.
#Total half perimeter of net bounding box = 1341699 um.
#Total wire length on LAYER M1 = 1332 um.
#Total wire length on LAYER M2 = 336882 um.
#Total wire length on LAYER M3 = 481965 um.
#Total wire length on LAYER M4 = 317994 um.
#Total wire length on LAYER M5 = 203214 um.
#Total wire length on LAYER M6 = 120079 um.
#Total wire length on LAYER M7 = 41210 um.
#Total wire length on LAYER M8 = 66541 um.
#Total number of vias = 445842
#Total number of multi-cut vias = 315156 ( 70.7%)
#Total number of single cut vias = 130686 ( 29.3%)
#Up-Via Summary (total 445842):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125153 ( 67.6%)     60085 ( 32.4%)     185238
#  Metal 2        2858 (  1.6%)    171271 ( 98.4%)     174129
#  Metal 3         844 (  1.7%)     48390 ( 98.3%)      49234
#  Metal 4         539 (  2.8%)     18385 ( 97.2%)      18924
#  Metal 5         123 (  1.3%)      9362 ( 98.7%)       9485
#  Metal 6         567 ( 12.5%)      3986 ( 87.5%)       4553
#  Metal 7         602 ( 14.1%)      3677 ( 85.9%)       4279
#-----------------------------------------------------------
#               130686 ( 29.3%)    315156 ( 70.7%)     445842 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1780.91 (MB), peak = 1979.49 (MB)
#
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 82.16 (MB)
#Total memory = 1780.91 (MB)
#Peak memory = 1979.49 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.4% of the total area was rechecked for DRC, and 24.2% required routing.
#    number of violations = 78
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1           16        0        4        3        4       27
#	M2           26       20        1        0        0       47
#	M3            0        0        0        0        0        0
#	M4            0        0        0        0        0        0
#	M5            0        0        0        0        0        0
#	M6            0        0        0        0        0        0
#	M7            0        0        0        0        0        0
#	M8            0        0        4        0        0        4
#	Totals       42       20        9        3        4       78
#713 out of 113068 instances need to be verified(marked ipoed).
#17.0% of the total area is being checked for drcs
#17.0% of the total area was checked
#    number of violations = 424
#
#    By Layer and Type :
#	         MetSpc    NSMet   EOLSpc    Short   MinStp   CutSpc   Totals
#	M1          156        1       40       71       97        4      369
#	M2           28        0       22        1        0        0       51
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        0
#	M8            0        0        0        4        0        0        4
#	Totals      184        1       62       76       97        4      424
#cpu time = 00:01:05, elapsed time = 00:01:05, memory = 1764.35 (MB), peak = 1979.49 (MB)
#start 1st optimization iteration ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   AdjCut   Totals
#	M1           13        2        6        5        0        1       27
#	M2            4        1       11        4        2        0       22
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0
#	M7            0        0        0        0        0        0        0
#	M8            0        0        4        0        0        0        4
#	Totals       17        3       21        9        2        1       53
#    number of process antenna violations = 277
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1760.21 (MB), peak = 1979.49 (MB)
#start 2nd optimization iteration ...
#    number of violations = 36
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   Totals
#	M1           13        1        6        5        0       25
#	M2            0        0        0        0        0        0
#	M3            0        0        0        0        0        0
#	M4            0        0        0        0        0        0
#	M5            0        0        1        0        0        1
#	M6            1        1        0        0        0        2
#	M7            0        0        0        0        6        6
#	M8            0        0        2        0        0        2
#	Totals       14        2        9        5        6       36
#    number of process antenna violations = 278
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1755.83 (MB), peak = 1979.49 (MB)
#start 3rd optimization iteration ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short      Mar   Totals
#	M1            0        0        0        0
#	M2            1        1        1        3
#	M3            0        0        0        0
#	M4            0        0        0        0
#	M5            0        1        0        1
#	Totals        1        2        1        4
#    number of process antenna violations = 26
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1746.62 (MB), peak = 1979.49 (MB)
#start 4th optimization iteration ...
#    number of violations = 5
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            1        1
#	M7            4        4
#	Totals        5        5
#    number of process antenna violations = 9
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1736.29 (MB), peak = 1979.49 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1734.64 (MB), peak = 1979.49 (MB)
#start 6th optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	           Loop   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            1        1
#	M7            2        2
#	Totals        3        3
#    number of process antenna violations = 6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1747.04 (MB), peak = 1979.49 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1747.09 (MB), peak = 1979.49 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 435
#Total wire length = 1569024 um.
#Total half perimeter of net bounding box = 1341699 um.
#Total wire length on LAYER M1 = 1288 um.
#Total wire length on LAYER M2 = 336191 um.
#Total wire length on LAYER M3 = 481875 um.
#Total wire length on LAYER M4 = 318127 um.
#Total wire length on LAYER M5 = 203111 um.
#Total wire length on LAYER M6 = 120059 um.
#Total wire length on LAYER M7 = 41521 um.
#Total wire length on LAYER M8 = 66852 um.
#Total number of vias = 447492
#Total number of multi-cut vias = 311502 ( 69.6%)
#Total number of single cut vias = 135990 ( 30.4%)
#Up-Via Summary (total 447492):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125937 ( 67.9%)     59410 ( 32.1%)     185347
#  Metal 2        4942 (  2.8%)    169780 ( 97.2%)     174722
#  Metal 3        1697 (  3.4%)     47787 ( 96.6%)      49484
#  Metal 4         909 (  4.8%)     18041 ( 95.2%)      18950
#  Metal 5         127 (  1.3%)      9384 ( 98.7%)       9511
#  Metal 6         899 ( 19.6%)      3685 ( 80.4%)       4584
#  Metal 7        1479 ( 30.2%)      3415 ( 69.8%)       4894
#-----------------------------------------------------------
#               135990 ( 30.4%)    311502 ( 69.6%)     447492 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:41
#Elapsed time = 00:01:41
#Increased memory = -66.54 (MB)
#Total memory = 1714.38 (MB)
#Peak memory = 1979.49 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1716.11 (MB), peak = 1979.49 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 435
#Total wire length = 1569024 um.
#Total half perimeter of net bounding box = 1341699 um.
#Total wire length on LAYER M1 = 1288 um.
#Total wire length on LAYER M2 = 336191 um.
#Total wire length on LAYER M3 = 481875 um.
#Total wire length on LAYER M4 = 318127 um.
#Total wire length on LAYER M5 = 203111 um.
#Total wire length on LAYER M6 = 120059 um.
#Total wire length on LAYER M7 = 41521 um.
#Total wire length on LAYER M8 = 66852 um.
#Total number of vias = 447492
#Total number of multi-cut vias = 311502 ( 69.6%)
#Total number of single cut vias = 135990 ( 30.4%)
#Up-Via Summary (total 447492):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125937 ( 67.9%)     59410 ( 32.1%)     185347
#  Metal 2        4942 (  2.8%)    169780 ( 97.2%)     174722
#  Metal 3        1697 (  3.4%)     47787 ( 96.6%)      49484
#  Metal 4         909 (  4.8%)     18041 ( 95.2%)      18950
#  Metal 5         127 (  1.3%)      9384 ( 98.7%)       9511
#  Metal 6         899 ( 19.6%)      3685 ( 80.4%)       4584
#  Metal 7        1479 ( 30.2%)      3415 ( 69.8%)       4894
#-----------------------------------------------------------
#               135990 ( 30.4%)    311502 ( 69.6%)     447492 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 12 18:54:16 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.11 (MB), peak = 1979.49 (MB)
#
#Start Post Route Wire Spread.
#Done with 1626 horizontal wires in 4 hboxes and 3555 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 435
#Total wire length = 1570731 um.
#Total half perimeter of net bounding box = 1341699 um.
#Total wire length on LAYER M1 = 1288 um.
#Total wire length on LAYER M2 = 336533 um.
#Total wire length on LAYER M3 = 482240 um.
#Total wire length on LAYER M4 = 318594 um.
#Total wire length on LAYER M5 = 203214 um.
#Total wire length on LAYER M6 = 120306 um.
#Total wire length on LAYER M7 = 41556 um.
#Total wire length on LAYER M8 = 67002 um.
#Total number of vias = 447492
#Total number of multi-cut vias = 311502 ( 69.6%)
#Total number of single cut vias = 135990 ( 30.4%)
#Up-Via Summary (total 447492):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125937 ( 67.9%)     59410 ( 32.1%)     185347
#  Metal 2        4942 (  2.8%)    169780 ( 97.2%)     174722
#  Metal 3        1697 (  3.4%)     47787 ( 96.6%)      49484
#  Metal 4         909 (  4.8%)     18041 ( 95.2%)      18950
#  Metal 5         127 (  1.3%)      9384 ( 98.7%)       9511
#  Metal 6         899 ( 19.6%)      3685 ( 80.4%)       4584
#  Metal 7        1479 ( 30.2%)      3415 ( 69.8%)       4894
#-----------------------------------------------------------
#               135990 ( 30.4%)    311502 ( 69.6%)     447492 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1792.27 (MB), peak = 1979.49 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 435
#Total wire length = 1570731 um.
#Total half perimeter of net bounding box = 1341699 um.
#Total wire length on LAYER M1 = 1288 um.
#Total wire length on LAYER M2 = 336533 um.
#Total wire length on LAYER M3 = 482240 um.
#Total wire length on LAYER M4 = 318594 um.
#Total wire length on LAYER M5 = 203214 um.
#Total wire length on LAYER M6 = 120306 um.
#Total wire length on LAYER M7 = 41556 um.
#Total wire length on LAYER M8 = 67002 um.
#Total number of vias = 447492
#Total number of multi-cut vias = 311502 ( 69.6%)
#Total number of single cut vias = 135990 ( 30.4%)
#Up-Via Summary (total 447492):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125937 ( 67.9%)     59410 ( 32.1%)     185347
#  Metal 2        4942 (  2.8%)    169780 ( 97.2%)     174722
#  Metal 3        1697 (  3.4%)     47787 ( 96.6%)      49484
#  Metal 4         909 (  4.8%)     18041 ( 95.2%)      18950
#  Metal 5         127 (  1.3%)      9384 ( 98.7%)       9511
#  Metal 6         899 ( 19.6%)      3685 ( 80.4%)       4584
#  Metal 7        1479 ( 30.2%)      3415 ( 69.8%)       4894
#-----------------------------------------------------------
#               135990 ( 30.4%)    311502 ( 69.6%)     447492 
#
#
#Start Post Route via swapping..
#33.55% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1741.32 (MB), peak = 1979.49 (MB)
#    number of violations = 0
#cpu time = 00:00:51, elapsed time = 00:00:51, memory = 1742.79 (MB), peak = 1979.49 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 23
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 435
#Total wire length = 1570731 um.
#Total half perimeter of net bounding box = 1341699 um.
#Total wire length on LAYER M1 = 1288 um.
#Total wire length on LAYER M2 = 336533 um.
#Total wire length on LAYER M3 = 482240 um.
#Total wire length on LAYER M4 = 318594 um.
#Total wire length on LAYER M5 = 203214 um.
#Total wire length on LAYER M6 = 120306 um.
#Total wire length on LAYER M7 = 41556 um.
#Total wire length on LAYER M8 = 67002 um.
#Total number of vias = 447492
#Total number of multi-cut vias = 317315 ( 70.9%)
#Total number of single cut vias = 130177 ( 29.1%)
#Up-Via Summary (total 447492):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124953 ( 67.4%)     60394 ( 32.6%)     185347
#  Metal 2        2519 (  1.4%)    172203 ( 98.6%)     174722
#  Metal 3         667 (  1.3%)     48817 ( 98.7%)      49484
#  Metal 4         451 (  2.4%)     18499 ( 97.6%)      18950
#  Metal 5          77 (  0.8%)      9434 ( 99.2%)       9511
#  Metal 6         511 ( 11.1%)      4073 ( 88.9%)       4584
#  Metal 7         999 ( 20.4%)      3895 ( 79.6%)       4894
#-----------------------------------------------------------
#               130177 ( 29.1%)    317315 ( 70.9%)     447492 
#
#detailRoute Statistics:
#Cpu time = 00:02:48
#Elapsed time = 00:02:47
#Increased memory = -39.86 (MB)
#Total memory = 1741.05 (MB)
#Peak memory = 1979.49 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 54650 NETS and 0 SPECIALNETS signatures
#Created 113069 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1748.21 (MB), peak = 1979.49 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1748.43 (MB), peak = 1979.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:11
#Elapsed time = 00:03:11
#Increased memory = -137.17 (MB)
#Total memory = 1663.45 (MB)
#Peak memory = 1979.49 (MB)
#Number of warnings = 63
#Total number of warnings = 178
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 18:55:20 2025
#
**optDesign ... cpu = 0:07:43, real = 0:07:41, mem = 2056.5M, totSessionCpu=1:17:56 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113068 and nets=54650 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2056.5M)
Extracted 10.0002% (CPU Time= 0:00:02.1  MEM= 2112.6M)
Extracted 20.0003% (CPU Time= 0:00:02.5  MEM= 2112.6M)
Extracted 30.0002% (CPU Time= 0:00:03.0  MEM= 2112.6M)
Extracted 40.0002% (CPU Time= 0:00:03.8  MEM= 2116.6M)
Extracted 50.0003% (CPU Time= 0:00:05.7  MEM= 2116.6M)
Extracted 60.0002% (CPU Time= 0:00:06.6  MEM= 2116.6M)
Extracted 70.0003% (CPU Time= 0:00:07.0  MEM= 2116.6M)
Extracted 80.0002% (CPU Time= 0:00:07.7  MEM= 2116.6M)
Extracted 90.0002% (CPU Time= 0:00:08.6  MEM= 2116.6M)
Extracted 100% (CPU Time= 0:00:10.6  MEM= 2116.6M)
Number of Extracted Resistors     : 1185778
Number of Extracted Ground Cap.   : 1157459
Number of Extracted Coupling Cap. : 2033728
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2096.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.3  Real Time: 0:00:13.0  MEM: 2096.543M)
**optDesign ... cpu = 0:07:56, real = 0:07:54, mem = 2054.0M, totSessionCpu=1:18:09 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 54650,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2151.34 CPU=0:00:15.0 REAL=0:00:15.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:18.3  real=0:00:19.0  mem= 2151.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54650,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2127.39 CPU=0:00:06.6 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 2127.4M) ***
*** Done Building Timing Graph (cpu=0:00:30.9 real=0:00:31.0 totSessionCpu=1:18:40 mem=2127.4M)
**optDesign ... cpu = 0:08:27, real = 0:08:25, mem = 2057.5M, totSessionCpu=1:18:40 **
*** Timing NOT met, worst failing slack is -0.630
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 412 clock nets excluded from IPO operation.
*info: 412 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.630 TNS Slack -1211.972 Density 98.75
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.630|   -0.630|-1147.811|-1211.972|    98.75%|   0:00:00.0| 2290.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.630|   -0.630|-1147.811|-1211.972|    98.75%|   0:00:01.0| 2290.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q8_reg_17_/D                                       |
|  -0.630|   -0.630|-1147.811|-1211.972|    98.75%|   0:00:00.0| 2290.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.630|   -0.630|-1147.811|-1211.972|    98.75%|   0:00:01.0| 2290.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_40_/E                             |
|  -0.630|   -0.630|-1147.811|-1211.972|    98.75%|   0:00:00.0| 2290.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
|  -0.630|   -0.630|-1147.811|-1211.972|    98.75%|   0:00:01.0| 2290.0M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory5_reg_113_/D |
|  -0.630|   -0.630|-1147.811|-1211.972|    98.75%|   0:00:00.0| 2290.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=2290.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.7 real=0:00:03.0 mem=2290.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 412 constrained nets 
Layer 7 has 608 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=2290.0M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:08:37, real = 0:08:35, mem = 2139.1M, totSessionCpu=1:18:50 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2139.06M, totSessionCpu=1:18:51 .
**optDesign ... cpu = 0:08:38, real = 0:08:36, mem = 2139.1M, totSessionCpu=1:18:51 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:41, real = 0:08:38, mem = 2139.1M, totSessionCpu=1:18:54 **
** Profile ** Start :  cpu=0:00:00.0, mem=2196.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2196.3M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 54650,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:13.9 REAL=0:00:13.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:15.4  real=0:00:16.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54650,  2.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:21.9 real=0:00:22.0 totSessionCpu=0:01:40 mem=0.0M)
** Profile ** Overall slacks :  cpu=-1:0-7:0-3.0, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:24.8, mem=2196.3M
** Profile ** Total reports :  cpu=0:00:01.6, mem=2141.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2141.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.630  | -0.630  | -0.583  |
|           TNS (ns):| -1212.0 | -1147.8 | -64.161 |
|    Violating Paths:|  5003   |  4840   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.296  | -0.245  | -0.296  |
|           TNS (ns):|-922.913 | -52.750 |-890.761 |
|    Violating Paths:|  7823   |  1016   |  7254   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.415%
       (98.754% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2141.1M
**optDesign ... cpu = 0:09:08, real = 0:09:07, mem = 2139.1M, totSessionCpu=1:19:21 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2093.0M, totSessionCpu=1:19:26 **
#Created 847 library cell signatures
#Created 54650 NETS and 0 SPECIALNETS signatures
#Created 113069 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1775.80 (MB), peak = 1979.49 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1775.80 (MB), peak = 1979.49 (MB)
Begin checking placement ... (start mem=2093.0M, init mem=2093.0M)
*info: Placed = 113068         (Fixed = 192)
*info: Unplaced = 0           
Placement Density:98.75%(450350/456030)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=2093.0M)
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 49916

Instance distribution across the VT partitions:

 LVT : inst = 20325 (40.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 20325 (40.7%)

 HVT : inst = 29567 (59.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 29567 (59.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113068 and nets=54650 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2080.5M)
Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 2136.6M)
Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 2136.6M)
Extracted 30.0002% (CPU Time= 0:00:03.1  MEM= 2136.6M)
Extracted 40.0002% (CPU Time= 0:00:04.0  MEM= 2140.6M)
Extracted 50.0003% (CPU Time= 0:00:05.9  MEM= 2140.6M)
Extracted 60.0002% (CPU Time= 0:00:06.7  MEM= 2140.6M)
Extracted 70.0003% (CPU Time= 0:00:07.2  MEM= 2140.6M)
Extracted 80.0002% (CPU Time= 0:00:07.9  MEM= 2140.6M)
Extracted 90.0002% (CPU Time= 0:00:08.8  MEM= 2140.6M)
Extracted 100% (CPU Time= 0:00:10.9  MEM= 2140.6M)
Number of Extracted Resistors     : 1185778
Number of Extracted Ground Cap.   : 1157459
Number of Extracted Coupling Cap. : 2033728
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2120.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.6  Real Time: 0:00:14.0  MEM: 2120.574M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54650,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2169.75 CPU=0:00:14.8 REAL=0:00:15.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:16.3  real=0:00:17.0  mem= 2169.8M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54650,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2145.79 CPU=0:00:06.3 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 2145.8M) ***
*** Done Building Timing Graph (cpu=0:00:27.2 real=0:00:27.0 totSessionCpu=1:20:12 mem=2145.8M)
** Profile ** Start :  cpu=0:00:00.0, mem=2145.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=2145.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2145.8M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2145.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.630  | -0.630  | -0.583  |
|           TNS (ns):| -1212.0 | -1147.8 | -64.161 |
|    Violating Paths:|  5003   |  4840   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.415%
       (98.754% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2145.8M
**optDesign ... cpu = 0:00:48, real = 0:00:47, mem = 2054.5M, totSessionCpu=1:20:14 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 2119.25M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 412 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.63 |          0|          0|          0|  98.75  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.63 |          0|          0|          0|  98.75  |   0:00:00.0|    2361.0M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 412 constrained nets 
Layer 7 has 608 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=2361.0M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:58, real = 0:00:57, mem = 2209.3M, totSessionCpu=1:20:24 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2209.29M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2209.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=2209.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2219.3M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2219.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.11min real=0.12min mem=2209.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.630  | -0.630  | -0.583  |
|           TNS (ns):| -1212.0 | -1147.8 | -64.161 |
|    Violating Paths:|  5003   |  4840   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.415%
       (98.754% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2219.3M
**optDesign ... cpu = 0:01:01, real = 0:00:59, mem = 2209.3M, totSessionCpu=1:20:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=2199.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=2199.8M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=2199.8M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2199.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.630  | -0.630  | -0.583  |
|           TNS (ns):| -1212.0 | -1147.8 | -64.161 |
|    Violating Paths:|  5003   |  4840   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.415%
       (98.754% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2199.8M
**optDesign ... cpu = 0:01:05, real = 0:01:03, mem = 2142.5M, totSessionCpu=1:20:31 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 12 18:57:55 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 54648 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1627/54469 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1784.52 (MB), peak = 1979.49 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -1.00 (MB)
#Total memory = 1784.52 (MB)
#Peak memory = 1979.49 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1786.46 (MB), peak = 1979.49 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 22
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1796.29 (MB), peak = 1979.49 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.86 (MB), peak = 1979.49 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1789.12 (MB), peak = 1979.49 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 435
#Total wire length = 1570743 um.
#Total half perimeter of net bounding box = 1341699 um.
#Total wire length on LAYER M1 = 1288 um.
#Total wire length on LAYER M2 = 336526 um.
#Total wire length on LAYER M3 = 482238 um.
#Total wire length on LAYER M4 = 318592 um.
#Total wire length on LAYER M5 = 203213 um.
#Total wire length on LAYER M6 = 120301 um.
#Total wire length on LAYER M7 = 41574 um.
#Total wire length on LAYER M8 = 67012 um.
#Total number of vias = 447527
#Total number of multi-cut vias = 317227 ( 70.9%)
#Total number of single cut vias = 130300 ( 29.1%)
#Up-Via Summary (total 447527):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124953 ( 67.4%)     60394 ( 32.6%)     185347
#  Metal 2        2531 (  1.4%)    172191 ( 98.6%)     174722
#  Metal 3         679 (  1.4%)     48806 ( 98.6%)      49485
#  Metal 4         465 (  2.5%)     18486 ( 97.5%)      18951
#  Metal 5          76 (  0.8%)      9436 ( 99.2%)       9512
#  Metal 6         533 ( 11.6%)      4053 ( 88.4%)       4586
#  Metal 7        1063 ( 21.6%)      3861 ( 78.4%)       4924
#-----------------------------------------------------------
#               130300 ( 29.1%)    317227 ( 70.9%)     447527 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.62 (MB)
#Total memory = 1787.14 (MB)
#Peak memory = 1979.49 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1788.87 (MB), peak = 1979.49 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 435
#Total wire length = 1570743 um.
#Total half perimeter of net bounding box = 1341699 um.
#Total wire length on LAYER M1 = 1288 um.
#Total wire length on LAYER M2 = 336526 um.
#Total wire length on LAYER M3 = 482238 um.
#Total wire length on LAYER M4 = 318592 um.
#Total wire length on LAYER M5 = 203213 um.
#Total wire length on LAYER M6 = 120301 um.
#Total wire length on LAYER M7 = 41574 um.
#Total wire length on LAYER M8 = 67012 um.
#Total number of vias = 447527
#Total number of multi-cut vias = 317227 ( 70.9%)
#Total number of single cut vias = 130300 ( 29.1%)
#Up-Via Summary (total 447527):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124953 ( 67.4%)     60394 ( 32.6%)     185347
#  Metal 2        2531 (  1.4%)    172191 ( 98.6%)     174722
#  Metal 3         679 (  1.4%)     48806 ( 98.6%)      49485
#  Metal 4         465 (  2.5%)     18486 ( 97.5%)      18951
#  Metal 5          76 (  0.8%)      9436 ( 99.2%)       9512
#  Metal 6         533 ( 11.6%)      4053 ( 88.4%)       4586
#  Metal 7        1063 ( 21.6%)      3861 ( 78.4%)       4924
#-----------------------------------------------------------
#               130300 ( 29.1%)    317227 ( 70.9%)     447527 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.36% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1809.57 (MB), peak = 1979.49 (MB)
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1813.42 (MB), peak = 1979.49 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 435
#Total wire length = 1570743 um.
#Total half perimeter of net bounding box = 1341699 um.
#Total wire length on LAYER M1 = 1288 um.
#Total wire length on LAYER M2 = 336526 um.
#Total wire length on LAYER M3 = 482238 um.
#Total wire length on LAYER M4 = 318592 um.
#Total wire length on LAYER M5 = 203213 um.
#Total wire length on LAYER M6 = 120301 um.
#Total wire length on LAYER M7 = 41574 um.
#Total wire length on LAYER M8 = 67012 um.
#Total number of vias = 447527
#Total number of multi-cut vias = 317373 ( 70.9%)
#Total number of single cut vias = 130154 ( 29.1%)
#Up-Via Summary (total 447527):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124953 ( 67.4%)     60394 ( 32.6%)     185347
#  Metal 2        2507 (  1.4%)    172215 ( 98.6%)     174722
#  Metal 3         656 (  1.3%)     48829 ( 98.7%)      49485
#  Metal 4         441 (  2.3%)     18510 ( 97.7%)      18951
#  Metal 5          73 (  0.8%)      9439 ( 99.2%)       9512
#  Metal 6         503 ( 11.0%)      4083 ( 89.0%)       4586
#  Metal 7        1021 ( 20.7%)      3903 ( 79.3%)       4924
#-----------------------------------------------------------
#               130154 ( 29.1%)    317373 ( 70.9%)     447527 
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 27.16 (MB)
#Total memory = 1811.68 (MB)
#Peak memory = 1979.49 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 54650 NETS and 0 SPECIALNETS signatures
#Created 113069 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1822.98 (MB), peak = 1979.49 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1823.04 (MB), peak = 1979.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:24
#Increased memory = -93.49 (MB)
#Total memory = 1756.39 (MB)
#Peak memory = 1979.49 (MB)
#Number of warnings = 1
#Total number of warnings = 179
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 18:58:20 2025
#
**optDesign ... cpu = 0:01:29, real = 0:01:28, mem = 2106.7M, totSessionCpu=1:20:56 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113068 and nets=54650 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2106.7M)
Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 2154.8M)
Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 2154.8M)
Extracted 30.0002% (CPU Time= 0:00:03.1  MEM= 2154.8M)
Extracted 40.0002% (CPU Time= 0:00:03.9  MEM= 2158.8M)
Extracted 50.0003% (CPU Time= 0:00:05.8  MEM= 2158.8M)
Extracted 60.0002% (CPU Time= 0:00:06.7  MEM= 2158.8M)
Extracted 70.0003% (CPU Time= 0:00:07.1  MEM= 2158.8M)
Extracted 80.0002% (CPU Time= 0:00:07.8  MEM= 2158.8M)
Extracted 90.0002% (CPU Time= 0:00:08.7  MEM= 2158.8M)
Extracted 100% (CPU Time= 0:00:10.8  MEM= 2158.8M)
Number of Extracted Resistors     : 1185883
Number of Extracted Ground Cap.   : 1157524
Number of Extracted Coupling Cap. : 2033872
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2146.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:13.0  MEM: 2146.785M)
**optDesign ... cpu = 0:01:43, real = 0:01:41, mem = 2106.7M, totSessionCpu=1:21:09 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 54650,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2206.09 CPU=0:00:14.9 REAL=0:00:15.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:18.2  real=0:00:18.0  mem= 2206.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54650,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2182.14 CPU=0:00:06.6 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.7  real=0:00:06.0  mem= 2182.1M) ***
*** Done Building Timing Graph (cpu=0:00:30.4 real=0:00:30.0 totSessionCpu=1:21:40 mem=2182.1M)
**optDesign ... cpu = 0:02:13, real = 0:02:11, mem = 2112.2M, totSessionCpu=1:21:40 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:15, real = 0:02:13, mem = 2112.2M, totSessionCpu=1:21:42 **
** Profile ** Start :  cpu=0:00:00.0, mem=2169.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=2169.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2169.5M
** Profile ** Total reports :  cpu=0:00:02.4, mem=2114.2M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2114.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.630  | -0.630  | -0.583  |
|           TNS (ns):| -1212.0 | -1147.8 | -64.162 |
|    Violating Paths:|  5003   |  4840   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.415%
       (98.754% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2114.2M
**optDesign ... cpu = 0:02:21, real = 0:02:18, mem = 2112.2M, totSessionCpu=1:21:47 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2080.2M, totSessionCpu=1:21:52 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 54650 NETS and 0 SPECIALNETS signatures
#Created 113069 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1803.78 (MB), peak = 1979.49 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1803.78 (MB), peak = 1979.49 (MB)
Begin checking placement ... (start mem=2080.2M, init mem=2080.2M)
*info: Placed = 113068         (Fixed = 192)
*info: Unplaced = 0           
Placement Density:98.75%(450350/456030)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=2080.2M)
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 49916

Instance distribution across the VT partitions:

 LVT : inst = 20325 (40.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 20325 (40.7%)

 HVT : inst = 29567 (59.2%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 29567 (59.2%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113068 and nets=54650 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2067.7M)
Extracted 10.0002% (CPU Time= 0:00:02.2  MEM= 2139.8M)
Extracted 20.0003% (CPU Time= 0:00:02.6  MEM= 2139.8M)
Extracted 30.0002% (CPU Time= 0:00:03.1  MEM= 2139.8M)
Extracted 40.0002% (CPU Time= 0:00:03.9  MEM= 2143.8M)
Extracted 50.0003% (CPU Time= 0:00:05.8  MEM= 2143.8M)
Extracted 60.0002% (CPU Time= 0:00:06.7  MEM= 2143.8M)
Extracted 70.0003% (CPU Time= 0:00:07.1  MEM= 2143.8M)
Extracted 80.0002% (CPU Time= 0:00:07.8  MEM= 2143.8M)
Extracted 90.0002% (CPU Time= 0:00:08.6  MEM= 2143.8M)
Extracted 100% (CPU Time= 0:00:10.8  MEM= 2143.8M)
Number of Extracted Resistors     : 1185883
Number of Extracted Ground Cap.   : 1157524
Number of Extracted Coupling Cap. : 2033872
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2123.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.5  Real Time: 0:00:14.0  MEM: 2123.777M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54650,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2190.12 CPU=0:00:15.3 REAL=0:00:15.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:16.7  real=0:00:17.0  mem= 2190.1M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54650,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2166.16 CPU=0:00:06.5 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.7  real=0:00:06.0  mem= 2166.2M) ***
*** Done Building Timing Graph (cpu=0:00:28.7 real=0:00:29.0 totSessionCpu=1:22:39 mem=2166.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=2166.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=2166.2M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2166.2M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2166.2M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.630  | -0.630  | -0.583  |
|           TNS (ns):| -1212.0 | -1147.8 | -64.162 |
|    Violating Paths:|  5003   |  4840   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.415%
       (98.754% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2166.2M
**optDesign ... cpu = 0:00:50, real = 0:00:49, mem = 2056.7M, totSessionCpu=1:22:42 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.630
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 412 clock nets excluded from IPO operation.
*info: 412 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.630 TNS Slack -1211.974 Density 98.75
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.630|   -0.630|-1147.811|-1211.974|    98.75%|   0:00:00.0| 2294.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_16_/D                                      |
|  -0.618|   -0.618|-1142.115|-1206.278|    98.76%|   0:00:00.0| 2294.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 11 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.560|   -0.721|-1183.054|-1248.598|    98.75%|   0:00:11.0| 2312.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_17_/D                                       |
|  -0.559|   -0.721|-1182.243|-1247.787|    98.76%|   0:00:00.0| 2312.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.559|   -0.721|-1182.243|-1247.787|    98.76%|   0:00:02.0| 2335.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.6 real=0:00:13.0 mem=2335.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:13.8 real=0:00:13.0 mem=2335.9M) ***
** GigaOpt Optimizer WNS Slack -0.721 TNS Slack -1247.787 Density 98.76
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 6 Nets
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.559|   -0.721|-1182.268|-1247.813|    98.76%|   0:00:00.0| 2335.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.559|   -0.721|-1182.268|-1247.813|    98.76%|   0:00:00.0| 2335.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=2335.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.7 real=0:00:00.0 mem=2335.9M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 423 constrained nets 
Layer 7 has 608 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:15.6 real=0:00:15.0 mem=2335.9M) ***
*** Starting refinePlace (1:23:08 mem=2324.9M) ***
Density distribution unevenness ratio = 0.821%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2324.9MB
Summary Report:
Instances move: 0 (out of 49736 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2324.9MB
*** Finished refinePlace (1:23:09 mem=2324.9M) ***
Density distribution unevenness ratio = 0.819%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 423 clock nets excluded from IPO operation.
*info: 423 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.721 TNS Slack -1247.813 Density 98.76
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.559|   -0.721|-1182.268|-1247.813|    98.76%|   0:00:00.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.559|   -0.721|-1177.555|-1243.100|    98.76%|   0:00:00.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.559|   -0.721|-1177.373|-1242.917|    98.76%|   0:00:00.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.559|   -0.721|-1177.275|-1242.819|    98.76%|   0:00:01.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_12_/D                                      |
|  -0.559|   -0.721|-1176.967|-1242.511|    98.76%|   0:00:00.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_19_/D                                       |
|  -0.559|   -0.721|-1176.955|-1242.499|    98.76%|   0:00:01.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.559|   -0.721|-1176.838|-1242.382|    98.76%|   0:00:01.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_71_/E                             |
|  -0.559|   -0.721|-1176.672|-1242.216|    98.76%|   0:00:00.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_69_/D                           |
|  -0.559|   -0.721|-1176.654|-1242.199|    98.76%|   0:00:00.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_69_/D                           |
|  -0.559|   -0.721|-1171.317|-1236.861|    98.76%|   0:00:01.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.559|   -0.721|-1171.299|-1236.844|    98.76%|   0:00:00.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_45_/E                             |
|  -0.559|   -0.721|-1171.278|-1236.822|    98.76%|   0:00:01.0| 2325.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_98_/D                           |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 34 and inserted 20 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.560|   -0.721|-1123.921|-1191.020|    98.75%|   0:00:22.0| 2374.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_98_/D                           |
|  -0.560|   -0.721|-1123.819|-1190.918|    98.75%|   0:00:00.0| 2374.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_98_/D                           |
|  -0.560|   -0.721|-1142.637|-1209.736|    98.75%|   0:00:01.0| 2374.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_11_/D                                      |
|  -0.560|   -0.721|-1142.564|-1209.663|    98.75%|   0:00:00.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_49_/E                             |
|  -0.560|   -0.721|-1142.257|-1209.356|    98.75%|   0:00:01.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_81_/E                             |
|  -0.560|   -0.721|-1143.650|-1210.749|    98.75%|   0:00:03.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.560|   -0.721|-1143.430|-1210.530|    98.75%|   0:00:00.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_16_/D                                      |
|  -0.560|   -0.721|-1143.385|-1210.484|    98.75%|   0:00:01.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.560|   -0.721|-1143.165|-1210.264|    98.75%|   0:00:00.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_8_/D                                       |
|  -0.560|   -0.721|-1143.106|-1210.205|    98.75%|   0:00:01.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_19_/D                                       |
|  -0.560|   -0.721|-1142.978|-1210.078|    98.74%|   0:00:01.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory10_reg_100_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.560|   -0.721|-1142.790|-1209.889|    98.74%|   0:00:01.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_19_/D                           |
|  -0.560|   -0.721|-1142.726|-1209.825|    98.74%|   0:00:01.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
|  -0.560|   -0.721|-1142.156|-1209.255|    98.74%|   0:00:01.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_82_/D                           |
|  -0.560|   -0.721|-1142.046|-1209.145|    98.73%|   0:00:00.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_82_/D                           |
|  -0.560|   -0.721|-1142.002|-1209.101|    98.73%|   0:00:00.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_82_/D                           |
|  -0.560|   -0.721|-1141.938|-1209.038|    98.73%|   0:00:00.0| 2393.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory10_reg_119_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.560|   -0.721|-1141.812|-1208.911|    98.73%|   0:00:01.0| 2374.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.560|   -0.721|-1141.750|-1208.850|    98.73%|   0:00:00.0| 2374.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_15_/D                                       |
|  -0.560|   -0.721|-1141.452|-1208.551|    98.73%|   0:00:02.0| 2374.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_24_/D                           |
|  -0.560|   -0.721|-1141.352|-1208.451|    98.73%|   0:00:00.0| 2374.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_24_/D                           |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 6 and inserted 6 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.560|   -0.721|-1131.258|-1198.540|    98.73%|   0:00:16.0| 2412.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_7_/D                                        |
|  -0.560|   -0.721|-1131.188|-1198.584|    98.73%|   0:00:01.0| 2412.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_22_/D                           |
|  -0.560|   -0.721|-1131.181|-1198.578|    98.73%|   0:00:00.0| 2412.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_106_/D                          |
|  -0.560|   -0.721|-1131.170|-1198.566|    98.73%|   0:00:00.0| 2412.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_106_/D                          |
|  -0.560|   -0.721|-1131.108|-1198.505|    98.73%|   0:00:01.0| 2412.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_82_/D                           |
|  -0.560|   -0.721|-1130.902|-1198.299|    98.73%|   0:00:01.0| 2412.3M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory14_reg_128_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -0.560|   -0.721|-1130.810|-1198.207|    98.73%|   0:00:00.0| 2412.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_5_/E                              |
|  -0.560|   -0.721|-1130.361|-1197.758|    98.73%|   0:00:01.0| 2412.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.560|   -0.721|-1130.358|-1197.754|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q1_reg_12_/D                                       |
|  -0.560|   -0.721|-1130.259|-1197.656|    98.73%|   0:00:01.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_65_/D                           |
|  -0.560|   -0.721|-1130.245|-1197.642|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_65_/D                           |
|  -0.560|   -0.721|-1130.083|-1197.480|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_77_/D                           |
|  -0.560|   -0.721|-1130.052|-1197.449|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_77_/D                           |
|  -0.560|   -0.721|-1129.938|-1197.334|    98.73%|   0:00:01.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q15_reg_8_/D                                       |
|  -0.560|   -0.721|-1129.882|-1197.279|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q13_reg_5_/D                                       |
|  -0.560|   -0.721|-1129.799|-1197.196|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | rd_ptr_reg_1_/D                                    |
|  -0.560|   -0.721|-1129.635|-1197.031|    98.73%|   0:00:01.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_74_/D                             |
|  -0.560|   -0.721|-1129.595|-1196.992|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_74_/D                             |
|  -0.560|   -0.721|-1129.553|-1196.950|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_74_/D                             |
|  -0.560|   -0.721|-1129.429|-1196.914|    98.73%|   0:00:01.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_48_/D                           |
|  -0.560|   -0.721|-1129.382|-1196.868|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_48_/D                           |
|  -0.560|   -0.721|-1128.923|-1196.408|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory9_reg_103_/D |
|  -0.560|   -0.721|-1128.900|-1196.385|    98.73%|   0:00:01.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_7_/D                                        |
|  -0.560|   -0.721|-1128.840|-1196.325|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.560|   -0.721|-1128.833|-1196.318|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_6_/D                                        |
|  -0.560|   -0.721|-1128.262|-1195.747|    98.73%|   0:00:01.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory8_reg_42_/D  |
|  -0.560|   -0.721|-1128.262|-1195.747|    98.73%|   0:00:00.0| 2431.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_19_/D                                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:07 real=0:01:07 mem=2431.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:01:07 mem=2431.4M) ***
** GigaOpt Optimizer WNS Slack -0.721 TNS Slack -1195.747 Density 98.73
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 17 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 449 constrained nets 
Layer 7 has 608 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2431.4M) ***
*** Starting refinePlace (1:24:25 mem=2412.3M) ***
Density distribution unevenness ratio = 0.807%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2412.3MB
Summary Report:
Instances move: 0 (out of 49777 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2412.3MB
*** Finished refinePlace (1:24:26 mem=2412.3M) ***
Density distribution unevenness ratio = 0.805%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.560 ns
Total 0 nets layer assigned (1.3).
GigaOpt: setting up router preferences
        design wns: -0.5598
        slack threshold: 0.8602
GigaOpt: 35 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1627 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.721 ns
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.7208
        slack threshold: 0.6992
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1627 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2394.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=2394.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2394.8M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2394.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.721  | -0.560  | -0.721  |
|           TNS (ns):| -1195.7 | -1128.3 | -67.485 |
|    Violating Paths:|  5005   |  4842   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.385%
       (98.725% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2394.8M
**optDesign ... cpu = 0:02:41, real = 0:02:39, mem = 2220.9M, totSessionCpu=1:24:33 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 12 19:01:55 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/CTS_ccl_BUF_clk_G0_L5_57 connects to NET core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKN9617_CTS_13 at location ( 300.300 138.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKN9617_CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC9572_CTS_13 connects to NET core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKN9572_CTS_13 at location ( 199.100 239.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKN9572_CTS_13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_USKC9563_CTS_19 connects to NET core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_USKN9563_CTS_19 at location ( 543.500 396.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_USKN9563_CTS_19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC9557_CTS_25 connects to NET core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKN9557_CTS_25 at location ( 369.100 462.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKN9557_CTS_25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_clk_G0_L6_5 connects to NET core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKN9543_CTS_19 at location ( 539.700 544.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKN9543_CTS_19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_45 connects to NET core_instance/mac_array_instance/CTS_109 at location ( 499.900 595.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_39 connects to NET core_instance/mac_array_instance/CTS_109 at location ( 541.100 558.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_48 connects to NET core_instance/mac_array_instance/CTS_109 at location ( 566.900 534.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_109 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_ccl_BUF_clk_G0_L6_15 connects to NET core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_27 at location ( 376.100 486.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC9557_CTS_25 connects to NET core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_25 at location ( 372.100 463.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_25 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_USKC9563_CTS_19 connects to NET core_instance/ofifo_inst/col_idx_5__fifo_instance/CTS_19 at location ( 546.500 395.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_5__fifo_instance/CTS_19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/memory8_reg_117_ connects to NET core_instance/CTS_389 at location ( 451.100 335.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_389 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_clk_G0_L6_5 connects to NET core_instance/ofifo_inst/CTS_24 at location ( 542.300 543.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_24 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC9543_CTS_19 connects to NET core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_19 at location ( 540.500 545.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_4__fifo_instance/CTS_19 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_101 connects to NET core_instance/CTS_372 at location ( 165.100 321.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_372 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L5_101 connects to NET core_instance/CTS_363 at location ( 167.500 322.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_363 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_60 connects to NET core_instance/CTS_334 at location ( 340.300 156.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_334 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_47 connects to NET core_instance/CTS_329 at location ( 269.900 198.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_329 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L5_52 connects to NET core_instance/CTS_325 at location ( 257.100 203.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_325 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L5_28 connects to NET core_instance/CTS_311 at location ( 236.900 97.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_311 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/CTS_307 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_2__fifo_instance/CTS_10 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 54683 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1627/54504 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1776.63 (MB), peak = 2093.61 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 462.200 102.700 ) on M1 for NET core_instance/CTS_298. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 409.450 105.995 ) on M1 for NET core_instance/CTS_301. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 424.650 95.195 ) on M1 for NET core_instance/CTS_301. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 501.850 102.395 ) on M1 for NET core_instance/CTS_301. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 460.450 102.395 ) on M1 for NET core_instance/CTS_301. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 298.450 195.995 ) on M1 for NET core_instance/CTS_307. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 273.605 101.000 ) on M1 for NET core_instance/CTS_308. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 232.850 97.600 ) on M1 for NET core_instance/CTS_311. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 264.740 180.100 ) on M1 for NET core_instance/CTS_324. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 256.505 203.500 ) on M1 for NET core_instance/CTS_325. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 264.780 198.400 ) on M1 for NET core_instance/CTS_329. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 340.450 156.395 ) on M1 for NET core_instance/CTS_334. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 167.000 322.300 ) on M1 for NET core_instance/CTS_363. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 165.250 321.995 ) on M1 for NET core_instance/CTS_372. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 450.395 335.000 ) on M1 for NET core_instance/CTS_389. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 257.110 199.870 ) on M1 for NET core_instance/FE_USKN9550_CTS_329. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 419.000 343.900 ) on M1 for NET core_instance/FE_USKN9591_CTS_391. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 378.575 345.700 ) on M1 for NET core_instance/FE_USKN9611_CTS_391. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 387.130 347.490 ) on M1 for NET core_instance/FE_USKN9678_CTS_391. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 421.110 343.895 ) on M1 for NET core_instance/FE_USKN9679_CTS_391. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#732 routed nets are extracted.
#    312 (0.57%) extracted nets are partially routed.
#53735 routed nets are imported.
#37 (0.07%) nets are without wires.
#181 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 54685.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 312
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 12 19:02:03 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 12 19:02:07 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.28%
#  Metal 2        V        3394          84       53824     0.86%
#  Metal 3        H        3474           0       53824     0.17%
#  Metal 4        V        2136        1342       53824     0.00%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21088       5.41%  430592    11.91%
#
#  507 nets (0.93%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1781.38 (MB), peak = 2093.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1781.58 (MB), peak = 2093.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1789.05 (MB), peak = 2093.61 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1781.84 (MB), peak = 2093.61 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1789.27 (MB), peak = 2093.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 181 (skipped).
#Total number of routable nets = 54504.
#Total number of nets in the design = 54685.
#
#349 routable nets have only global wires.
#54155 routable nets have only detail routed wires.
#102 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1084 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 84                 18             247  
#-------------------------------------------------------------------
#        Total                 84                 18             247  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                507                679           53318  
#-------------------------------------------------------------------
#        Total                507                679           53318  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      2(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 507
#Total wire length = 1571527 um.
#Total half perimeter of net bounding box = 1342500 um.
#Total wire length on LAYER M1 = 1287 um.
#Total wire length on LAYER M2 = 336516 um.
#Total wire length on LAYER M3 = 482686 um.
#Total wire length on LAYER M4 = 318938 um.
#Total wire length on LAYER M5 = 203210 um.
#Total wire length on LAYER M6 = 120301 um.
#Total wire length on LAYER M7 = 41577 um.
#Total wire length on LAYER M8 = 67012 um.
#Total number of vias = 447727
#Total number of multi-cut vias = 317231 ( 70.9%)
#Total number of single cut vias = 130496 ( 29.1%)
#Up-Via Summary (total 447727):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125065 ( 67.5%)     60331 ( 32.5%)     185396
#  Metal 2        2640 (  1.5%)    172158 ( 98.5%)     174798
#  Metal 3         744 (  1.5%)     48810 ( 98.5%)      49554
#  Metal 4         446 (  2.4%)     18509 ( 97.6%)      18955
#  Metal 5          76 (  0.8%)      9438 ( 99.2%)       9514
#  Metal 6         504 ( 11.0%)      4082 ( 89.0%)       4586
#  Metal 7        1021 ( 20.7%)      3903 ( 79.3%)       4924
#-----------------------------------------------------------
#               130496 ( 29.1%)    317231 ( 70.9%)     447727 
#
#Total number of involved priority nets 82
#Maximum src to sink distance for priority net 384.5
#Average of max src_to_sink distance for priority net 55.4
#Average of ave src_to_sink distance for priority net 38.2
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1789.37 (MB), peak = 2093.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1777.82 (MB), peak = 2093.61 (MB)
#Start Track Assignment.
#Done with 81 horizontal wires in 2 hboxes and 55 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 507
#Total wire length = 1571616 um.
#Total half perimeter of net bounding box = 1342500 um.
#Total wire length on LAYER M1 = 1317 um.
#Total wire length on LAYER M2 = 336525 um.
#Total wire length on LAYER M3 = 482730 um.
#Total wire length on LAYER M4 = 318942 um.
#Total wire length on LAYER M5 = 203210 um.
#Total wire length on LAYER M6 = 120301 um.
#Total wire length on LAYER M7 = 41577 um.
#Total wire length on LAYER M8 = 67012 um.
#Total number of vias = 447720
#Total number of multi-cut vias = 317231 ( 70.9%)
#Total number of single cut vias = 130489 ( 29.1%)
#Up-Via Summary (total 447720):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125062 ( 67.5%)     60331 ( 32.5%)     185393
#  Metal 2        2636 (  1.5%)    172158 ( 98.5%)     174794
#  Metal 3         744 (  1.5%)     48810 ( 98.5%)      49554
#  Metal 4         446 (  2.4%)     18509 ( 97.6%)      18955
#  Metal 5          76 (  0.8%)      9438 ( 99.2%)       9514
#  Metal 6         504 ( 11.0%)      4082 ( 89.0%)       4586
#  Metal 7        1021 ( 20.7%)      3903 ( 79.3%)       4924
#-----------------------------------------------------------
#               130489 ( 29.1%)    317231 ( 70.9%)     447720 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1846.79 (MB), peak = 2093.61 (MB)
#
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 70.60 (MB)
#Total memory = 1846.79 (MB)
#Peak memory = 2093.61 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 43.4% of the total area was rechecked for DRC, and 11.5% required routing.
#    number of violations = 105
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           56        2        4       11        1        2        0       76
#	M2           11        7        8        0        0        0        1       27
#	M3            0        0        2        0        0        0        0        2
#	Totals       67        9       14       11        1        2        1      105
#338 out of 113103 instances need to be verified(marked ipoed).
#7.9% of the total area is being checked for drcs
#7.9% of the total area was checked
#    number of violations = 145
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1           66        4       16       20        1        2        0      109
#	M2           12        9       12        0        0        0        1       34
#	M3            0        0        2        0        0        0        0        2
#	Totals       78       13       30       20        1        2        1      145
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1842.82 (MB), peak = 2093.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 75
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1           49        1        4       15        0       69
#	M2            0        0        5        0        1        6
#	Totals       49        1        9       15        1       75
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1821.51 (MB), peak = 2093.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 68
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp   Totals
#	M1           49        4       15       68
#	Totals       49        4       15       68
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1830.41 (MB), peak = 2093.61 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1847.41 (MB), peak = 2093.61 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.66 (MB), peak = 2093.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 507
#Total wire length = 1571379 um.
#Total half perimeter of net bounding box = 1342500 um.
#Total wire length on LAYER M1 = 1286 um.
#Total wire length on LAYER M2 = 336265 um.
#Total wire length on LAYER M3 = 482688 um.
#Total wire length on LAYER M4 = 319037 um.
#Total wire length on LAYER M5 = 203217 um.
#Total wire length on LAYER M6 = 120291 um.
#Total wire length on LAYER M7 = 41581 um.
#Total wire length on LAYER M8 = 67014 um.
#Total number of vias = 448117
#Total number of multi-cut vias = 315994 ( 70.5%)
#Total number of single cut vias = 132123 ( 29.5%)
#Up-Via Summary (total 448117):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125314 ( 67.6%)     60107 ( 32.4%)     185421
#  Metal 2        3543 (  2.0%)    171456 ( 98.0%)     174999
#  Metal 3        1112 (  2.2%)     48591 ( 97.8%)      49703
#  Metal 4         507 (  2.7%)     18460 ( 97.3%)      18967
#  Metal 5          94 (  1.0%)      9420 ( 99.0%)       9514
#  Metal 6         518 ( 11.3%)      4068 ( 88.7%)       4586
#  Metal 7        1035 ( 21.0%)      3892 ( 79.0%)       4927
#-----------------------------------------------------------
#               132123 ( 29.5%)    315994 ( 70.5%)     448117 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:10
#Elapsed time = 00:01:10
#Increased memory = -56.42 (MB)
#Total memory = 1790.37 (MB)
#Peak memory = 2093.61 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1792.11 (MB), peak = 2093.61 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 507
#Total wire length = 1571379 um.
#Total half perimeter of net bounding box = 1342500 um.
#Total wire length on LAYER M1 = 1286 um.
#Total wire length on LAYER M2 = 336265 um.
#Total wire length on LAYER M3 = 482688 um.
#Total wire length on LAYER M4 = 319037 um.
#Total wire length on LAYER M5 = 203217 um.
#Total wire length on LAYER M6 = 120291 um.
#Total wire length on LAYER M7 = 41581 um.
#Total wire length on LAYER M8 = 67014 um.
#Total number of vias = 448117
#Total number of multi-cut vias = 315994 ( 70.5%)
#Total number of single cut vias = 132123 ( 29.5%)
#Up-Via Summary (total 448117):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125314 ( 67.6%)     60107 ( 32.4%)     185421
#  Metal 2        3543 (  2.0%)    171456 ( 98.0%)     174999
#  Metal 3        1112 (  2.2%)     48591 ( 97.8%)      49703
#  Metal 4         507 (  2.7%)     18460 ( 97.3%)      18967
#  Metal 5          94 (  1.0%)      9420 ( 99.0%)       9514
#  Metal 6         518 ( 11.3%)      4068 ( 88.7%)       4586
#  Metal 7        1035 ( 21.0%)      3892 ( 79.0%)       4927
#-----------------------------------------------------------
#               132123 ( 29.5%)    315994 ( 70.5%)     448117 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#Start Post Route via swapping..
#15.35% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1805.79 (MB), peak = 2093.61 (MB)
#    number of violations = 0
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1806.48 (MB), peak = 2093.61 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 1
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 507
#Total wire length = 1571379 um.
#Total half perimeter of net bounding box = 1342500 um.
#Total wire length on LAYER M1 = 1286 um.
#Total wire length on LAYER M2 = 336265 um.
#Total wire length on LAYER M3 = 482688 um.
#Total wire length on LAYER M4 = 319037 um.
#Total wire length on LAYER M5 = 203217 um.
#Total wire length on LAYER M6 = 120291 um.
#Total wire length on LAYER M7 = 41581 um.
#Total wire length on LAYER M8 = 67014 um.
#Total number of vias = 448117
#Total number of multi-cut vias = 317989 ( 71.0%)
#Total number of single cut vias = 130128 ( 29.0%)
#Up-Via Summary (total 448117):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124984 ( 67.4%)     60437 ( 32.6%)     185421
#  Metal 2        2507 (  1.4%)    172492 ( 98.6%)     174999
#  Metal 3         653 (  1.3%)     49050 ( 98.7%)      49703
#  Metal 4         425 (  2.2%)     18542 ( 97.8%)      18967
#  Metal 5          66 (  0.7%)      9448 ( 99.3%)       9514
#  Metal 6         490 ( 10.7%)      4096 ( 89.3%)       4586
#  Metal 7        1003 ( 20.4%)      3924 ( 79.6%)       4927
#-----------------------------------------------------------
#               130128 ( 29.0%)    317989 ( 71.0%)     448117 
#
#detailRoute Statistics:
#Cpu time = 00:01:33
#Elapsed time = 00:01:33
#Increased memory = -42.04 (MB)
#Total memory = 1804.75 (MB)
#Peak memory = 2093.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:58
#Elapsed time = 00:01:58
#Increased memory = -125.32 (MB)
#Total memory = 1742.90 (MB)
#Peak memory = 2093.61 (MB)
#Number of warnings = 63
#Total number of warnings = 242
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 19:03:53 2025
#
**optDesign ... cpu = 0:04:39, real = 0:04:37, mem = 2174.9M, totSessionCpu=1:26:31 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113103 and nets=54685 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2174.9M)
Extracted 10.0003% (CPU Time= 0:00:02.1  MEM= 2223.0M)
Extracted 20.0003% (CPU Time= 0:00:02.5  MEM= 2223.0M)
Extracted 30.0003% (CPU Time= 0:00:03.1  MEM= 2223.0M)
Extracted 40.0002% (CPU Time= 0:00:03.9  MEM= 2227.0M)
Extracted 50.0002% (CPU Time= 0:00:05.8  MEM= 2227.0M)
Extracted 60.0002% (CPU Time= 0:00:06.7  MEM= 2227.0M)
Extracted 70.0002% (CPU Time= 0:00:07.1  MEM= 2227.0M)
Extracted 80.0002% (CPU Time= 0:00:07.8  MEM= 2227.0M)
Extracted 90.0002% (CPU Time= 0:00:08.6  MEM= 2227.0M)
Extracted 100% (CPU Time= 0:00:10.7  MEM= 2227.0M)
Number of Extracted Resistors     : 1186248
Number of Extracted Ground Cap.   : 1157770
Number of Extracted Coupling Cap. : 2034696
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2215.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.4  Real Time: 0:00:13.0  MEM: 2214.965M)
**optDesign ... cpu = 0:04:52, real = 0:04:50, mem = 2172.9M, totSessionCpu=1:26:45 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 54685,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2272.28 CPU=0:00:14.3 REAL=0:00:14.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:17.6  real=0:00:18.0  mem= 2272.3M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54685,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2248.32 CPU=0:00:06.3 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:06.4  real=0:00:06.0  mem= 2248.3M) ***
*** Done Building Timing Graph (cpu=0:00:30.0 real=0:00:30.0 totSessionCpu=1:27:14 mem=2248.3M)
**optDesign ... cpu = 0:05:22, real = 0:05:20, mem = 2178.4M, totSessionCpu=1:27:14 **
*** Timing NOT met, worst failing slack is -0.683
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 449 clock nets excluded from IPO operation.
*info: 449 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -1193.885 Density 98.72
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.567|   -0.683|-1126.715|-1193.885|    98.72%|   0:00:00.0| 2409.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.567|   -0.683|-1126.715|-1193.885|    98.72%|   0:00:01.0| 2409.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_115_/E                            |
|  -0.567|   -0.683|-1126.715|-1193.885|    98.72%|   0:00:00.0| 2409.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_49_/E                             |
|  -0.567|   -0.683|-1126.715|-1193.885|    98.72%|   0:00:01.0| 2409.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_64_/D                           |
|  -0.567|   -0.683|-1126.715|-1193.885|    98.72%|   0:00:01.0| 2409.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_64_/D                           |
|  -0.567|   -0.683|-1126.715|-1193.885|    98.72%|   0:00:00.0| 2409.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.3 real=0:00:03.0 mem=2409.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.8 real=0:00:03.0 mem=2409.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 449 constrained nets 
Layer 7 has 608 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=2409.4M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:33, real = 0:05:30, mem = 2260.4M, totSessionCpu=1:27:25 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2260.43M, totSessionCpu=1:27:26 .
**optDesign ... cpu = 0:05:34, real = 0:05:31, mem = 2260.4M, totSessionCpu=1:27:26 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1701.52MB/1701.52MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1701.84MB/1701.84MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1701.89MB/1701.89MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT)
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT): 10%
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT): 20%
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT): 30%
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT): 40%
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT): 50%
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT): 60%
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT): 70%
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT): 80%
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT): 90%

Finished Levelizing
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT)

Starting Activity Propagation
2025-Mar-12 19:04:49 (2025-Mar-13 02:04:49 GMT)
2025-Mar-12 19:04:50 (2025-Mar-13 02:04:50 GMT): 10%
2025-Mar-12 19:04:50 (2025-Mar-13 02:04:50 GMT): 20%

Finished Activity Propagation
2025-Mar-12 19:04:51 (2025-Mar-13 02:04:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1702.46MB/1702.46MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 19:04:51 (2025-Mar-13 02:04:51 GMT)
 ... Calculating switching power
2025-Mar-12 19:04:51 (2025-Mar-13 02:04:51 GMT): 10%
2025-Mar-12 19:04:51 (2025-Mar-13 02:04:51 GMT): 20%
2025-Mar-12 19:04:51 (2025-Mar-13 02:04:51 GMT): 30%
2025-Mar-12 19:04:51 (2025-Mar-13 02:04:51 GMT): 40%
2025-Mar-12 19:04:52 (2025-Mar-13 02:04:52 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 19:04:52 (2025-Mar-13 02:04:52 GMT): 60%
2025-Mar-12 19:04:54 (2025-Mar-13 02:04:54 GMT): 70%
2025-Mar-12 19:04:55 (2025-Mar-13 02:04:55 GMT): 80%
2025-Mar-12 19:04:56 (2025-Mar-13 02:04:56 GMT): 90%

Finished Calculating power
2025-Mar-12 19:04:56 (2025-Mar-13 02:04:56 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=1703.52MB/1703.52MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1703.52MB/1703.52MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:08, mem(process/total)=1703.55MB/1703.55MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 19:04:56 (2025-Mar-13 02:04:56 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      175.02498738 	   68.1683%
Total Switching Power:      78.09231333 	   30.4152%
Total Leakage Power:         3.63697788 	    1.4165%
Total Power:               256.75427830
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         99.11       5.744      0.7303       105.6       41.12
Macro                                  0           0      0.9379      0.9379      0.3653
IO                                     0           0   1.824e-05   1.824e-05   7.104e-06
Combinational                      68.01       53.54       1.915       123.5       48.09
Clock (Combinational)              7.907       18.81     0.05383       26.77       10.43
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                175       78.09       3.637       256.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        175       78.09       3.637       256.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.907       18.81     0.05383       26.77       10.43
-----------------------------------------------------------------------------------------
Total                              7.907       18.81     0.05383       26.77       10.43
-----------------------------------------------------------------------------------------
Total leakage power = 3.63698 mW
Cell usage statistics:  
Library tcbn65gpluswc , 113103 cells ( 100.000000%) , 3.63698 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1710.12MB/1710.12MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:05:43, real = 0:05:41, mem = 2260.4M, totSessionCpu=1:27:35 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:45, real = 0:05:43, mem = 2260.4M, totSessionCpu=1:27:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=2317.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2317.7M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2317.7M
** Profile ** Total reports :  cpu=0:00:02.2, mem=2262.4M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2262.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.683  | -0.567  | -0.683  |
|           TNS (ns):| -1193.9 | -1126.7 | -67.170 |
|    Violating Paths:|  5043   |  4880   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.385%
       (98.725% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2262.4M
**optDesign ... cpu = 0:05:50, real = 0:05:48, mem = 2260.4M, totSessionCpu=1:27:42 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.3622 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.5 real=0:00:02.0 mem=2260.4M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2206.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 45.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 12
  Overlap     : 0
End Summary

  Verification Complete : 12 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:44.9  MEM: 137.2M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 12 19:22:29 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (695.6000, 695.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 19:22:29 **** Processed 5000 nets.
**** 19:22:30 **** Processed 10000 nets.
**** 19:22:30 **** Processed 15000 nets.
**** 19:22:30 **** Processed 20000 nets.
**** 19:22:30 **** Processed 25000 nets.
**** 19:22:31 **** Processed 30000 nets.
**** 19:22:31 **** Processed 35000 nets.
**** 19:22:31 **** Processed 40000 nets.
**** 19:22:31 **** Processed 45000 nets.
**** 19:22:31 **** Processed 50000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 12 19:22:33 2025
Time Elapsed: 0:00:04.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.4  MEM: -0.652M)

can't read "design": no such variable
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 12 19:22:55 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (695.6000, 695.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 19:22:56 **** Processed 5000 nets.
**** 19:22:56 **** Processed 10000 nets.
**** 19:22:57 **** Processed 15000 nets.
**** 19:22:57 **** Processed 20000 nets.
**** 19:22:57 **** Processed 25000 nets.
**** 19:22:57 **** Processed 30000 nets.
**** 19:22:57 **** Processed 35000 nets.
**** 19:22:57 **** Processed 40000 nets.
**** 19:22:58 **** Processed 45000 nets.
**** 19:22:58 **** Processed 50000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 12 19:23:00 2025
Time Elapsed: 0:00:05.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.4  MEM: -0.652M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2343.6) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 45.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 12
  Overlap     : 0
End Summary

  Verification Complete : 12 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:45.2  MEM: -10.1M)

<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2229.9M, totSessionCpu=1:32:16 **
#Created 847 library cell signatures
#Created 54685 NETS and 0 SPECIALNETS signatures
#Created 113104 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.48 (MB), peak = 2129.96 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1846.65 (MB), peak = 2129.96 (MB)
Begin checking placement ... (start mem=2229.9M, init mem=2229.9M)
*info: Placed = 113103         (Fixed = 174)
*info: Unplaced = 0           
Placement Density:98.72%(450214/456030)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=2229.9M)
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 49951

Instance distribution across the VT partitions:

 LVT : inst = 20329 (40.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 20329 (40.7%)

 HVT : inst = 29598 (59.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 29598 (59.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113103 and nets=54685 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2217.3M)
Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 2273.4M)
Extracted 20.0003% (CPU Time= 0:00:02.8  MEM= 2273.4M)
Extracted 30.0003% (CPU Time= 0:00:03.4  MEM= 2273.4M)
Extracted 40.0002% (CPU Time= 0:00:04.2  MEM= 2277.4M)
Extracted 50.0002% (CPU Time= 0:00:06.4  MEM= 2277.4M)
Extracted 60.0002% (CPU Time= 0:00:07.3  MEM= 2277.4M)
Extracted 70.0002% (CPU Time= 0:00:07.8  MEM= 2277.4M)
Extracted 80.0002% (CPU Time= 0:00:08.5  MEM= 2277.4M)
Extracted 90.0002% (CPU Time= 0:00:09.5  MEM= 2277.4M)
Extracted 100% (CPU Time= 0:00:11.8  MEM= 2277.4M)
Number of Extracted Resistors     : 1186248
Number of Extracted Ground Cap.   : 1157770
Number of Extracted Coupling Cap. : 2034696
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2257.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.8  Real Time: 0:00:14.0  MEM: 2257.402M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54685,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2306.58 CPU=0:00:16.6 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:18.2  real=0:00:18.0  mem= 2306.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54685,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2282.62 CPU=0:00:07.3 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:07.5  real=0:00:07.0  mem= 2282.6M) ***
*** Done Building Timing Graph (cpu=0:00:30.7 real=0:00:31.0 totSessionCpu=1:33:06 mem=2282.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=2282.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2282.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2282.6M
** Profile ** DRVs :  cpu=0:00:01.9, mem=2282.6M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.683  | -0.567  | -0.683  |
|           TNS (ns):| -1193.9 | -1126.7 | -67.170 |
|    Violating Paths:|  5043   |  4880   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.385%
       (98.725% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2282.6M
**optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 2185.3M, totSessionCpu=1:33:09 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 2252.10M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 449 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.68 |          0|          0|          0|  98.72  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.68 |          0|          0|          0|  98.72  |   0:00:00.0|    2493.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 449 constrained nets 
Layer 7 has 608 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2493.8M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:04, real = 0:01:03, mem = 2342.1M, totSessionCpu=1:33:19 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2342.14M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2342.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2342.1M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2352.1M
** Profile ** DRVs :  cpu=0:00:01.9, mem=2352.1M

------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=2342.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.683  | -0.567  | -0.683  |
|           TNS (ns):| -1193.9 | -1126.7 | -67.170 |
|    Violating Paths:|  5043   |  4880   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.385%
       (98.725% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2352.1M
**optDesign ... cpu = 0:01:06, real = 0:01:06, mem = 2342.1M, totSessionCpu=1:33:22 **
** Profile ** Start :  cpu=0:00:00.0, mem=2332.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2332.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2332.6M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2332.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.683  | -0.567  | -0.683  |
|           TNS (ns):| -1193.9 | -1126.7 | -67.170 |
|    Violating Paths:|  5043   |  4880   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.385%
       (98.725% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2332.6M
**optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 2275.4M, totSessionCpu=1:33:26 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 12 19:27:09 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 54683 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1627/54504 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1852.29 (MB), peak = 2129.96 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -1.18 (MB)
#Total memory = 1852.29 (MB)
#Peak memory = 2129.96 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 10
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1           10       10
#	Totals       10       10
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1854.23 (MB), peak = 2129.96 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1866.03 (MB), peak = 2129.96 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            1        1
#	Totals        1        1
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.59 (MB), peak = 2129.96 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1866.62 (MB), peak = 2129.96 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1866.45 (MB), peak = 2129.96 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.68 (MB), peak = 2129.96 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 507
#Total wire length = 1571387 um.
#Total half perimeter of net bounding box = 1342500 um.
#Total wire length on LAYER M1 = 1286 um.
#Total wire length on LAYER M2 = 336260 um.
#Total wire length on LAYER M3 = 482698 um.
#Total wire length on LAYER M4 = 319037 um.
#Total wire length on LAYER M5 = 203217 um.
#Total wire length on LAYER M6 = 120291 um.
#Total wire length on LAYER M7 = 41581 um.
#Total wire length on LAYER M8 = 67016 um.
#Total number of vias = 448126
#Total number of multi-cut vias = 317984 ( 71.0%)
#Total number of single cut vias = 130142 ( 29.0%)
#Up-Via Summary (total 448126):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124988 ( 67.4%)     60434 ( 32.6%)     185422
#  Metal 2        2509 (  1.4%)    172494 ( 98.6%)     175003
#  Metal 3         656 (  1.3%)     49049 ( 98.7%)      49705
#  Metal 4         426 (  2.2%)     18541 ( 97.8%)      18967
#  Metal 5          66 (  0.7%)      9448 ( 99.3%)       9514
#  Metal 6         491 ( 10.7%)      4095 ( 89.3%)       4586
#  Metal 7        1006 ( 20.4%)      3923 ( 79.6%)       4929
#-----------------------------------------------------------
#               130142 ( 29.0%)    317984 ( 71.0%)     448126 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 3.41 (MB)
#Total memory = 1855.70 (MB)
#Peak memory = 2129.96 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1857.43 (MB), peak = 2129.96 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 507
#Total wire length = 1571387 um.
#Total half perimeter of net bounding box = 1342500 um.
#Total wire length on LAYER M1 = 1286 um.
#Total wire length on LAYER M2 = 336260 um.
#Total wire length on LAYER M3 = 482698 um.
#Total wire length on LAYER M4 = 319037 um.
#Total wire length on LAYER M5 = 203217 um.
#Total wire length on LAYER M6 = 120291 um.
#Total wire length on LAYER M7 = 41581 um.
#Total wire length on LAYER M8 = 67016 um.
#Total number of vias = 448126
#Total number of multi-cut vias = 317984 ( 71.0%)
#Total number of single cut vias = 130142 ( 29.0%)
#Up-Via Summary (total 448126):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124988 ( 67.4%)     60434 ( 32.6%)     185422
#  Metal 2        2509 (  1.4%)    172494 ( 98.6%)     175003
#  Metal 3         656 (  1.3%)     49049 ( 98.7%)      49705
#  Metal 4         426 (  2.2%)     18541 ( 97.8%)      18967
#  Metal 5          66 (  0.7%)      9448 ( 99.3%)       9514
#  Metal 6         491 ( 10.7%)      4095 ( 89.3%)       4586
#  Metal 7        1006 ( 20.4%)      3923 ( 79.6%)       4929
#-----------------------------------------------------------
#               130142 ( 29.0%)    317984 ( 71.0%)     448126 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#0.18% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1878.16 (MB), peak = 2129.96 (MB)
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1879.93 (MB), peak = 2129.96 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 507
#Total wire length = 1571387 um.
#Total half perimeter of net bounding box = 1342500 um.
#Total wire length on LAYER M1 = 1286 um.
#Total wire length on LAYER M2 = 336260 um.
#Total wire length on LAYER M3 = 482698 um.
#Total wire length on LAYER M4 = 319037 um.
#Total wire length on LAYER M5 = 203217 um.
#Total wire length on LAYER M6 = 120291 um.
#Total wire length on LAYER M7 = 41581 um.
#Total wire length on LAYER M8 = 67016 um.
#Total number of vias = 448126
#Total number of multi-cut vias = 318001 ( 71.0%)
#Total number of single cut vias = 130125 ( 29.0%)
#Up-Via Summary (total 448126):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      124977 ( 67.4%)     60445 ( 32.6%)     185422
#  Metal 2        2507 (  1.4%)    172496 ( 98.6%)     175003
#  Metal 3         654 (  1.3%)     49051 ( 98.7%)      49705
#  Metal 4         426 (  2.2%)     18541 ( 97.8%)      18967
#  Metal 5          66 (  0.7%)      9448 ( 99.3%)       9514
#  Metal 6         490 ( 10.7%)      4096 ( 89.3%)       4586
#  Metal 7        1005 ( 20.4%)      3924 ( 79.6%)       4929
#-----------------------------------------------------------
#               130125 ( 29.0%)    318001 ( 71.0%)     448126 
#
#detailRoute Statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 25.91 (MB)
#Total memory = 1878.19 (MB)
#Peak memory = 2129.96 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 54685 NETS and 0 SPECIALNETS signatures
#Created 113104 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1889.47 (MB), peak = 2129.96 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1889.54 (MB), peak = 2129.96 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = -91.76 (MB)
#Total memory = 1826.17 (MB)
#Peak memory = 2129.96 (MB)
#Number of warnings = 1
#Total number of warnings = 243
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 19:27:32 2025
#
**optDesign ... cpu = 0:01:34, real = 0:01:32, mem = 2237.8M, totSessionCpu=1:33:49 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113103 and nets=54685 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2237.8M)
Extracted 10.0002% (CPU Time= 0:00:02.3  MEM= 2285.9M)
Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 2285.9M)
Extracted 30.0002% (CPU Time= 0:00:03.4  MEM= 2285.9M)
Extracted 40.0002% (CPU Time= 0:00:04.2  MEM= 2289.9M)
Extracted 50.0002% (CPU Time= 0:00:06.1  MEM= 2289.9M)
Extracted 60.0002% (CPU Time= 0:00:07.1  MEM= 2289.9M)
Extracted 70.0003% (CPU Time= 0:00:07.6  MEM= 2289.9M)
Extracted 80.0003% (CPU Time= 0:00:08.3  MEM= 2289.9M)
Extracted 90.0003% (CPU Time= 0:00:09.2  MEM= 2289.9M)
Extracted 100% (CPU Time= 0:00:11.5  MEM= 2289.9M)
Number of Extracted Resistors     : 1186265
Number of Extracted Ground Cap.   : 1157777
Number of Extracted Coupling Cap. : 2034732
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2277.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.6  Real Time: 0:00:15.0  MEM: 2277.879M)
**optDesign ... cpu = 0:01:48, real = 0:01:47, mem = 2237.8M, totSessionCpu=1:34:04 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 54685,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2337.2 CPU=0:00:16.4 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:19.9  real=0:00:20.0  mem= 2337.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54685,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2310.11 CPU=0:00:06.8 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 2310.1M) ***
*** Done Building Timing Graph (cpu=0:00:33.4 real=0:00:33.0 totSessionCpu=1:34:37 mem=2310.1M)
**optDesign ... cpu = 0:02:22, real = 0:02:20, mem = 2243.3M, totSessionCpu=1:34:37 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:24, real = 0:02:22, mem = 2243.3M, totSessionCpu=1:34:39 **
** Profile ** Start :  cpu=0:00:00.0, mem=2300.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=2300.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2300.6M
** Profile ** Total reports :  cpu=0:00:02.4, mem=2245.3M
** Profile ** DRVs :  cpu=0:00:01.9, mem=2245.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.683  | -0.567  | -0.683  |
|           TNS (ns):| -1193.9 | -1126.8 | -67.170 |
|    Violating Paths:|  5043   |  4880   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.385%
       (98.725% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2245.3M
**optDesign ... cpu = 0:02:29, real = 0:02:28, mem = 2243.3M, totSessionCpu=1:34:45 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2243.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 52.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 4
  Overlap     : 0
End Summary

  Verification Complete : 4 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:51.8  MEM: 104.6M)

<CMD> optDesign -postRoute -inc
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2237.8M, totSessionCpu=1:35:48 **
**INFO: DRVs not fixed with -incr option
#Created 847 library cell signatures
#Created 54685 NETS and 0 SPECIALNETS signatures
#Created 113104 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1874.20 (MB), peak = 2162.36 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1874.20 (MB), peak = 2162.36 (MB)
Begin checking placement ... (start mem=2237.8M, init mem=2237.8M)
*info: Placed = 113103         (Fixed = 174)
*info: Unplaced = 0           
Placement Density:98.72%(450214/456030)
Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.3; mem=2237.8M)
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 49951

Instance distribution across the VT partitions:

 LVT : inst = 20329 (40.7%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 20329 (40.7%)

 HVT : inst = 29598 (59.3%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 29598 (59.3%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113103 and nets=54685 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2225.3M)
Extracted 10.0002% (CPU Time= 0:00:03.1  MEM= 2297.4M)
Extracted 20.0002% (CPU Time= 0:00:03.6  MEM= 2297.4M)
Extracted 30.0002% (CPU Time= 0:00:04.3  MEM= 2297.4M)
Extracted 40.0002% (CPU Time= 0:00:05.3  MEM= 2301.4M)
Extracted 50.0002% (CPU Time= 0:00:07.9  MEM= 2301.4M)
Extracted 60.0002% (CPU Time= 0:00:09.2  MEM= 2301.4M)
Extracted 70.0003% (CPU Time= 0:00:09.8  MEM= 2301.4M)
Extracted 80.0003% (CPU Time= 0:00:10.6  MEM= 2301.4M)
Extracted 90.0003% (CPU Time= 0:00:11.7  MEM= 2301.4M)
Extracted 100% (CPU Time= 0:00:14.5  MEM= 2301.4M)
Number of Extracted Resistors     : 1186265
Number of Extracted Ground Cap.   : 1157777
Number of Extracted Coupling Cap. : 2034732
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2277.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:18.4  Real Time: 0:00:18.0  MEM: 2277.348M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54685,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2343.7 CPU=0:00:17.3 REAL=0:00:17.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:19.2  real=0:00:19.0  mem= 2343.7M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54685,  13.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2319.74 CPU=0:00:07.5 REAL=0:00:08.0)
*** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 2319.7M) ***
*** Done Building Timing Graph (cpu=0:00:33.2 real=0:00:33.0 totSessionCpu=1:36:46 mem=2319.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=2319.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2319.7M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2319.7M
** Profile ** DRVs :  cpu=0:00:02.6, mem=2319.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.683  | -0.567  | -0.683  |
|           TNS (ns):| -1193.9 | -1126.8 | -67.170 |
|    Violating Paths:|  5043   |  4880   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.385%
       (98.725% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2319.7M
**optDesign ... cpu = 0:01:01, real = 0:01:01, mem = 2209.5M, totSessionCpu=1:36:50 **
Setting latch borrow mode to budget during optimization.
*** Timing NOT met, worst failing slack is -0.683
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in WNS mode
Info: 449 clock nets excluded from IPO operation.
*info: 449 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -1193.921 Density 98.72
Optimizer WNS Pass 0
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.567|   -0.683|-1126.752|-1193.921|    98.72%|   0:00:00.0| 2451.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 3 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.514|   -0.683|-1141.886|-1216.942|    98.72%|   0:00:14.0| 2436.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.4 real=0:00:14.0 mem=2436.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.6 real=0:00:14.0 mem=2436.4M) ***
** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -1216.942 Density 98.72
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 0 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 452 constrained nets 
Layer 7 has 608 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:15.8 real=0:00:16.0 mem=2436.4M) ***
*** Starting refinePlace (1:37:18 mem=2425.4M) ***
Density distribution unevenness ratio = 0.807%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2425.4MB
Summary Report:
Instances move: 0 (out of 49780 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2425.4MB
*** Finished refinePlace (1:37:20 mem=2425.4M) ***
Density distribution unevenness ratio = 0.805%
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
Begin: GigaOpt Optimization in TNS mode
Info: 452 clock nets excluded from IPO operation.
*info: 452 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -1216.942 Density 98.73
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.514|   -0.683|-1141.886|-1216.942|    98.73%|   0:00:00.0| 2437.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.514|   -0.683|-1142.143|-1217.199|    98.72%|   0:00:03.0| 2437.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_92_/E                             |
|  -0.514|   -0.683|-1144.227|-1219.283|    98.70%|   0:00:03.0| 2437.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_56_/E                             |
|  -0.514|   -0.683|-1146.180|-1221.236|    98.70%|   0:00:01.0| 2437.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_25_/E                             |
|  -0.514|   -0.683|-1145.544|-1220.600|    98.70%|   0:00:00.0| 2437.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_25_/E                             |
|  -0.514|   -0.683|-1143.696|-1218.752|    98.70%|   0:00:00.0| 2437.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_127_/E                            |
|  -0.514|   -0.683|-1143.559|-1218.615|    98.70%|   0:00:01.0| 2437.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q5_reg_16_/D                                       |
|  -0.514|   -0.683|-1143.495|-1218.551|    98.70%|   0:00:01.0| 2437.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
|  -0.514|   -0.683|-1143.470|-1218.527|    98.70%|   0:00:00.0| 2456.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_87_/D                           |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 14 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.514|   -0.711|-1124.889|-1201.102|    98.70%|   0:00:25.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_52_/E                             |
|  -0.514|   -0.711|-1127.979|-1204.193|    98.69%|   0:00:01.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q4_reg_17_/D                                       |
|  -0.514|   -0.711|-1127.828|-1204.042|    98.69%|   0:00:01.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_82_/E                             |
|  -0.514|   -0.711|-1127.792|-1204.005|    98.69%|   0:00:00.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_82_/E                             |
|  -0.514|   -0.711|-1127.734|-1203.947|    98.69%|   0:00:01.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_9_/D                                        |
|  -0.514|   -0.711|-1127.712|-1203.926|    98.69%|   0:00:00.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_75_/D                           |
|  -0.514|   -0.711|-1127.688|-1203.901|    98.69%|   0:00:01.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_127_/D                          |
|  -0.514|   -0.711|-1127.523|-1203.736|    98.69%|   0:00:00.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_87_/D                           |
|  -0.514|   -0.711|-1127.500|-1203.713|    98.69%|   0:00:01.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q11_reg_9_/D                                       |
|  -0.514|   -0.711|-1127.377|-1203.590|    98.69%|   0:00:01.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.514|   -0.711|-1127.337|-1203.550|    98.69%|   0:00:00.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q0_reg_17_/D                                       |
|  -0.514|   -0.711|-1127.013|-1203.226|    98.69%|   0:00:02.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.514|   -0.711|-1126.993|-1203.207|    98.69%|   0:00:00.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q6_reg_16_/D                                       |
|  -0.514|   -0.711|-1126.642|-1202.855|    98.69%|   0:00:00.0| 2468.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_14_/E                             |
|  -0.514|   -0.711|-1126.620|-1202.833|    98.69%|   0:00:01.0| 2487.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_47_/D                           |
|  -0.514|   -0.711|-1126.513|-1202.726|    98.69%|   0:00:01.0| 2487.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.514|   -0.711|-1126.490|-1202.704|    98.69%|   0:00:00.0| 2487.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.514|   -0.711|-1126.467|-1202.680|    98.69%|   0:00:00.0| 2487.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_14_/D                                       |
|  -0.514|   -0.711|-1126.432|-1202.645|    98.69%|   0:00:01.0| 2487.2M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_114_/D                          |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.514|   -0.711|-1123.726|-1199.940|    98.69%|   0:00:15.0| 2489.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/query_q_reg_114_/D                          |
|  -0.514|   -0.711|-1123.726|-1199.940|    98.69%|   0:00:01.0| 2489.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_4_/D                                       |
|  -0.514|   -0.711|-1123.726|-1199.940|    98.69%|   0:00:01.0| 2489.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q3_reg_5_/D                                        |
|  -0.514|   -0.711|-1123.420|-1199.634|    98.69%|   0:00:01.0| 2489.5M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory7_reg_45_/D  |
|  -0.514|   -0.711|-1123.420|-1199.634|    98.69%|   0:00:00.0| 2489.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:03 real=0:01:03 mem=2489.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:03 real=0:01:03 mem=2489.5M) ***
** GigaOpt Optimizer WNS Slack -0.711 TNS Slack -1199.634 Density 98.69
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 10 Nets
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 468 constrained nets 
Layer 7 has 608 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:04 real=0:01:05 mem=2489.5M) ***
*** Starting refinePlace (1:38:34 mem=2470.4M) ***
Density distribution unevenness ratio = 0.812%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2470.4MB
Summary Report:
Instances move: 0 (out of 49798 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2470.4MB
*** Finished refinePlace (1:38:35 mem=2470.4M) ***
Density distribution unevenness ratio = 0.810%
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.514 ns
Total 0 nets layer assigned (1.3).
GigaOpt: setting up router preferences
        design wns: -0.5136
        slack threshold: 0.9064
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1627 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.711 ns
Total 0 nets layer assigned (0.6).
GigaOpt: setting up router preferences
        design wns: -0.7107
        slack threshold: 0.7093
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1627 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2473.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=2473.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2473.7M
** Profile ** DRVs :  cpu=0:00:01.9, mem=2473.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.711  | -0.514  | -0.711  |
|           TNS (ns):| -1199.6 | -1123.4 | -76.213 |
|    Violating Paths:|  4972   |  4809   |   163   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.356%
       (98.696% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2473.7M
**optDesign ... cpu = 0:02:54, real = 0:02:52, mem = 2300.4M, totSessionCpu=1:38:43 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 12 19:32:54 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_1 connects to NET core_instance/CTS_394 at location ( 534.900 263.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/CTS_394 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L3_29 connects to NET core_instance/mac_array_instance/CTS_102 at location ( 569.300 349.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_102 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/U24 connects to NET core_instance/mac_array_instance/FE_OCPN8633_q_temp_965_ at location ( 573.500 191.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN8633_q_temp_965_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/U11 connects to NET core_instance/mac_array_instance/FE_OCPN7918_q_temp_960_ at location ( 562.700 178.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN7918_q_temp_960_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/U48 connects to NET core_instance/mac_array_instance/FE_OCPN7529_q_temp_941_ at location ( 552.700 174.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN7529_q_temp_941_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/U40 connects to NET core_instance/mac_array_instance/FE_OCPN6798_q_temp_940_ at location ( 553.700 171.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN6798_q_temp_940_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/U88 connects to NET core_instance/mac_array_instance/FE_OCPN6247_q_temp_478_ at location ( 461.900 531.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN6247_q_temp_478_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/U41 connects to NET core_instance/mac_array_instance/FE_OCPN6217_q_temp_939_ at location ( 554.100 180.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN6217_q_temp_939_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/U83 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN5950_FE_RN_38 at location ( 327.300 509.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OCPN5950_FE_RN_38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/U83 connects to NET core_instance/mac_array_instance/FE_OCPN5731_q_temp_174_ at location ( 326.500 509.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN5731_q_temp_174_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1c/U19 connects to NET core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/FE_OFN5636_rd_ptr_0_ at location ( 246.100 320.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_1__fifo_instance/fifo_mux_16_1a/FE_OFN5636_rd_ptr_0_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST core_instance/mac_array_instance/col_idx_5__mac_col_inst/U118 connects to NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN5594_n153 at location ( 564.300 563.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN5594_n153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/U112 connects to NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_282 at location ( 626.500 500.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_282 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/U88 connects to NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN4860_n151 at location ( 461.700 531.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN4860_n151 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/U15 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_170 at location ( 311.500 666.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/U14 connects to NET core_instance/mac_array_instance/FE_OFN4594_q_temp_992_ at location ( 634.700 185.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OFN4594_q_temp_992_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/U95 connects to NET core_instance/mac_array_instance/FE_OFN4505_q_temp_161_ at location ( 268.100 644.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OFN4505_q_temp_161_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/U100 connects to NET core_instance/mac_array_instance/FE_OFN4080_q_temp_953_ at location ( 545.300 171.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OFN4080_q_temp_953_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/U40 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN3427_n140 at location ( 553.500 171.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN S of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/U48 connects to NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN3427_n140 at location ( 552.500 174.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN3427_n140 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN3393_n15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 54702 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1627/54523 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1861.71 (MB), peak = 2162.36 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 299.475 138.700 ) on M1 for NET core_instance/CTS_324. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 530.850 263.200 ) on M1 for NET core_instance/CTS_394. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 318.510 201.730 ) on M1 for NET core_instance/FE_USKN9599_CTS_335. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 410.710 109.870 ) on M1 for NET core_instance/FE_USKN9635_CTS_301. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 565.250 349.600 ) on M1 for NET core_instance/mac_array_instance/CTS_102. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 326.325 509.510 ) on M1 for NET core_instance/mac_array_instance/FE_OCPN5731_q_temp_174_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 553.925 180.085 ) on M1 for NET core_instance/mac_array_instance/FE_OCPN6217_q_temp_939_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 461.725 531.110 ) on M1 for NET core_instance/mac_array_instance/FE_OCPN6247_q_temp_478_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 553.525 171.110 ) on M1 for NET core_instance/mac_array_instance/FE_OCPN6798_q_temp_940_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 552.525 174.710 ) on M1 for NET core_instance/mac_array_instance/FE_OCPN7529_q_temp_941_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 562.525 178.310 ) on M1 for NET core_instance/mac_array_instance/FE_OCPN7918_q_temp_960_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 573.325 190.885 ) on M1 for NET core_instance/mac_array_instance/FE_OCPN8633_q_temp_965_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 545.125 171.110 ) on M1 for NET core_instance/mac_array_instance/FE_OFN4080_q_temp_953_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 267.925 644.485 ) on M1 for NET core_instance/mac_array_instance/FE_OFN4505_q_temp_161_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I0 at ( 634.525 185.510 ) on M1 for NET core_instance/mac_array_instance/FE_OFN4594_q_temp_992_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 280.610 356.510 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 210.400 487.885 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[101]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 202.400 480.685 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[102]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 201.010 471.710 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[103]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 270.210 518.510 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[105]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#422 routed nets are extracted.
#    227 (0.41%) extracted nets are partially routed.
#54082 routed nets are imported.
#19 (0.03%) nets are without wires.
#181 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 54704.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 227
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 12 19:33:02 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 12 19:33:06 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.28%
#  Metal 2        V        3394          84       53824     0.86%
#  Metal 3        H        3474           0       53824     0.17%
#  Metal 4        V        2136        1342       53824     0.00%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21088       5.41%  430592    11.91%
#
#  527 nets (0.96%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1866.64 (MB), peak = 2162.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1866.83 (MB), peak = 2162.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1874.09 (MB), peak = 2162.36 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1867.09 (MB), peak = 2162.36 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1874.52 (MB), peak = 2162.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 181 (skipped).
#Total number of routable nets = 54523.
#Total number of nets in the design = 54704.
#
#246 routable nets have only global wires.
#54277 routable nets have only detail routed wires.
#49 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1157 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                 33                 16             197  
#-------------------------------------------------------------------
#        Total                 33                 16             197  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                527                679           53317  
#-------------------------------------------------------------------
#        Total                527                679           53317  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      3(0.01%)   (0.01%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1571815 um.
#Total half perimeter of net bounding box = 1342907 um.
#Total wire length on LAYER M1 = 1286 um.
#Total wire length on LAYER M2 = 336249 um.
#Total wire length on LAYER M3 = 482962 um.
#Total wire length on LAYER M4 = 319213 um.
#Total wire length on LAYER M5 = 203217 um.
#Total wire length on LAYER M6 = 120291 um.
#Total wire length on LAYER M7 = 41581 um.
#Total wire length on LAYER M8 = 67016 um.
#Total number of vias = 448228
#Total number of multi-cut vias = 317939 ( 70.9%)
#Total number of single cut vias = 130289 ( 29.1%)
#Up-Via Summary (total 448228):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125033 ( 67.4%)     60415 ( 32.6%)     185448
#  Metal 2        2573 (  1.5%)    172468 ( 98.5%)     175041
#  Metal 3         696 (  1.4%)     49047 ( 98.6%)      49743
#  Metal 4         426 (  2.2%)     18541 ( 97.8%)      18967
#  Metal 5          66 (  0.7%)      9448 ( 99.3%)       9514
#  Metal 6         490 ( 10.7%)      4096 ( 89.3%)       4586
#  Metal 7        1005 ( 20.4%)      3924 ( 79.6%)       4929
#-----------------------------------------------------------
#               130289 ( 29.1%)    317939 ( 70.9%)     448228 
#
#Total number of involved priority nets 31
#Maximum src to sink distance for priority net 506.5
#Average of max src_to_sink distance for priority net 47.0
#Average of ave src_to_sink distance for priority net 35.4
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1874.61 (MB), peak = 2162.36 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1863.07 (MB), peak = 2162.36 (MB)
#Start Track Assignment.
#Done with 47 horizontal wires in 2 hboxes and 28 vertical wires in 2 hboxes.
#Done with 1 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1571857 um.
#Total half perimeter of net bounding box = 1342907 um.
#Total wire length on LAYER M1 = 1299 um.
#Total wire length on LAYER M2 = 336254 um.
#Total wire length on LAYER M3 = 482985 um.
#Total wire length on LAYER M4 = 319214 um.
#Total wire length on LAYER M5 = 203217 um.
#Total wire length on LAYER M6 = 120291 um.
#Total wire length on LAYER M7 = 41581 um.
#Total wire length on LAYER M8 = 67016 um.
#Total number of vias = 448224
#Total number of multi-cut vias = 317939 ( 70.9%)
#Total number of single cut vias = 130285 ( 29.1%)
#Up-Via Summary (total 448224):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125031 ( 67.4%)     60415 ( 32.6%)     185446
#  Metal 2        2571 (  1.5%)    172468 ( 98.5%)     175039
#  Metal 3         696 (  1.4%)     49047 ( 98.6%)      49743
#  Metal 4         426 (  2.2%)     18541 ( 97.8%)      18967
#  Metal 5          66 (  0.7%)      9448 ( 99.3%)       9514
#  Metal 6         490 ( 10.7%)      4096 ( 89.3%)       4586
#  Metal 7        1005 ( 20.4%)      3924 ( 79.6%)       4929
#-----------------------------------------------------------
#               130285 ( 29.1%)    317939 ( 70.9%)     448224 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1927.26 (MB), peak = 2162.36 (MB)
#
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 65.90 (MB)
#Total memory = 1927.26 (MB)
#Peak memory = 2162.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 33.7% of the total area was rechecked for DRC, and 8.0% required routing.
#    number of violations = 39
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   CutSpc   Totals
#	M1           19        3        3        2        1        1       29
#	M2            3        3        4        0        0        0       10
#	Totals       22        6        7        2        1        1       39
#214 out of 113122 instances need to be verified(marked ipoed).
#5.1% of the total area is being checked for drcs
#5.1% of the total area was checked
#    number of violations = 86
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   CutSpc   Totals
#	M1           41        3        5       22        1        1       73
#	M2            3        3        7        0        0        0       13
#	Totals       44        6       12       22        1        1       86
#cpu time = 00:00:46, elapsed time = 00:00:46, memory = 1945.25 (MB), peak = 2162.36 (MB)
#start 1st optimization iteration ...
#    number of violations = 66
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   CutSpc   Totals
#	M1           27        1        4       18        1        1       52
#	M2            2        2       10        0        0        0       14
#	Totals       29        3       14       18        1        1       66
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1891.57 (MB), peak = 2162.36 (MB)
#start 2nd optimization iteration ...
#    number of violations = 54
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp    SpacV   CutSpc   Totals
#	M1           27        1        4       18        1        1       52
#	M2            1        1        0        0        0        0        2
#	Totals       28        2        4       18        1        1       54
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1904.60 (MB), peak = 2162.36 (MB)
#start 3rd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            1        1
#	Totals        1        1
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1915.32 (MB), peak = 2162.36 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.55 (MB), peak = 2162.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1571703 um.
#Total half perimeter of net bounding box = 1342907 um.
#Total wire length on LAYER M1 = 1289 um.
#Total wire length on LAYER M2 = 336140 um.
#Total wire length on LAYER M3 = 482956 um.
#Total wire length on LAYER M4 = 319230 um.
#Total wire length on LAYER M5 = 203227 um.
#Total wire length on LAYER M6 = 120296 um.
#Total wire length on LAYER M7 = 41556 um.
#Total wire length on LAYER M8 = 67009 um.
#Total number of vias = 448478
#Total number of multi-cut vias = 317022 ( 70.7%)
#Total number of single cut vias = 131456 ( 29.3%)
#Up-Via Summary (total 448478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125247 ( 67.5%)     60217 ( 32.5%)     185464
#  Metal 2        3220 (  1.8%)    171976 ( 98.2%)     175196
#  Metal 3         888 (  1.8%)     48913 ( 98.2%)      49801
#  Metal 4         484 (  2.5%)     18497 ( 97.5%)      18981
#  Metal 5          88 (  0.9%)      9429 ( 99.1%)       9517
#  Metal 6         510 ( 11.1%)      4079 ( 88.9%)       4589
#  Metal 7        1019 ( 20.7%)      3911 ( 79.3%)       4930
#-----------------------------------------------------------
#               131456 ( 29.3%)    317022 ( 70.7%)     448478 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:52
#Elapsed time = 00:00:52
#Increased memory = -53.28 (MB)
#Total memory = 1873.98 (MB)
#Peak memory = 2162.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1875.71 (MB), peak = 2162.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1571703 um.
#Total half perimeter of net bounding box = 1342907 um.
#Total wire length on LAYER M1 = 1289 um.
#Total wire length on LAYER M2 = 336140 um.
#Total wire length on LAYER M3 = 482956 um.
#Total wire length on LAYER M4 = 319230 um.
#Total wire length on LAYER M5 = 203227 um.
#Total wire length on LAYER M6 = 120296 um.
#Total wire length on LAYER M7 = 41556 um.
#Total wire length on LAYER M8 = 67009 um.
#Total number of vias = 448478
#Total number of multi-cut vias = 317022 ( 70.7%)
#Total number of single cut vias = 131456 ( 29.3%)
#Up-Via Summary (total 448478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125247 ( 67.5%)     60217 ( 32.5%)     185464
#  Metal 2        3220 (  1.8%)    171976 ( 98.2%)     175196
#  Metal 3         888 (  1.8%)     48913 ( 98.2%)      49801
#  Metal 4         484 (  2.5%)     18497 ( 97.5%)      18981
#  Metal 5          88 (  0.9%)      9429 ( 99.1%)       9517
#  Metal 6         510 ( 11.1%)      4079 ( 88.9%)       4589
#  Metal 7        1019 ( 20.7%)      3911 ( 79.3%)       4930
#-----------------------------------------------------------
#               131456 ( 29.3%)    317022 ( 70.7%)     448478 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#10.04% of area are rerouted by ECO routing.
#    number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1885.27 (MB), peak = 2162.36 (MB)
#    number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1886.10 (MB), peak = 2162.36 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1571703 um.
#Total half perimeter of net bounding box = 1342907 um.
#Total wire length on LAYER M1 = 1289 um.
#Total wire length on LAYER M2 = 336140 um.
#Total wire length on LAYER M3 = 482956 um.
#Total wire length on LAYER M4 = 319230 um.
#Total wire length on LAYER M5 = 203227 um.
#Total wire length on LAYER M6 = 120296 um.
#Total wire length on LAYER M7 = 41556 um.
#Total wire length on LAYER M8 = 67009 um.
#Total number of vias = 448478
#Total number of multi-cut vias = 318347 ( 71.0%)
#Total number of single cut vias = 130131 ( 29.0%)
#Up-Via Summary (total 448478):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      125009 ( 67.4%)     60455 ( 32.6%)     185464
#  Metal 2        2504 (  1.4%)    172692 ( 98.6%)     175196
#  Metal 3         650 (  1.3%)     49151 ( 98.7%)      49801
#  Metal 4         418 (  2.2%)     18563 ( 97.8%)      18981
#  Metal 5          66 (  0.7%)      9451 ( 99.3%)       9517
#  Metal 6         482 ( 10.5%)      4107 ( 89.5%)       4589
#  Metal 7        1002 ( 20.3%)      3928 ( 79.7%)       4930
#-----------------------------------------------------------
#               130131 ( 29.0%)    318347 ( 71.0%)     448478 
#
#detailRoute Statistics:
#Cpu time = 00:01:10
#Elapsed time = 00:01:10
#Increased memory = -42.89 (MB)
#Total memory = 1884.36 (MB)
#Peak memory = 2162.36 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:37
#Elapsed time = 00:01:37
#Increased memory = -115.37 (MB)
#Total memory = 1826.44 (MB)
#Peak memory = 2162.36 (MB)
#Number of warnings = 63
#Total number of warnings = 306
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 19:34:31 2025
#
**optDesign ... cpu = 0:04:31, real = 0:04:29, mem = 2262.9M, totSessionCpu=1:40:20 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113122 and nets=54704 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2262.9M)
Extracted 10.0003% (CPU Time= 0:00:02.3  MEM= 2310.9M)
Extracted 20.0002% (CPU Time= 0:00:02.7  MEM= 2310.9M)
Extracted 30.0002% (CPU Time= 0:00:03.3  MEM= 2310.9M)
Extracted 40.0002% (CPU Time= 0:00:04.1  MEM= 2314.9M)
Extracted 50.0003% (CPU Time= 0:00:06.0  MEM= 2314.9M)
Extracted 60.0003% (CPU Time= 0:00:07.0  MEM= 2314.9M)
Extracted 70.0002% (CPU Time= 0:00:07.4  MEM= 2314.9M)
Extracted 80.0002% (CPU Time= 0:00:08.1  MEM= 2314.9M)
Extracted 90.0002% (CPU Time= 0:00:09.1  MEM= 2314.9M)
Extracted 100% (CPU Time= 0:00:11.2  MEM= 2314.9M)
Number of Extracted Resistors     : 1186402
Number of Extracted Ground Cap.   : 1157789
Number of Extracted Coupling Cap. : 2034960
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2302.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:14.2  Real Time: 0:00:14.0  MEM: 2302.918M)
**optDesign ... cpu = 0:04:46, real = 0:04:43, mem = 2260.9M, totSessionCpu=1:40:34 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 54704,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2358.23 CPU=0:00:15.1 REAL=0:00:15.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:18.4  real=0:00:19.0  mem= 2358.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54704,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=2334.28 CPU=0:00:06.6 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:06.8  real=0:00:07.0  mem= 2334.3M) ***
*** Done Building Timing Graph (cpu=0:00:30.8 real=0:00:31.0 totSessionCpu=1:41:05 mem=2334.3M)
**optDesign ... cpu = 0:05:16, real = 0:05:14, mem = 2266.7M, totSessionCpu=1:41:05 **
*** Timing NOT met, worst failing slack is -0.704
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 468 clock nets excluded from IPO operation.
*info: 468 clock nets excluded
*info: 2 special nets excluded.
*info: 181 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.704 TNS Slack -1201.487 Density 98.70
Optimizer TNS Opt
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.513|   -0.704|-1126.122|-1201.487|    98.70%|   0:00:00.0| 2497.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
|  -0.513|   -0.704|-1126.122|-1201.487|    98.70%|   0:00:01.0| 2497.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
|        |         |         |         |          |            |        |          |         | l_inst/key_q_reg_89_/E                             |
|  -0.513|   -0.704|-1126.122|-1201.487|    98.70%|   0:00:00.0| 2497.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q10_reg_18_/D                                      |
|  -0.513|   -0.704|-1126.122|-1201.487|    98.70%|   0:00:01.0| 2497.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q9_reg_13_/D                                       |
|  -0.513|   -0.704|-1126.122|-1201.487|    98.70%|   0:00:01.0| 2497.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q12_reg_4_/D                                       |
|  -0.513|   -0.704|-1126.122|-1201.487|    98.70%|   0:00:00.0| 2497.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
|        |         |         |         |          |            |        |          |         | q7_reg_18_/D                                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=2497.6M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.4 real=0:00:03.0 mem=2497.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 468 constrained nets 
Layer 7 has 608 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.3 real=0:00:04.0 mem=2497.6M) ***
End: GigaOpt Optimization in post-eco TNS mode
Running setup recovery post routing.
**optDesign ... cpu = 0:05:26, real = 0:05:24, mem = 2348.7M, totSessionCpu=1:41:15 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=2348.68M, totSessionCpu=1:41:16 .
**optDesign ... cpu = 0:05:28, real = 0:05:25, mem = 2348.7M, totSessionCpu=1:41:16 **

**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1773.54MB/1773.54MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1773.86MB/1773.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1773.91MB/1773.91MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 19:35:28 (2025-Mar-13 02:35:28 GMT)
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT): 10%
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT): 20%
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT): 30%
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT): 40%
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT): 50%
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT): 60%
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT): 70%
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT): 80%
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT): 90%

Finished Levelizing
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT)

Starting Activity Propagation
2025-Mar-12 19:35:29 (2025-Mar-13 02:35:29 GMT)
2025-Mar-12 19:35:30 (2025-Mar-13 02:35:30 GMT): 10%
2025-Mar-12 19:35:30 (2025-Mar-13 02:35:30 GMT): 20%

Finished Activity Propagation
2025-Mar-12 19:35:31 (2025-Mar-13 02:35:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:02, mem(process/total)=1774.91MB/1774.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 19:35:31 (2025-Mar-13 02:35:31 GMT)
 ... Calculating switching power
2025-Mar-12 19:35:31 (2025-Mar-13 02:35:31 GMT): 10%
2025-Mar-12 19:35:31 (2025-Mar-13 02:35:31 GMT): 20%
2025-Mar-12 19:35:31 (2025-Mar-13 02:35:31 GMT): 30%
2025-Mar-12 19:35:31 (2025-Mar-13 02:35:31 GMT): 40%
2025-Mar-12 19:35:31 (2025-Mar-13 02:35:31 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 19:35:32 (2025-Mar-13 02:35:32 GMT): 60%
2025-Mar-12 19:35:34 (2025-Mar-13 02:35:34 GMT): 70%
2025-Mar-12 19:35:35 (2025-Mar-13 02:35:35 GMT): 80%
2025-Mar-12 19:35:36 (2025-Mar-13 02:35:36 GMT): 90%

Finished Calculating power
2025-Mar-12 19:35:36 (2025-Mar-13 02:35:36 GMT)
Ended Power Computation: (cpu=0:00:04, real=0:00:05, mem(process/total)=1775.96MB/1775.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1775.96MB/1775.96MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=1776.00MB/1776.00MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-12 19:35:36 (2025-Mar-13 02:35:36 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      174.90185043 	   68.1400%
Total Switching Power:      78.14666450 	   30.4451%
Total Leakage Power:         3.63174116 	    1.4149%
Total Power:               256.68025591
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          98.9       5.749      0.7237       105.4       41.05
Macro                                  0           0      0.9379      0.9379      0.3654
IO                                     0           0   1.824e-05   1.824e-05   7.106e-06
Combinational                      68.02       53.55       1.916       123.5       48.11
Clock (Combinational)              7.982       18.85     0.05441       26.88       10.47
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              174.9       78.15       3.632       256.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      174.9       78.15       3.632       256.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                7.982       18.85     0.05441       26.88       10.47
-----------------------------------------------------------------------------------------
Total                              7.982       18.85     0.05441       26.88       10.47
-----------------------------------------------------------------------------------------
Total leakage power = 3.63174 mW
Cell usage statistics:  
Library tcbn65gpluswc , 113122 cells ( 100.000000%) , 3.63174 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total)=1781.32MB/1781.32MB)


Output file is ./timingReports/fullchip_postRoute.power.

_______________________________________________________________________
**optDesign ... cpu = 0:05:37, real = 0:05:35, mem = 2348.7M, totSessionCpu=1:41:25 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:39, real = 0:05:37, mem = 2348.7M, totSessionCpu=1:41:27 **
** Profile ** Start :  cpu=0:00:00.0, mem=2405.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2405.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2405.9M
** Profile ** Total reports :  cpu=0:00:02.3, mem=2350.7M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2350.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.704  | -0.513  | -0.704  |
|           TNS (ns):| -1201.5 | -1126.1 | -75.365 |
|    Violating Paths:|  4962   |  4798   |   164   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      2 (2)       |    -341    |      2 (2)       |
+----------------+------------------+------------+------------------+

Density: 58.356%
       (98.696% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2350.7M
**optDesign ... cpu = 0:05:44, real = 0:05:42, mem = 2348.7M, totSessionCpu=1:41:32 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2348.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 43.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 5
  Overlap     : 0
End Summary

  Verification Complete : 5 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:43.0  MEM: 75.2M)

invalid command name "nanoROute"
**WARN: (IMPSYT-13021):	Command nanoroute/nanoRoute is obsolete now. Replace it with the following commands:
globalDetailRouteBatch
<CMD> getNanoRouteMode -quiet -routeWithSiDriven
<CMD> getNanoRouteMode -quiet -routeSiEffort
<CMD> getNanoRouteMode -quiet -timing_engine
**WARN: (IMPTCM-70):	Option "-timing_engine" for command getNanoRouteMode is obsolete and has been replaced by "-timingEngine". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-timingEngine".
<CMD> getNanoRouteMode -quiet -routeWithTimingDriven
<CMD> getNanoRouteMode -quiet -routeWithEco
<CMD> trialRoute -handlePreroute
*** Starting trialRoute (mem=2299.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 468

Phase 1a-1d Overflow: 0.00% H + 0.02% V (0:00:01.9 2321.5M)

Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.5 2321.5M)

Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 0.00% H + 0.42% V (0:00:03.6 2326.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	5	 0.00%
 -4:	0	 0.00%	23	 0.01%
 -3:	0	 0.00%	77	 0.03%
 -2:	0	 0.00%	221	 0.08%
 -1:	0	 0.00%	617	 0.23%
--------------------------------------
  0:	2	 0.00%	1438	 0.54%
  1:	5	 0.00%	2873	 1.08%
  2:	13	 0.00%	5069	 1.91%
  3:	62	 0.02%	8031	 3.02%
  4:	163	 0.06%	13234	 4.98%
  5:	265624	99.91%	234281	88.12%


Total length: 1.526e+06um, number of vias: 491888
M1(H) length: 9.602e+01um, number of vias: 186082
M2(V) length: 3.537e+05um, number of vias: 183214
M3(H) length: 5.303e+05um, number of vias: 51124
M4(V) length: 2.227e+05um, number of vias: 27940
M5(H) length: 1.249e+05um, number of vias: 22720
M6(V) length: 1.713e+05um, number of vias: 9567
M7(H) length: 4.941e+04um, number of vias: 11241
M8(V) length: 7.388e+04um

Peak Memory Usage was 2326.1M 
*** Finished trialRoute (cpu=0:00:11.8 mem=2326.1M) ***

<CMD_INTERNAL> setCteReport
<CMD> writeDesignTiming /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.timing_fileTm8KMm.tif
#################################################################################
# Design Stage: PreRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113122 and nets=54704 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2270.9M)
Extracted 10.0004% (CPU Time= 0:00:02.0  MEM= 2319.0M)
Extracted 20.0003% (CPU Time= 0:00:02.3  MEM= 2319.0M)
Extracted 30.0004% (CPU Time= 0:00:02.9  MEM= 2319.0M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 2323.0M)
Extracted 50.0005% (CPU Time= 0:00:04.8  MEM= 2323.0M)
Extracted 60.0004% (CPU Time= 0:00:05.7  MEM= 2323.0M)
Extracted 70.0003% (CPU Time= 0:00:06.0  MEM= 2323.0M)
Extracted 80.0004% (CPU Time= 0:00:06.7  MEM= 2323.0M)
Extracted 90.0003% (CPU Time= 0:00:07.6  MEM= 2323.0M)
Extracted 100% (CPU Time= 0:00:09.0  MEM= 2323.0M)
Number of Extracted Resistors     : 921353
Number of Extracted Ground Cap.   : 967476
Number of Extracted Coupling Cap. : 1759236
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2308.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.4  Real Time: 0:00:11.0  MEM: 2308.949M)
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=2366.8 CPU=0:00:06.4 REAL=0:00:07.0)
*** CDM Built up (cpu=0:00:20.5  real=0:00:20.0  mem= 2366.8M) ***
Worst slack reported in the design = -0.701400 (late)
*** writeDesignTiming (0:00:24.4) ***
<CMD> setNanoRouteMode -quiet -timingEngine /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.timing_fileTm8KMm.tif
Writing DEF file '.spc_def.def', current time is Wed Mar 12 19:37:46 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file '.spc_def.def' is written, current time is Wed Mar 12 19:37:47 2025 ...
<CMD> nanoroute -route_with_si_driven
NanoRoute running ...
#################  nanoroute  ################
#Copyright (c) 1999 - 2010
#Cadence Design Systems, Inc.
#All rights reserved. This work may not be copied, modified, 
#re-published, uploaded, executed, or distributed in any way, 
#in any medium, whether in whole or in part, without prior 
#written permission from Cadence Design Systems, Inc.
#http://www.cadence.com
#
#Product Version : 15.23-s045_1 NR160414-1105/15_23-UB
#Database Version : 2.30 {superthreading v1.26}
#Checkout Date : 04/14/2016:11:05:13 from 15_23
#Compiled Date : 04/22/2016 12:11:12 using tools-
#Hostname : ieng6-ece-19.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64 2.20GHz)
#Current Working Directory : /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr
#nanoroute Executable : /acsnfs3/software/cadence-innovus152/tools.lnx86/plato/bin/64bit/nanoroute
#Current Date and Time : Wed Mar 12 19:37:47 2025
#
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/FE_UNCONNECTED_1
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_218
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_1
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_2
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_3
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_4
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_5
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_6
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_7
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_8
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_9
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_10
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_11
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_12
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_13
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_14
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_15
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_16
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_17
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_18
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_19
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_20
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_21
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_22
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_23
#WARNING (NRDB-151) Cannot find NET SYNOPSYS_UNCONNECTED_24
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_1
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_2
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_3
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_4
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_5
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_6
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_7
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_8
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_9
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_10
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_11
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_12
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_13
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_14
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_15
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_16
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_17
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_18
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_19
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_20
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_21
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_22
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_23
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_24
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_25
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_26
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_27
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_28
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_29
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_30
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_31
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_32
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_33
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_34
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_35
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_36
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_37
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_38
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_39
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_40
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_41
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_42
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_43
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_44
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_45
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_46
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_47
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_48
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_49
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_50
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_51
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_52
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_53
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_54
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_55
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_56
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_57
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_58
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_59
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_60
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_61
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_62
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_63
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_64
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_65
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_66
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_67
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_68
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_69
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_70
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_71
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_72
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_73
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_74
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_75
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_76
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_77
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_78
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_79
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_80
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_81
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_82
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_83
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_84
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_85
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_86
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_87
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_88
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_89
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_90
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_91
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_92
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_93
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_94
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_95
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_96
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_97
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_98
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_99
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_100
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_101
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_102
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_103
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_104
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_105
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_106
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_107
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_108
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_109
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_110
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_111
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_112
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_113
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_114
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_115
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_116
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_117
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_118
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_119
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_120
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_121
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_122
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_123
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_124
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_125
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_126
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_127
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_128
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_129
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/SYNOPSYS_UNCONNECTED_130
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/q_temp[464]
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/q_temp[396]
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/cnt_q[2]
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/cnt_q[2]
#WARNING (NRDB-151) Cannot find NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/cnt_q[2]
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/o_valid
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_0__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_0__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_1__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_1__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_2__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_2__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_3__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_3__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_4__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_4__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_5__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_5__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_6__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_6__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_7__fifo_instance/o_full
#WARNING (NRDB-151) Cannot find NET core_instance/ofifo_inst/col_idx_7__fifo_instance/o_empty
#WARNING (NRDB-151) Cannot find NET VDD
#WARNING (NRDB-151) Cannot find NET VSS

pdi global_detail_route

#Start global_detail_route on Wed Mar 12 19:37:51 2025
#
#Checked out 1 Innovus_Impl_System license(s) for Multi-Threading.
#Start routing data preparation.
#PEF scale factor was set to 1.000000
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-7) No PEF file was imported. An approximate PEF database will be used.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 124.42 (MB), peak = 155.34 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 12 19:38:04 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 12 19:38:05 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.28%
#  Metal 2        V        3394          84       53824     0.86%
#  Metal 3        H        3474           0       53824     0.17%
#  Metal 4        V        2136        1342       53824     0.00%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21088       5.41%  430592    11.91%
#
#  527 nets (0.97%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 133.90 (MB), peak = 155.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 134.25 (MB), peak = 155.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 191.81 (MB), peak = 195.94 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 204.55 (MB), peak = 208.93 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 248.19 (MB), peak = 261.78 (MB)
#
#
#Total number of routable nets = 54523.
#Total number of nets in the design = 54523.
#
#54523 routable nets have only global wires.
#1129 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                527                602           53394  
#-------------------------------------------------------------------
#        Total                527                602           53394  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                527                602           53394  
#-------------------------------------------------------------------
#        Total                527                602           53394  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-5)         (6-7)        (8-10)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2   1049(1.97%)    179(0.34%)     18(0.03%)      3(0.01%)   (2.34%)
#   Metal 3      2(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      3(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   1054(0.28%)    179(0.05%)     18(0.00%)      3(0.00%)   (0.33%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 10
#  Overflow after GR: 0.00% H + 0.58% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1469375 um.
#Total half perimeter of net bounding box = 1342907 um.
#Total wire length on LAYER M1 = 471 um.
#Total wire length on LAYER M2 = 278079 um.
#Total wire length on LAYER M3 = 430285 um.
#Total wire length on LAYER M4 = 289186 um.
#Total wire length on LAYER M5 = 218487 um.
#Total wire length on LAYER M6 = 125268 um.
#Total wire length on LAYER M7 = 53325 um.
#Total wire length on LAYER M8 = 74274 um.
#Total number of vias = 426361
#Up-Via Summary (total 426361):
#           
#-----------------------
#  Metal 1       180465
#  Metal 2       145526
#  Metal 3        45976
#  Metal 4        23439
#  Metal 5        13884
#  Metal 6         8887
#  Metal 7         8184
#-----------------------
#                426361 
#
#Max overcon = 10 tracks.
#Total overcon = 0.33%.
#Worst layer Gcell overcon rate = 0.01%.
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 247.44 (MB), peak = 261.78 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 191.32 (MB), peak = 261.78 (MB)
#Start Track Assignment.
#Done with 107837 horizontal wires in 2 hboxes and 92480 vertical wires in 2 hboxes.
#Done with 22104 horizontal wires in 2 hboxes and 16686 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1547856 um.
#Total half perimeter of net bounding box = 1342907 um.
#Total wire length on LAYER M1 = 52338 um.
#Total wire length on LAYER M2 = 274933 um.
#Total wire length on LAYER M3 = 452906 um.
#Total wire length on LAYER M4 = 291165 um.
#Total wire length on LAYER M5 = 221580 um.
#Total wire length on LAYER M6 = 126055 um.
#Total wire length on LAYER M7 = 53794 um.
#Total wire length on LAYER M8 = 75085 um.
#Total number of vias = 426361
#Up-Via Summary (total 426361):
#           
#-----------------------
#  Metal 1       180465
#  Metal 2       145526
#  Metal 3        45976
#  Metal 4        23439
#  Metal 5        13884
#  Metal 6         8887
#  Metal 7         8184
#-----------------------
#                426361 
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 207.02 (MB), peak = 261.78 (MB)
#
#Cpu time = 00:01:09
#Elapsed time = 00:01:09
#Increased memory = 100.98 (MB)
#Total memory = 207.02 (MB)
#Peak memory = 261.78 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 12
#
#    By Layer and Type :
#	         EOLSpc    Short   CutSpc   MinCut   Totals
#	M1            4        1        1        0        6
#	M2            0        1        0        0        1
#	M3            0        0        0        0        0
#	M4            0        0        0        0        0
#	M5            0        2        0        3        5
#	Totals        4        4        1        3       12
#cpu time = 00:05:57, elapsed time = 00:05:57, memory = 245.34 (MB), peak = 284.40 (MB)
#start 1st optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            1        1
#	Totals        1        1
#    number of process antenna violations = 28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 241.43 (MB), peak = 284.40 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            0        0
#	M4            0        0
#	M5            0        0
#	M6            0        0
#	M7            1        1
#	Totals        1        1
#    number of process antenna violations = 28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 241.50 (MB), peak = 284.40 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 240.77 (MB), peak = 284.40 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 240.75 (MB), peak = 284.40 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 240.75 (MB), peak = 284.40 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 238.25 (MB), peak = 284.40 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 238.25 (MB), peak = 284.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1510071 um.
#Total half perimeter of net bounding box = 1342907 um.
#Total wire length on LAYER M1 = 981 um.
#Total wire length on LAYER M2 = 318359 um.
#Total wire length on LAYER M3 = 473389 um.
#Total wire length on LAYER M4 = 281952 um.
#Total wire length on LAYER M5 = 201635 um.
#Total wire length on LAYER M6 = 125537 um.
#Total wire length on LAYER M7 = 42070 um.
#Total wire length on LAYER M8 = 66149 um.
#Total number of vias = 487627
#Total number of multi-cut vias = 7115 (  1.5%)
#Total number of single cut vias = 480512 ( 98.5%)
#Up-Via Summary (total 487627):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      184032 ( 98.7%)      2344 (  1.3%)     186376
#  Metal 2      210984 (100.0%)         0 (  0.0%)     210984
#  Metal 3       49968 (100.0%)         0 (  0.0%)      49968
#  Metal 4       19629 (100.0%)         0 (  0.0%)      19629
#  Metal 5        5420 ( 53.2%)      4771 ( 46.8%)      10191
#  Metal 6        5302 (100.0%)         0 (  0.0%)       5302
#  Metal 7        5177 (100.0%)         0 (  0.0%)       5177
#-----------------------------------------------------------
#               480512 ( 98.5%)      7115 (  1.5%)     487627 
#
#Total number of DRC violations = 0
#Cpu time = 00:06:02
#Elapsed time = 00:06:02
#Increased memory = 24.16 (MB)
#Total memory = 231.17 (MB)
#Peak memory = 284.40 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 238.26 (MB), peak = 284.40 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1510071 um.
#Total half perimeter of net bounding box = 1342907 um.
#Total wire length on LAYER M1 = 981 um.
#Total wire length on LAYER M2 = 318359 um.
#Total wire length on LAYER M3 = 473389 um.
#Total wire length on LAYER M4 = 281952 um.
#Total wire length on LAYER M5 = 201635 um.
#Total wire length on LAYER M6 = 125537 um.
#Total wire length on LAYER M7 = 42070 um.
#Total wire length on LAYER M8 = 66149 um.
#Total number of vias = 487627
#Total number of multi-cut vias = 7115 (  1.5%)
#Total number of single cut vias = 480512 ( 98.5%)
#Up-Via Summary (total 487627):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      184032 ( 98.7%)      2344 (  1.3%)     186376
#  Metal 2      210984 (100.0%)         0 (  0.0%)     210984
#  Metal 3       49968 (100.0%)         0 (  0.0%)      49968
#  Metal 4       19629 (100.0%)         0 (  0.0%)      19629
#  Metal 5        5420 ( 53.2%)      4771 ( 46.8%)      10191
#  Metal 6        5302 (100.0%)         0 (  0.0%)       5302
#  Metal 7        5177 (100.0%)         0 (  0.0%)       5177
#-----------------------------------------------------------
#               480512 ( 98.5%)      7115 (  1.5%)     487627 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 236.75 (MB), peak = 284.40 (MB)
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1510071 um.
#Total half perimeter of net bounding box = 1342907 um.
#Total wire length on LAYER M1 = 981 um.
#Total wire length on LAYER M2 = 318359 um.
#Total wire length on LAYER M3 = 473389 um.
#Total wire length on LAYER M4 = 281952 um.
#Total wire length on LAYER M5 = 201635 um.
#Total wire length on LAYER M6 = 125537 um.
#Total wire length on LAYER M7 = 42070 um.
#Total wire length on LAYER M8 = 66149 um.
#Total number of vias = 487627
#Total number of multi-cut vias = 7115 (  1.5%)
#Total number of single cut vias = 480512 ( 98.5%)
#Up-Via Summary (total 487627):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      184032 ( 98.7%)      2344 (  1.3%)     186376
#  Metal 2      210984 (100.0%)         0 (  0.0%)     210984
#  Metal 3       49968 (100.0%)         0 (  0.0%)      49968
#  Metal 4       19629 (100.0%)         0 (  0.0%)      19629
#  Metal 5        5420 ( 53.2%)      4771 ( 46.8%)      10191
#  Metal 6        5302 (100.0%)         0 (  0.0%)       5302
#  Metal 7        5177 (100.0%)         0 (  0.0%)       5177
#-----------------------------------------------------------
#               480512 ( 98.5%)      7115 (  1.5%)     487627 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#detailRoute Statistics:
#Cpu time = 00:06:09
#Elapsed time = 00:06:09
#Increased memory = 28.71 (MB)
#Total memory = 235.73 (MB)
#Peak memory = 284.40 (MB)
#
#global_detail_route statistics:
#Cpu time = 00:07:17
#Elapsed time = 00:07:18
#Increased memory = 129.70 (MB)
#Total memory = 235.73 (MB)
#Peak memory = 284.40 (MB)
#Number of warnings = 30
#Total number of warnings = 211
#Number of fails = 0
#Total number of fails = 0
#Complete global_detail_route on Wed Mar 12 19:45:08 2025
#

pdi export_design -full -wire_extension_format .nano_def.def

#Start export_design on Wed Mar 12 19:45:08 2025
#
#
#export_design statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 235.73 (MB)
#Peak memory = 284.40 (MB)
#Number of warnings = 0
#Total number of warnings = 211
#Number of fails = 0
#Total number of fails = 0
#Complete export_design on Wed Mar 12 19:45:09 2025
#

pdi export_design -ref .nano_ref.ref

#Start export_design on Wed Mar 12 19:45:09 2025
#
#WARNING (NRDB-463) Wrong args (export_design): should be: -ref [ -def [ -full ] [ -wire_extension_format ] [ -honor_no_wire_extension_at_pin ] [ -no_lef_via ] [ -dbunit { 100 | 1000 | 200 | 2000 }]] | [ -sdf ] | [[ -gds ] [ -layermap filename ] [ -version gds_version_num ]] | [ -flatten_verilog ] | [ -touched_net ] filename.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 235.73 (MB)
#Peak memory = 284.40 (MB)
#WARNING (NRIF-19) Failed to complete export_design on Wed Mar 12 19:45:09 2025
#

    while executing
"pdi export_design -ref .nano_ref.ref"
    (file ".run_nano.tcl" line 9)
Reading DEF file '.nano_def.def', current time is Wed Mar 12 19:45:10 2025 ...
WARNING (DEFPARS-7011): The NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The DEF parser will ignore this statement. See file .nano_def.def at line 3.
--- DIVIDERCHAR '/'
--- UnitsPerDBU = 1.0000
--- DIEAREA (0 0) (1391200 1390000)
**WARN: (IMPDF-315):	Via 'VIA12_1cut' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_H' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_V' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_FAT_C' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_FAT_H' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_FAT_V' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_1cut_FAT' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_E' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_W' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_N' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_S' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_HN' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_2cut_HS' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA12_4cut' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut_V' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut_H' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut_FAT_C' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut_FAT_V' is already defined in LEF file, DEF via is ignored.
**WARN: (IMPDF-315):	Via 'VIA23_1cut_FAT_H' is already defined in LEF file, DEF via is ignored.
**WARN: (EMS-27):	Message (IMPDF-315) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
defIn read 10000 lines...
defIn read 20000 lines...
defIn read 30000 lines...
defIn read 40000 lines...
defIn read 50000 lines...
defIn read 60000 lines...
defIn read 70000 lines...
defIn read 80000 lines...
defIn read 90000 lines...
defIn read 100000 lines...
defIn read 110000 lines...
defIn read 120000 lines...
defIn read 130000 lines...
defIn read 140000 lines...
defIn read 150000 lines...
defIn read 160000 lines...
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
defIn read 170000 lines...
defIn read 180000 lines...
defIn read 190000 lines...
defIn read 200000 lines...
defIn read 210000 lines...
defIn read 220000 lines...
defIn read 230000 lines...
defIn read 240000 lines...
defIn read 250000 lines...
defIn read 260000 lines...
defIn read 270000 lines...
defIn read 280000 lines...
defIn read 290000 lines...
defIn read 300000 lines...
defIn read 310000 lines...
defIn read 320000 lines...
defIn read 330000 lines...
defIn read 340000 lines...
defIn read 350000 lines...
defIn read 360000 lines...
defIn read 370000 lines...
defIn read 380000 lines...
defIn read 390000 lines...
defIn read 400000 lines...
defIn read 410000 lines...
defIn read 420000 lines...
defIn read 430000 lines...
defIn read 440000 lines...
defIn read 450000 lines...
defIn read 460000 lines...
defIn read 470000 lines...
defIn read 480000 lines...
defIn read 490000 lines...
defIn read 500000 lines...
defIn read 510000 lines...
defIn read 520000 lines...
defIn read 530000 lines...
defIn read 540000 lines...
defIn read 550000 lines...
defIn read 560000 lines...
defIn read 570000 lines...
defIn read 580000 lines...
defIn read 590000 lines...
defIn read 600000 lines...
defIn read 610000 lines...
defIn read 620000 lines...
defIn read 630000 lines...
DEF file '.nano_def.def' is parsed, current time is Wed Mar 12 19:45:14 2025.
Updating the floorplan ...
floor plan core box changed from {{10.000000,10.000000},{685.600000,685.000000}} to {{10.000000,10.000000},{685.600000,685.000000}}
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2316.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 42.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 7
  Overlap     : 0
End Summary

  Verification Complete : 7 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:42.0  MEM: 63.1M)

<CMD> optDesign -postRoute -drv
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2331.7M, totSessionCpu=1:51:26 **
#Created 847 library cell signatures
#Created 54704 NETS and 0 SPECIALNETS signatures
#Created 113123 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.52 (MB), peak = 2199.63 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1858.70 (MB), peak = 2199.63 (MB)
Begin checking placement ... (start mem=2331.7M, init mem=2331.7M)
*info: Placed = 113122         (Fixed = 172)
*info: Unplaced = 0           
Placement Density:98.70%(450081/456030)
Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=2331.7M)
*** Change effort level medium to high ***
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Opt: RC extraction mode changed to 'detail'
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 49970

Instance distribution across the VT partitions:

 LVT : inst = 20233 (40.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 20233 (40.5%)

 HVT : inst = 29713 (59.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 29713 (59.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113122 and nets=54704 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2323.7M)
Extracted 10.0003% (CPU Time= 0:00:02.2  MEM= 2379.8M)
Extracted 20.0004% (CPU Time= 0:00:02.5  MEM= 2379.8M)
Extracted 30.0005% (CPU Time= 0:00:03.0  MEM= 2379.8M)
Extracted 40.0003% (CPU Time= 0:00:03.6  MEM= 2383.8M)
Extracted 50.0004% (CPU Time= 0:00:05.2  MEM= 2383.8M)
Extracted 60.0004% (CPU Time= 0:00:06.3  MEM= 2383.8M)
Extracted 70.0003% (CPU Time= 0:00:06.6  MEM= 2383.8M)
Extracted 80.0003% (CPU Time= 0:00:07.2  MEM= 2383.8M)
Extracted 90.0004% (CPU Time= 0:00:07.9  MEM= 2383.8M)
Extracted 100% (CPU Time= 0:00:09.9  MEM= 2383.8M)
Number of Extracted Resistors     : 1016964
Number of Extracted Ground Cap.   : 947023
Number of Extracted Coupling Cap. : 1679444
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2363.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.5  Real Time: 0:00:12.0  MEM: 2363.738M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54704,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2412.91 CPU=0:00:17.3 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:18.9  real=0:00:19.0  mem= 2412.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54704,  24.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2388.96 CPU=0:00:12.0 REAL=0:00:12.0)
*** CDM Built up (cpu=0:00:12.1  real=0:00:12.0  mem= 2389.0M) ***
*** Done Building Timing Graph (cpu=0:00:35.6 real=0:00:36.0 totSessionCpu=1:52:19 mem=2389.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=2389.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=2389.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2389.0M
** Profile ** DRVs :  cpu=0:00:01.6, mem=2389.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.683  | -0.611  | -0.683  |
|           TNS (ns):| -1285.2 | -1203.7 | -81.480 |
|    Violating Paths:|  5501   |  4973   |   530   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      1 (1)       |    -326    |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 58.356%
       (98.696% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2389.0M
**optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 2291.6M, totSessionCpu=1:52:21 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 924
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 924
**INFO: Start fixing DRV (Mem = 2356.42M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 468 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     1   |      1  |     0   |     0   |     0   |     0   |     0   |     0   | -0.68 |          0|          0|          0|  98.70  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.68 |          1|          0|          0|  98.70  |   0:00:01.0|    2598.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.68 |          0|          0|          0|  98.70  |   0:00:00.0|    2598.1M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 468 constrained nets 
Layer 7 has 608 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.6 real=0:00:04.0 mem=2598.1M) ***

*** Starting refinePlace (1:52:32 mem=2652.3M) ***
Density distribution unevenness ratio = 0.812%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2652.3MB
Summary Report:
Instances move: 0 (out of 49799 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 2652.3MB
*** Finished refinePlace (1:52:33 mem=2652.3M) ***
Density distribution unevenness ratio = 0.810%
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:09, real = 0:01:07, mem = 2446.5M, totSessionCpu=1:52:34 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 2446.46M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2446.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=2446.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2456.5M
** Profile ** DRVs :  cpu=0:00:01.8, mem=2456.5M

------------------------------------------------------------
     SI Timing Summary (cpu=0.17min real=0.15min mem=2446.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.683  | -0.611  | -0.683  |
|           TNS (ns):| -1285.2 | -1203.7 | -81.480 |
|    Violating Paths:|  5501   |  4973   |   530   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      1 (1)       |    -326    |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 58.357%
       (98.696% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2456.5M
**optDesign ... cpu = 0:01:11, real = 0:01:10, mem = 2446.5M, totSessionCpu=1:52:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=2436.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2436.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2436.9M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2436.9M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.683  | -0.611  | -0.683  |
|           TNS (ns):| -1285.2 | -1203.7 | -81.480 |
|    Violating Paths:|  5501   |  4973   |   530   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      1 (1)       |    -326    |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 58.357%
       (98.696% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2436.9M
**optDesign ... cpu = 0:01:15, real = 0:01:13, mem = 2379.7M, totSessionCpu=1:52:41 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 12 19:47:25 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 1 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 1
#  Total number of placement changes (moved instances are counted twice) = 1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 54703 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#1627/54524 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1948.53 (MB), peak = 2199.63 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 297.715 199.900 ) on M1 for NET core_instance/psum_mem_instance/FE_OFN4232_n742. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 298.285 199.900 ) on M1 for NET core_instance/psum_mem_instance/FE_PDN9801_FE_OFN4232_n742. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#54524 routed nets are extracted.
#    2 (0.00%) extracted nets are partially routed.
#181 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 54705.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 2
#
#Start data preparation...
#
#Data preparation is done on Wed Mar 12 19:47:35 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Mar 12 19:47:39 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        3394          80       53824    94.28%
#  Metal 2        V        3394          84       53824     0.86%
#  Metal 3        H        3474           0       53824     0.17%
#  Metal 4        V        2136        1342       53824     0.00%
#  Metal 5        H        3474           0       53824     0.00%
#  Metal 6        V        3478           0       53824     0.00%
#  Metal 7        H         868           0       53824     0.00%
#  Metal 8        V         869           0       53824     0.00%
#  --------------------------------------------------------------
#  Total                  21088       5.41%  430592    11.91%
#
#  527 nets (0.96%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1966.65 (MB), peak = 2199.63 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1966.81 (MB), peak = 2199.63 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1967.02 (MB), peak = 2199.63 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1967.02 (MB), peak = 2199.63 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 181 (skipped).
#Total number of routable nets = 54524.
#Total number of nets in the design = 54705.
#
#2 routable nets have only global wires.
#54522 routable nets have only detail routed wires.
#1206 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               2  
#-----------------------------
#        Total               2  
#-----------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                527                679           53318  
#-------------------------------------------------------------------
#        Total                527                679           53318  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1510079 um.
#Total half perimeter of net bounding box = 1342936 um.
#Total wire length on LAYER M1 = 981 um.
#Total wire length on LAYER M2 = 318358 um.
#Total wire length on LAYER M3 = 473396 um.
#Total wire length on LAYER M4 = 281954 um.
#Total wire length on LAYER M5 = 201635 um.
#Total wire length on LAYER M6 = 125537 um.
#Total wire length on LAYER M7 = 42070 um.
#Total wire length on LAYER M8 = 66149 um.
#Total number of vias = 487629
#Total number of multi-cut vias = 7115 (  1.5%)
#Total number of single cut vias = 480514 ( 98.5%)
#Up-Via Summary (total 487629):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      184034 ( 98.7%)      2344 (  1.3%)     186378
#  Metal 2      210984 (100.0%)         0 (  0.0%)     210984
#  Metal 3       49968 (100.0%)         0 (  0.0%)      49968
#  Metal 4       19629 (100.0%)         0 (  0.0%)      19629
#  Metal 5        5420 ( 53.2%)      4771 ( 46.8%)      10191
#  Metal 6        5302 (100.0%)         0 (  0.0%)       5302
#  Metal 7        5177 (100.0%)         0 (  0.0%)       5177
#-----------------------------------------------------------
#               480514 ( 98.5%)      7115 (  1.5%)     487629 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1968.00 (MB), peak = 2199.63 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1963.00 (MB), peak = 2199.63 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1510081 um.
#Total half perimeter of net bounding box = 1342936 um.
#Total wire length on LAYER M1 = 982 um.
#Total wire length on LAYER M2 = 318358 um.
#Total wire length on LAYER M3 = 473396 um.
#Total wire length on LAYER M4 = 281955 um.
#Total wire length on LAYER M5 = 201635 um.
#Total wire length on LAYER M6 = 125537 um.
#Total wire length on LAYER M7 = 42070 um.
#Total wire length on LAYER M8 = 66149 um.
#Total number of vias = 487629
#Total number of multi-cut vias = 7115 (  1.5%)
#Total number of single cut vias = 480514 ( 98.5%)
#Up-Via Summary (total 487629):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      184034 ( 98.7%)      2344 (  1.3%)     186378
#  Metal 2      210984 (100.0%)         0 (  0.0%)     210984
#  Metal 3       49968 (100.0%)         0 (  0.0%)      49968
#  Metal 4       19629 (100.0%)         0 (  0.0%)      19629
#  Metal 5        5420 ( 53.2%)      4771 ( 46.8%)      10191
#  Metal 6        5302 (100.0%)         0 (  0.0%)       5302
#  Metal 7        5177 (100.0%)         0 (  0.0%)       5177
#-----------------------------------------------------------
#               480514 ( 98.5%)      7115 (  1.5%)     487629 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2035.13 (MB), peak = 2199.63 (MB)
#
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 85.47 (MB)
#Total memory = 2035.14 (MB)
#Peak memory = 2199.63 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.5% of the total area was rechecked for DRC, and 0.1% required routing.
#    number of violations = 7
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            7        7
#	Totals        7        7
#1 out of 113123 instances need to be verified(marked ipoed).
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#    number of violations = 7
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1            7        7
#	Totals        7        7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2001.29 (MB), peak = 2199.63 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1985.16 (MB), peak = 2199.63 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1984.41 (MB), peak = 2199.63 (MB)
#start 3rd optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1984.44 (MB), peak = 2199.63 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1984.44 (MB), peak = 2199.63 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.67 (MB), peak = 2199.63 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1975.84 (MB), peak = 2199.63 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1510093 um.
#Total half perimeter of net bounding box = 1342936 um.
#Total wire length on LAYER M1 = 981 um.
#Total wire length on LAYER M2 = 318365 um.
#Total wire length on LAYER M3 = 473408 um.
#Total wire length on LAYER M4 = 281950 um.
#Total wire length on LAYER M5 = 201635 um.
#Total wire length on LAYER M6 = 125536 um.
#Total wire length on LAYER M7 = 42069 um.
#Total wire length on LAYER M8 = 66149 um.
#Total number of vias = 487633
#Total number of multi-cut vias = 7115 (  1.5%)
#Total number of single cut vias = 480518 ( 98.5%)
#Up-Via Summary (total 487633):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      184035 ( 98.7%)      2344 (  1.3%)     186379
#  Metal 2      210987 (100.0%)         0 (  0.0%)     210987
#  Metal 3       49968 (100.0%)         0 (  0.0%)      49968
#  Metal 4       19629 (100.0%)         0 (  0.0%)      19629
#  Metal 5        5420 ( 53.2%)      4771 ( 46.8%)      10191
#  Metal 6        5302 (100.0%)         0 (  0.0%)       5302
#  Metal 7        5177 (100.0%)         0 (  0.0%)       5177
#-----------------------------------------------------------
#               480518 ( 98.5%)      7115 (  1.5%)     487633 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -61.45 (MB)
#Total memory = 1973.68 (MB)
#Peak memory = 2199.63 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1975.54 (MB), peak = 2199.63 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 527
#Total wire length = 1510093 um.
#Total half perimeter of net bounding box = 1342936 um.
#Total wire length on LAYER M1 = 981 um.
#Total wire length on LAYER M2 = 318365 um.
#Total wire length on LAYER M3 = 473408 um.
#Total wire length on LAYER M4 = 281950 um.
#Total wire length on LAYER M5 = 201635 um.
#Total wire length on LAYER M6 = 125536 um.
#Total wire length on LAYER M7 = 42069 um.
#Total wire length on LAYER M8 = 66149 um.
#Total number of vias = 487633
#Total number of multi-cut vias = 7115 (  1.5%)
#Total number of single cut vias = 480518 ( 98.5%)
#Up-Via Summary (total 487633):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1      184035 ( 98.7%)      2344 (  1.3%)     186379
#  Metal 2      210987 (100.0%)         0 (  0.0%)     210987
#  Metal 3       49968 (100.0%)         0 (  0.0%)      49968
#  Metal 4       19629 (100.0%)         0 (  0.0%)      19629
#  Metal 5        5420 ( 53.2%)      4771 ( 46.8%)      10191
#  Metal 6        5302 (100.0%)         0 (  0.0%)       5302
#  Metal 7        5177 (100.0%)         0 (  0.0%)       5177
#-----------------------------------------------------------
#               480518 ( 98.5%)      7115 (  1.5%)     487633 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -61.33 (MB)
#Total memory = 1973.81 (MB)
#Peak memory = 2199.63 (MB)
#Updating routing design signature
#Created 847 library cell signatures
#Created 54705 NETS and 0 SPECIALNETS signatures
#Created 113124 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1988.14 (MB), peak = 2199.63 (MB)
#Save design signature : cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1988.21 (MB), peak = 2199.63 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:33
#Increased memory = -74.78 (MB)
#Total memory = 1929.07 (MB)
#Peak memory = 2199.63 (MB)
#Number of warnings = 2
#Total number of warnings = 308
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 12 19:47:58 2025
#
**optDesign ... cpu = 0:01:48, real = 0:01:46, mem = 2343.0M, totSessionCpu=1:53:14 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113123 and nets=54705 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2343.0M)
Extracted 10.0004% (CPU Time= 0:00:02.3  MEM= 2391.1M)
Extracted 20.0003% (CPU Time= 0:00:02.5  MEM= 2391.1M)
Extracted 30.0004% (CPU Time= 0:00:03.1  MEM= 2391.1M)
Extracted 40.0003% (CPU Time= 0:00:03.7  MEM= 2395.1M)
Extracted 50.0005% (CPU Time= 0:00:05.2  MEM= 2395.1M)
Extracted 60.0004% (CPU Time= 0:00:06.3  MEM= 2395.1M)
Extracted 70.0003% (CPU Time= 0:00:06.6  MEM= 2395.1M)
Extracted 80.0004% (CPU Time= 0:00:07.2  MEM= 2395.1M)
Extracted 90.0003% (CPU Time= 0:00:07.9  MEM= 2395.1M)
Extracted 100% (CPU Time= 0:00:09.9  MEM= 2395.1M)
Number of Extracted Resistors     : 1006338
Number of Extracted Ground Cap.   : 947029
Number of Extracted Coupling Cap. : 1679452
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2383.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.6  Real Time: 0:00:13.0  MEM: 2383.105M)
**optDesign ... cpu = 0:02:01, real = 0:01:59, mem = 2341.0M, totSessionCpu=1:53:26 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
AAE_INFO-618: Total number of nets in the design is 54705,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2440.41 CPU=0:00:17.5 REAL=0:00:18.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_uG6Udn/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:21.0  real=0:00:21.0  mem= 2440.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 54705,  24.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2416.45 CPU=0:00:12.8 REAL=0:00:13.0)
*** CDM Built up (cpu=0:00:12.9  real=0:00:13.0  mem= 2416.4M) ***
*** Done Building Timing Graph (cpu=0:00:39.7 real=0:00:39.0 totSessionCpu=1:54:06 mem=2416.4M)
**optDesign ... cpu = 0:02:41, real = 0:02:38, mem = 2349.7M, totSessionCpu=1:54:06 **
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:43, real = 0:02:40, mem = 2349.7M, totSessionCpu=1:54:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=2406.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=2406.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=2406.9M
** Profile ** Total reports :  cpu=0:00:02.2, mem=2349.7M
** Profile ** DRVs :  cpu=0:00:01.7, mem=2349.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.683  | -0.611  | -0.683  |
|           TNS (ns):| -1285.1 | -1203.7 | -81.483 |
|    Violating Paths:|  5501   |  4973   |   530   |
|          All Paths:|  19592  |  11566  |  14834  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      1 (1)       |    -326    |      1 (1)       |
+----------------+------------------+------------+------------------+

Density: 58.357%
       (98.696% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2349.7M
**optDesign ... cpu = 0:02:48, real = 0:02:45, mem = 2347.7M, totSessionCpu=1:54:13 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2347.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 38.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:37.7  MEM: 64.2M)

<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Writing Netlist "route.enc.dat.tmp/fullchip.v.gz" ...
Saving AAE Data ...
Saving scheduling_file.cts.3622 in route.enc.dat/scheduling_file.cts
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 1 markers are saved ...
... 0 geometry drc markers are saved ...
... 1 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.3 real=0:00:02.0 mem=2411.9M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design route.enc.dat.tmp
error deleting "route.enc.dat": file already exists
invalid command name "outputGen.tcl"
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2305.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 37.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:37.4  MEM: 93.6M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 12 19:51:59 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (695.6000, 695.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 19:52:00 **** Processed 5000 nets.
**** 19:52:00 **** Processed 10000 nets.
**** 19:52:00 **** Processed 15000 nets.
**** 19:52:01 **** Processed 20000 nets.
**** 19:52:01 **** Processed 25000 nets.
**** 19:52:01 **** Processed 30000 nets.
**** 19:52:01 **** Processed 35000 nets.
**** 19:52:01 **** Processed 40000 nets.
**** 19:52:01 **** Processed 45000 nets.
**** 19:52:01 **** Processed 50000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 12 19:52:03 2025
Time Elapsed: 0:00:04.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.0  MEM: -0.301M)

can't read "design": no such variable
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2399.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 39.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:38.5  MEM: 1.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 12 19:53:25 2025

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (695.6000, 695.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 19:53:25 **** Processed 5000 nets.
**** 19:53:26 **** Processed 10000 nets.
**** 19:53:26 **** Processed 15000 nets.
**** 19:53:26 **** Processed 20000 nets.
**** 19:53:26 **** Processed 25000 nets.
**** 19:53:26 **** Processed 30000 nets.
**** 19:53:27 **** Processed 35000 nets.
**** 19:53:27 **** Processed 40000 nets.
**** 19:53:27 **** Processed 45000 nets.
**** 19:53:27 **** Processed 50000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 12 19:53:29 2025
Time Elapsed: 0:00:04.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.9  MEM: -0.285M)

<CMD> report_timing -max_paths 5 > fullchip.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2208.58MB/2208.58MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2208.58MB/2208.58MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2208.58MB/2208.58MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-12 19:53:32 (2025-Mar-13 02:53:32 GMT)
2025-Mar-12 19:53:32 (2025-Mar-13 02:53:32 GMT): 10%
2025-Mar-12 19:53:32 (2025-Mar-13 02:53:32 GMT): 20%
2025-Mar-12 19:53:32 (2025-Mar-13 02:53:32 GMT): 30%
2025-Mar-12 19:53:32 (2025-Mar-13 02:53:32 GMT): 40%
2025-Mar-12 19:53:32 (2025-Mar-13 02:53:32 GMT): 50%
2025-Mar-12 19:53:32 (2025-Mar-13 02:53:32 GMT): 60%
2025-Mar-12 19:53:32 (2025-Mar-13 02:53:32 GMT): 70%
2025-Mar-12 19:53:32 (2025-Mar-13 02:53:32 GMT): 80%
2025-Mar-12 19:53:32 (2025-Mar-13 02:53:32 GMT): 90%

Finished Levelizing
2025-Mar-12 19:53:33 (2025-Mar-13 02:53:33 GMT)

Starting Activity Propagation
2025-Mar-12 19:53:33 (2025-Mar-13 02:53:33 GMT)
2025-Mar-12 19:53:33 (2025-Mar-13 02:53:33 GMT): 10%
2025-Mar-12 19:53:34 (2025-Mar-13 02:53:34 GMT): 20%

Finished Activity Propagation
2025-Mar-12 19:53:34 (2025-Mar-13 02:53:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=2208.58MB/2208.58MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2025-Mar-12 19:53:34 (2025-Mar-13 02:53:34 GMT)
 ... Calculating switching power
2025-Mar-12 19:53:35 (2025-Mar-13 02:53:35 GMT): 10%
2025-Mar-12 19:53:35 (2025-Mar-13 02:53:35 GMT): 20%
2025-Mar-12 19:53:35 (2025-Mar-13 02:53:35 GMT): 30%
2025-Mar-12 19:53:35 (2025-Mar-13 02:53:35 GMT): 40%
2025-Mar-12 19:53:35 (2025-Mar-13 02:53:35 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-12 19:53:36 (2025-Mar-13 02:53:36 GMT): 60%
2025-Mar-12 19:53:37 (2025-Mar-13 02:53:37 GMT): 70%
2025-Mar-12 19:53:38 (2025-Mar-13 02:53:38 GMT): 80%
2025-Mar-12 19:53:39 (2025-Mar-13 02:53:39 GMT): 90%

Finished Calculating power
2025-Mar-12 19:53:40 (2025-Mar-13 02:53:40 GMT)
Ended Power Computation: (cpu=0:00:05, real=0:00:05, mem(process/total)=2208.76MB/2208.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2208.76MB/2208.76MB)

Ended Power Analysis: (cpu=0:00:09, real=0:00:09, mem(process/total)=2208.76MB/2208.76MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      174.92842768 	   68.3502%
Total Switching Power:      77.36959439 	   30.2308%
Total Leakage Power:         3.63175817 	    1.4190%
Total Power:               255.92978006
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2208.76MB/2208.76MB)


Output file is fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut fullchip.gds2
Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                         113123

Ports/Pins                           329
    metal layer M2                   183
    metal layer M3                   146

Nets                              517586
    metal layer M1                  1350
    metal layer M2                275052
    metal layer M3                161321
    metal layer M4                 43651
    metal layer M5                 17098
    metal layer M6                  7807
    metal layer M7                  7712
    metal layer M8                  3595

    Via Instances                 487633

Special Nets                        1223
    metal layer M1                  1131
    metal layer M2                     3
    metal layer M4                    89

    Via Instances                  52060

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                               54849
    metal layer M1                   546
    metal layer M2                 43936
    metal layer M3                  9418
    metal layer M4                   594
    metal layer M5                   165
    metal layer M6                    69
    metal layer M7                    78
    metal layer M8                    43


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract fullchip.lef
<CMD> defOut -netlist -routing fullchip.def
Writing DEF file 'fullchip.def', current time is Wed Mar 12 19:55:34 2025 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'fullchip.def' is written, current time is Wed Mar 12 19:55:36 2025 ...
<CMD> saveNetlist fullchip.pnr.v
Writing Netlist "fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.mmmc8EoPhW/modes/CON/CON.sdc' ...
Current (total cpu=1:57:14, real=2:20:33, peak res=1832.9M, current mem=2213.0M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1437.0M, current mem=2222.8M)
Current (total cpu=1:57:14, real=2:20:34, peak res=1832.9M, current mem=2222.8M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib fullchip_WC.lib
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 54705,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2350.88 CPU=0:00:18.7 REAL=0:00:19.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_OAjPMc/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:22.0  real=0:00:22.0  mem= 2350.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 54705,  26.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2318.88 CPU=0:00:21.4 REAL=0:00:21.0)
*** CDM Built up (cpu=0:00:21.6  real=0:00:21.0  mem= 2318.9M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   18.5 sec
TAMODEL Memory Usage  =   20.0 MB
<CMD> write_sdf -view WC_VIEW fullchip_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 54705,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2370.89 CPU=0:00:15.9 REAL=0:00:16.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_OAjPMc/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:18.0  real=0:00:18.0  mem= 2370.9M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 54705,  26.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2338.89 CPU=0:00:21.0 REAL=0:00:21.0)
*** CDM Built up (cpu=0:00:21.1  real=0:00:21.0  mem= 2338.9M) ***
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/jjl028/ece260_project/pnr/floorplan.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.mmmcKNOzHf/modes/CON/CON.sdc' ...
Current (total cpu=1:59:06, real=2:22:25, peak res=1832.9M, current mem=2208.9M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1448.9M, current mem=2218.7M)
Current (total cpu=1:59:06, real=2:22:25, peak res=1832.9M, current mem=2218.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib fullchip_BC.lib
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'fullchip' of instances=113123 and nets=54705 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/fullchip_3622_BRIGmr.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2247.3M)
Extracted 10.0004% (CPU Time= 0:00:01.9  MEM= 2327.4M)
Extracted 20.0003% (CPU Time= 0:00:02.1  MEM= 2327.4M)
Extracted 30.0004% (CPU Time= 0:00:02.5  MEM= 2327.4M)
Extracted 40.0003% (CPU Time= 0:00:02.9  MEM= 2331.4M)
Extracted 50.0005% (CPU Time= 0:00:04.2  MEM= 2331.4M)
Extracted 60.0004% (CPU Time= 0:00:05.3  MEM= 2331.4M)
Extracted 70.0003% (CPU Time= 0:00:05.5  MEM= 2331.4M)
Extracted 80.0004% (CPU Time= 0:00:06.0  MEM= 2331.4M)
Extracted 90.0003% (CPU Time= 0:00:06.6  MEM= 2331.4M)
Extracted 100% (CPU Time= 0:00:08.3  MEM= 2331.4M)
Number of Extracted Resistors     : 1006338
Number of Extracted Ground Cap.   : 947029
Number of Extracted Coupling Cap. : 1679436
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 2319.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.9  Real Time: 0:00:11.0  MEM: 2319.355M)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO-618: Total number of nets in the design is 54705,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2384.65 CPU=0:00:14.7 REAL=0:00:15.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_eW9plt/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:28.7  real=0:00:29.0  mem= 2384.6M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 54705,  6.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2352.64 CPU=0:00:05.4 REAL=0:00:05.0)
*** CDM Built up (cpu=0:00:05.5  real=0:00:06.0  mem= 2352.6M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...
TAMODEL Cpu User Time =   19.7 sec
TAMODEL Memory Usage  =   11.5 MB
<CMD> write_sdf -view BC_VIEW fullchip_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO-618: Total number of nets in the design is 54705,  99.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2396.19 CPU=0:00:14.8 REAL=0:00:14.0)
Save waveform /tmp/innovus_temp_3622_ieng6-ece-19.ucsd.edu_jjl028_qyMIoi/.AAE_eW9plt/.AAE_3622/waveform.data...
*** CDM Built up (cpu=0:00:16.9  real=0:00:16.0  mem= 2396.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
AAE_INFO-618: Total number of nets in the design is 54705,  6.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2364.18 CPU=0:00:05.5 REAL=0:00:06.0)
*** CDM Built up (cpu=0:00:05.6  real=0:00:06.0  mem= 2364.2M) ***

*** Memory Usage v#1 (Current mem = 2286.863M, initial mem = 149.258M) ***
*** Message Summary: 1838 warning(s), 33 error(s)

--- Ending "Innovus" (totcpu=2:02:10, real=2:34:41, mem=2286.9M) ---
