set a(0-8841) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-16 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-9399 {}}} SUCCS {{258 0 0 0-8839 {}} {256 0 0 0-9399 {}}} CYCLES {}}
set a(0-8842) {AREA_SCORE {} NAME asn(x(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-17 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8843) {AREA_SCORE {} NAME asn(y(3))#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-18 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8844) {AREA_SCORE {} NAME s:asn(s(13:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-19 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8845) {AREA_SCORE {} NAME shift:asn(shift(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-20 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8846) {AREA_SCORE {} NAME nn:asn(nn(7)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-21 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8847) {AREA_SCORE {} NAME nn:asn(nn(8)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8848) {AREA_SCORE {} NAME nn:asn(nn(6)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-23 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8849) {AREA_SCORE {} NAME nn:asn(nn(9)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-24 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8850) {AREA_SCORE {} NAME nn:asn(nn(5)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-25 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8851) {AREA_SCORE {} NAME nn:asn(nn(10)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8852) {AREA_SCORE {} NAME nn:asn(nn(4)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-27 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8853) {AREA_SCORE {} NAME nn:asn(nn(11)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-28 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8854) {AREA_SCORE {} NAME nn:asn(nn(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8855) {AREA_SCORE {} NAME nn:asn(nn(12)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8856) {AREA_SCORE {} NAME nn:asn(nn(2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-31 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8857) {AREA_SCORE {} NAME nn:asn(nn(13)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-32 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8858) {AREA_SCORE {} NAME nn:asn(nn(1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-33 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8859) {AREA_SCORE {} NAME nn:asn(nn(14)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-34 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{258 0 0 0-8839 {}}} CYCLES {}}
set a(0-8860) {AREA_SCORE {} NAME for:asn(idx(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-35 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-8839 {}}} SUCCS {{259 0 0 0-8839 {}}} CYCLES {}}
set a(0-8861) {AREA_SCORE {} NAME for:for:t:asn(for:for:t(13:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-36 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-8840 {}}} SUCCS {{259 0 0 0-8840 {}}} CYCLES {}}
set a(0-8862) {AREA_SCORE {} NAME for:for:asn(exit:for:for) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-37 LOC {0 1.0 1 1.0 1 1.0 1 1.0 6 1.0} PREDS {{132 0 0 0-9344 {}} {260 0 0 0-9343 {}} {260 0 0 0-9340 {}} {260 0 0 0-9339 {}}} SUCCS {{256 0 0 0-9339 {}}} CYCLES {}}
set a(0-8863) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-38 LOC {0 1.0 8 0.0 8 0.0 8 0.0 8 0.9021592442645074} PREDS {} SUCCS {{258 0 0 0-9293 {}}} CYCLES {}}
set a(0-8864) {AREA_SCORE {} NAME modulo_sub:qelse:asn(modulo_sub:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-39 LOC {0 1.0 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074} PREDS {} SUCCS {{258 0 0 0-9296 {}}} CYCLES {}}
set a(0-8865) {AREA_SCORE {} NAME modulo_add:qelse:asn(modulo_add:_qr.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-40 LOC {0 1.0 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074} PREDS {} SUCCS {{258 0 0 0-9226 {}}} CYCLES {}}
set a(0-8866) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-41 LOC {0 1.0 6 0.9865047233468286 6 0.9865047233468286 6 0.9865047233468286 8 0.19534412955465585} PREDS {} SUCCS {{258 0 0 0-9216 {}}} CYCLES {}}
set a(0-8867) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-42 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8868) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-43 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8869) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-44 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8870) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-45 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8871) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-46 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8872) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-47 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8873) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-48 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8874) {AREA_SCORE {} NAME for:for:b:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-49 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8875) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-50 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8876) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-51 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8877) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-52 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8878) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-53 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8879) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-54 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8880) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-55 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8881) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-56 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8882) {AREA_SCORE {} NAME for:for:b:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-57 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 4 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-8883) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-58 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8884) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-59 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8885) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-60 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8886) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-61 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8887) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-62 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8888) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-63 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8889) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-64 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8890) {AREA_SCORE {} NAME for:for:a:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-65 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8891) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-66 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8892) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#6) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-67 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8893) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#5) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-68 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8894) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#4) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-69 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8895) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-70 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8896) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-71 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8897) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-72 LOC {0 1.0 2 0.4048582995951417 2 0.4048582995951417 2 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8898) {AREA_SCORE {} NAME for:for:a:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-73 LOC {0 1.0 7 0.4048582995951417 7 0.4048582995951417 7 0.4048582995951417 7 0.7469635627530364} PREDS {} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8899) {AREA_SCORE {} NAME operator-<32,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-74 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.13461545209176787} PREDS {} SUCCS {{259 0 0 0-8900 {}}} CYCLES {}}
set a(0-8900) {AREA_SCORE {} NAME operator-<32,false>:slc(s(13:0))(12-0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-75 LOC {0 1.0 1 0.0 1 0.0 3 0.13461545209176787} PREDS {{259 0 0 0-8899 {}}} SUCCS {{259 0 0 0-8901 {}}} CYCLES {}}
set a(0-8901) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,1,1,13) QUANTITY 1 NAME operator-<32,false>:acc TYPE ACCU DELAY {1.08 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-76 LOC {1 0.0 1 0.13461545209176787 1 0.13461545209176787 1 0.31680151821862346 3 0.31680151821862346} PREDS {{259 0 0 0-8900 {}}} SUCCS {{259 0 0 0-8902 {}} {258 0 0 0-8912 {}}} CYCLES {}}
set a(0-8902) {AREA_SCORE {} NAME for:for:upper:not TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-77 LOC {1 0.1821861673414305 1 0.31680161943319834 1 0.31680161943319834 3 0.31680161943319834} PREDS {{259 0 0 0-8901 {}}} SUCCS {{258 0 0 0-8905 {}}} CYCLES {}}
set a(0-8903) {AREA_SCORE {} NAME for:for:t:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-78 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.31680161943319834} PREDS {{262 0 0 0-9342 {}}} SUCCS {{259 0 0 0-8904 {}} {256 0 0 0-9342 {}}} CYCLES {}}
set a(0-8904) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0)#1 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-79 LOC {0 1.0 1 0.0 1 0.0 3 0.31680161943319834} PREDS {{259 0 0 0-8903 {}}} SUCCS {{259 0 0 0-8905 {}}} CYCLES {}}
set a(0-8905) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(13,2) QUANTITY 2 NAME operator&<34,true>:and TYPE AND DELAY {0.55 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-80 LOC {1 0.1821861673414305 1 0.31680161943319834 1 0.31680161943319834 1 0.4095814777327935 3 0.4095814777327935} PREDS {{259 0 0 0-8904 {}} {258 0 0 0-8902 {}}} SUCCS {{258 0 0 0-8907 {}} {258 0 0 0-8914 {}} {258 0 0 0-9060 {}} {258 0 0 0-9217 {}} {258 0 0 0-9265 {}}} CYCLES {}}
set a(0-8906) {AREA_SCORE {} NAME for:for:w:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-81 LOC {0 1.0 1 0.40958164642375167 1 0.40958164642375167 1 0.40958164642375167 3 0.40958164642375167} PREDS {} SUCCS {{259 0 0 0-8907 {}}} CYCLES {}}
set a(0-8907) {AREA_SCORE 26.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_r(13,0,4,13) QUANTITY 1 NAME for:for:w:rshift TYPE SHIFTRIGHT DELAY {1.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-82 LOC {1 0.27496619433198377 1 0.40958164642375167 1 0.40958164642375167 1 0.6626179149797571 3 0.6626179149797571} PREDS {{259 0 0 0-8906 {}} {258 0 0 0-8905 {}}} SUCCS {{258 0 0 0-8909 {}}} CYCLES {}}
set a(0-8908) {AREA_SCORE {} NAME for:for:w:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-83 LOC {0 1.0 1 0.6626180836707153 1 0.6626180836707153 1 0.6626180836707153 3 0.6626180836707153} PREDS {} SUCCS {{259 0 0 0-8909 {}}} CYCLES {}}
set a(0-8909) {AREA_SCORE 26.20 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(13,0,4,14) QUANTITY 1 NAME for:for:w:lshift TYPE SHIFTLEFT DELAY {1.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-84 LOC {1 0.5280026315789473 1 0.6626180836707153 1 0.6626180836707153 1 0.9156543522267206 3 0.9156543522267206} PREDS {{259 0 0 0-8908 {}} {258 0 0 0-8907 {}}} SUCCS {{258 0 0 0-9201 {}} {258 0 0 0-9203 {}}} CYCLES {}}
set a(0-8910) {AREA_SCORE {} NAME for:for:t:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-85 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.45344129554655865} PREDS {{262 0 0 0-9342 {}}} SUCCS {{259 0 0 0-8911 {}} {256 0 0 0-9342 {}}} CYCLES {}}
set a(0-8911) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0)#2 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-86 LOC {0 1.0 1 0.0 1 0.0 3 0.45344129554655865} PREDS {{259 0 0 0-8910 {}}} SUCCS {{259 0 0 0-8912 {}}} CYCLES {}}
set a(0-8912) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(13,2) QUANTITY 2 NAME operator&<34,true>#1:and TYPE AND DELAY {0.55 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-87 LOC {1 0.1821861673414305 1 0.45344129554655865 1 0.45344129554655865 1 0.5462211538461538 3 0.5462211538461538} PREDS {{259 0 0 0-8911 {}} {258 0 0 0-8901 {}}} SUCCS {{259 0 0 0-8913 {}} {258 0 0 0-8918 {}} {258 0 0 0-8938 {}} {258 0 0 0-8959 {}} {258 0 0 0-8962 {}} {258 0 0 0-8971 {}} {258 0 0 0-8977 {}} {258 0 0 0-8985 {}} {258 0 0 0-8991 {}} {258 0 0 0-8999 {}} {258 0 0 0-9006 {}} {258 0 0 0-9012 {}} {258 0 0 0-9016 {}} {258 0 0 0-9024 {}} {258 0 0 0-9029 {}} {258 0 0 0-9036 {}} {258 0 0 0-9041 {}} {258 0 0 0-9048 {}} {258 0 0 0-9054 {}} {258 0 0 0-9059 {}} {258 0 0 0-9217 {}} {258 0 0 0-9265 {}}} CYCLES {}}
set a(0-8913) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(12-1) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-88 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 6 0.7334683535762483} PREDS {{259 0 0 0-8912 {}}} SUCCS {{259 0 0 0-8914 {}}} CYCLES {}}
set a(0-8914) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 1 NAME for:for:a:acc TYPE ACCU DELAY {1.08 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-89 LOC {1 0.27496619433198377 1 0.7334683535762483 1 0.7334683535762483 1 0.9156544197031039 6 0.9156544197031039} PREDS {{259 0 0 0-8913 {}} {258 0 0 0-8905 {}}} SUCCS {{258 0 0 0-8917 {}} {258 0 0 0-8921 {}} {258 0 0 0-8923 {}} {258 0 0 0-8925 {}} {258 0 0 0-8927 {}} {258 0 0 0-8929 {}} {258 0 0 0-8931 {}} {258 0 0 0-8933 {}} {258 0 0 0-8935 {}} {258 0 0 0-8937 {}} {258 0 0 0-8941 {}} {258 0 0 0-8943 {}} {258 0 0 0-8945 {}} {258 0 0 0-8947 {}} {258 0 0 0-8949 {}} {258 0 0 0-8951 {}} {258 0 0 0-8953 {}} {258 0 0 0-8955 {}} {258 0 0 0-8957 {}} {258 0 0 0-8958 {}} {258 0 0 0-8963 {}} {258 0 0 0-8964 {}} {258 0 0 0-8969 {}} {258 0 0 0-8970 {}} {258 0 0 0-8976 {}} {258 0 0 0-8978 {}} {258 0 0 0-8983 {}} {258 0 0 0-8984 {}} {258 0 0 0-8990 {}} {258 0 0 0-8992 {}} {258 0 0 0-8997 {}} {258 0 0 0-8998 {}} {258 0 0 0-9004 {}} {258 0 0 0-9005 {}} {258 0 0 0-9010 {}} {258 0 0 0-9011 {}} {258 0 0 0-9017 {}} {258 0 0 0-9018 {}} {258 0 0 0-9022 {}} {258 0 0 0-9023 {}} {258 0 0 0-9028 {}} {258 0 0 0-9030 {}} {258 0 0 0-9034 {}} {258 0 0 0-9035 {}} {258 0 0 0-9040 {}} {258 0 0 0-9042 {}} {258 0 0 0-9046 {}} {258 0 0 0-9047 {}} {258 0 0 0-9052 {}} {258 0 0 0-9053 {}}} CYCLES {}}
set a(0-8915) {AREA_SCORE {} NAME for:for:a:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-90 LOC {0 1.0 0 1.0 0 1.0 0 1.0 6 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-8916 {}}} CYCLES {}}
set a(0-8916) {AREA_SCORE {} NAME for:for:a:drf(y) TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-91 LOC {0 1.0 0 1.0 0 1.0 6 0.9156545209176788} PREDS {{259 0 0 0-8915 {}}} SUCCS {{146 0 0 0-8917 {}} {146 0 0 0-8918 {}} {146 0 0 0-8919 {}} {130 0 0 0-8920 {}} {146 0 0 0-8937 {}} {146 0 0 0-8938 {}} {146 0 0 0-8939 {}} {130 0 0 0-8940 {}}} CYCLES {}}
set a(0-8917) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-92 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8916 {}} {258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8919 {}}} CYCLES {}}
set a(0-8918) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-93 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 6 0.9156545209176788} PREDS {{146 0 0 0-8916 {}} {258 0 0 0-8912 {}}} SUCCS {{259 0 0 0-8919 {}}} CYCLES {}}
set a(0-8919) {AREA_SCORE {} NAME for:for:a:conc#2 TYPE CONCATENATE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-94 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-8918 {}} {258 0 0 0-8917 {}} {146 0 0 0-8916 {}}} SUCCS {{259 0 0 0-8920 {}}} CYCLES {}}
set a(0-8920) {AREA_SCORE {} NAME for:for:a:switch#1 TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-95 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-8919 {}} {130 0 0 0-8916 {}}} SUCCS {{146 0 0 0-8921 {}} {130 0 0 0-8922 {}} {146 0 0 0-8923 {}} {130 0 0 0-8924 {}} {146 0 0 0-8925 {}} {130 0 0 0-8926 {}} {146 0 0 0-8927 {}} {130 0 0 0-8928 {}} {146 0 0 0-8929 {}} {130 0 0 0-8930 {}} {146 0 0 0-8931 {}} {130 0 0 0-8932 {}} {146 0 0 0-8933 {}} {130 0 0 0-8934 {}} {146 0 0 0-8935 {}} {130 0 0 0-8936 {}}} CYCLES {}}
set a(0-8921) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#2 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-96 LOC {1 0.4571523616734143 6 0.0 6 0.0 6 0.9156545209176788} PREDS {{146 0 0 0-8920 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8922 {}}} CYCLES {}}
set a(0-8922) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-97 LOC {4 1.0 6 0.9325236167341431 6 1.0 7 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8921 {}} {130 0 0 0-8920 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {262 0 0 0-9302 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {262 0 0 0-9232 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}}} SUCCS {{592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {258 0 0 0-9057 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {256 0 0 0-9232 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {256 0 0 0-9302 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-8923) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#3 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-98 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8920 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8924 {}}} CYCLES {}}
set a(0-8924) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-99 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8923 {}} {592 -2 0 0-8922 {}} {130 0 0 0-8920 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {258 0 0 0-9057 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {256 0 0 0-9234 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {256 0 0 0-9304 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-8925) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#4 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-100 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8920 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8926 {}}} CYCLES {}}
set a(0-8926) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-101 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8925 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {130 0 0 0-8920 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {258 0 0 0-9057 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {256 0 0 0-9236 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {256 0 0 0-9306 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-8927) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#5 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-102 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8920 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8928 {}}} CYCLES {}}
set a(0-8928) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-103 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8927 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {130 0 0 0-8920 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {258 0 0 0-9057 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {256 0 0 0-9238 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {256 0 0 0-9308 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-8929) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#6 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-104 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8920 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8930 {}}} CYCLES {}}
set a(0-8930) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-105 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8929 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {130 0 0 0-8920 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {258 0 0 0-9057 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {256 0 0 0-9240 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {256 0 0 0-9310 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-8931) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#7 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-106 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8920 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8932 {}}} CYCLES {}}
set a(0-8932) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-107 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8931 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {130 0 0 0-8920 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {258 0 0 0-9057 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {256 0 0 0-9242 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {256 0 0 0-9312 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-8933) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#8 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-108 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8920 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8934 {}}} CYCLES {}}
set a(0-8934) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-109 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8933 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {130 0 0 0-8920 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8936 {}} {258 0 0 0-9057 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {256 0 0 0-9244 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {256 0 0 0-9314 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-8935) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-110 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8920 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8936 {}}} CYCLES {}}
set a(0-8936) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-111 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8935 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {130 0 0 0-8920 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {258 0 0 0-9057 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {256 0 0 0-9246 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {256 0 0 0-9316 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-8937) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-112 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8916 {}} {258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8939 {}}} CYCLES {}}
set a(0-8938) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#1 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-113 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 6 0.9156545209176788} PREDS {{146 0 0 0-8916 {}} {258 0 0 0-8912 {}}} SUCCS {{259 0 0 0-8939 {}}} CYCLES {}}
set a(0-8939) {AREA_SCORE {} NAME for:for:a:conc#1 TYPE CONCATENATE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-114 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-8938 {}} {258 0 0 0-8937 {}} {146 0 0 0-8916 {}}} SUCCS {{259 0 0 0-8940 {}}} CYCLES {}}
set a(0-8940) {AREA_SCORE {} NAME for:for:a:switch TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-115 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{259 0 0 0-8939 {}} {130 0 0 0-8916 {}}} SUCCS {{146 0 0 0-8941 {}} {130 0 0 0-8942 {}} {146 0 0 0-8943 {}} {130 0 0 0-8944 {}} {146 0 0 0-8945 {}} {130 0 0 0-8946 {}} {146 0 0 0-8947 {}} {130 0 0 0-8948 {}} {146 0 0 0-8949 {}} {130 0 0 0-8950 {}} {146 0 0 0-8951 {}} {130 0 0 0-8952 {}} {146 0 0 0-8953 {}} {130 0 0 0-8954 {}} {146 0 0 0-8955 {}} {130 0 0 0-8956 {}}} CYCLES {}}
set a(0-8941) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#9 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-116 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8940 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8942 {}}} CYCLES {}}
set a(0-8942) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-117 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8941 {}} {130 0 0 0-8940 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9057 {}} {256 0 0 0-9250 {}} {256 0 0 0-9320 {}}} CYCLES {}}
set a(0-8943) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#10 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-118 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8940 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8944 {}}} CYCLES {}}
set a(0-8944) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-119 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8943 {}} {130 0 0 0-8940 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9057 {}} {256 0 0 0-9252 {}} {256 0 0 0-9322 {}}} CYCLES {}}
set a(0-8945) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#11 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-120 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8940 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8946 {}}} CYCLES {}}
set a(0-8946) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-121 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8945 {}} {130 0 0 0-8940 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9057 {}} {256 0 0 0-9254 {}} {256 0 0 0-9324 {}}} CYCLES {}}
set a(0-8947) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#12 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-122 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8940 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8948 {}}} CYCLES {}}
set a(0-8948) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-123 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8947 {}} {130 0 0 0-8940 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9057 {}} {256 0 0 0-9256 {}} {256 0 0 0-9326 {}}} CYCLES {}}
set a(0-8949) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#13 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-124 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8940 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8950 {}}} CYCLES {}}
set a(0-8950) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-125 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8949 {}} {130 0 0 0-8940 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9057 {}} {256 0 0 0-9258 {}} {256 0 0 0-9328 {}}} CYCLES {}}
set a(0-8951) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#14 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-126 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8940 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8952 {}}} CYCLES {}}
set a(0-8952) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-127 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8951 {}} {130 0 0 0-8940 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9057 {}} {256 0 0 0-9260 {}} {256 0 0 0-9330 {}}} CYCLES {}}
set a(0-8953) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#15 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-128 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8940 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8954 {}}} CYCLES {}}
set a(0-8954) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-129 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8953 {}} {130 0 0 0-8940 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9057 {}} {256 0 0 0-9262 {}} {256 0 0 0-9332 {}}} CYCLES {}}
set a(0-8955) {AREA_SCORE {} NAME for:for:a:for:for:a:slc(for:for:a:acc.psp)(12-2)#1 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-130 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 6 0.9156545209176788} PREDS {{146 0 0 0-8940 {}} {258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8956 {}}} CYCLES {}}
set a(0-8956) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:a:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-131 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 7 0.40485813090418343} PREDS {{259 0 0 0-8955 {}} {130 0 0 0-8940 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9057 {}} {256 0 0 0-9264 {}} {256 0 0 0-9334 {}}} CYCLES {}}
set a(0-8957) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#2 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-132 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8961 {}}} CYCLES {}}
set a(0-8958) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#3 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-133 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8961 {}}} CYCLES {}}
set a(0-8959) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#4 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-134 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{258 0 0 0-8961 {}}} CYCLES {}}
set a(0-8960) {AREA_SCORE {} NAME for:for:a:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-135 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-8961 {}}} CYCLES {}}
set a(0-8961) {AREA_SCORE {} NAME for:for:a:for:for:a:nor TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-136 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8960 {}} {258 0 0 0-8959 {}} {258 0 0 0-8958 {}} {258 0 0 0-8957 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8962) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#5 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-137 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{258 0 0 0-8968 {}}} CYCLES {}}
set a(0-8963) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#6 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-138 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8965 {}}} CYCLES {}}
set a(0-8964) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#7 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-139 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8965 {}}} CYCLES {}}
set a(0-8965) {AREA_SCORE {} NAME for:for:a:nor TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-140 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8964 {}} {258 0 0 0-8963 {}}} SUCCS {{258 0 0 0-8968 {}}} CYCLES {}}
set a(0-8966) {AREA_SCORE {} NAME y:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-141 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-8967 {}}} CYCLES {}}
set a(0-8967) {AREA_SCORE {} NAME y:not#4 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-142 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8966 {}}} SUCCS {{259 0 0 0-8968 {}}} CYCLES {}}
set a(0-8968) {AREA_SCORE {} NAME for:for:a:for:for:a:and TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-143 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8967 {}} {258 0 0 0-8965 {}} {258 0 0 0-8962 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8969) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#8 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-144 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8975 {}}} CYCLES {}}
set a(0-8970) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#9 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-145 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8972 {}}} CYCLES {}}
set a(0-8971) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#10 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-146 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{259 0 0 0-8972 {}}} CYCLES {}}
set a(0-8972) {AREA_SCORE {} NAME for:for:a:nor#1 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-147 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8971 {}} {258 0 0 0-8970 {}}} SUCCS {{258 0 0 0-8975 {}}} CYCLES {}}
set a(0-8973) {AREA_SCORE {} NAME y:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-148 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-8974 {}}} CYCLES {}}
set a(0-8974) {AREA_SCORE {} NAME y:not#5 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-149 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8973 {}}} SUCCS {{259 0 0 0-8975 {}}} CYCLES {}}
set a(0-8975) {AREA_SCORE {} NAME for:for:a:for:for:a:and#1 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-150 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8974 {}} {258 0 0 0-8972 {}} {258 0 0 0-8969 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8976) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#11 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-151 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8982 {}}} CYCLES {}}
set a(0-8977) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#12 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-152 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{258 0 0 0-8982 {}}} CYCLES {}}
set a(0-8978) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#13 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-153 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8979 {}}} CYCLES {}}
set a(0-8979) {AREA_SCORE {} NAME for:for:a:not TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-154 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8978 {}}} SUCCS {{258 0 0 0-8982 {}}} CYCLES {}}
set a(0-8980) {AREA_SCORE {} NAME y:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-155 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-8981 {}}} CYCLES {}}
set a(0-8981) {AREA_SCORE {} NAME y:not#6 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-156 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8980 {}}} SUCCS {{259 0 0 0-8982 {}}} CYCLES {}}
set a(0-8982) {AREA_SCORE {} NAME for:for:a:for:for:a:and#2 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-157 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8981 {}} {258 0 0 0-8979 {}} {258 0 0 0-8977 {}} {258 0 0 0-8976 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8983) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#14 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-158 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8989 {}}} CYCLES {}}
set a(0-8984) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#15 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-159 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8986 {}}} CYCLES {}}
set a(0-8985) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#16 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-160 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{259 0 0 0-8986 {}}} CYCLES {}}
set a(0-8986) {AREA_SCORE {} NAME for:for:a:nor#2 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-161 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8985 {}} {258 0 0 0-8984 {}}} SUCCS {{258 0 0 0-8989 {}}} CYCLES {}}
set a(0-8987) {AREA_SCORE {} NAME y:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-162 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-8988 {}}} CYCLES {}}
set a(0-8988) {AREA_SCORE {} NAME y:not#7 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-163 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8987 {}}} SUCCS {{259 0 0 0-8989 {}}} CYCLES {}}
set a(0-8989) {AREA_SCORE {} NAME for:for:a:for:for:a:and#3 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-164 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8988 {}} {258 0 0 0-8986 {}} {258 0 0 0-8983 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8990) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#17 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-165 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-8996 {}}} CYCLES {}}
set a(0-8991) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#18 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-166 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{258 0 0 0-8996 {}}} CYCLES {}}
set a(0-8992) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#19 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-167 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-8993 {}}} CYCLES {}}
set a(0-8993) {AREA_SCORE {} NAME for:for:a:not#2 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-168 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8992 {}}} SUCCS {{258 0 0 0-8996 {}}} CYCLES {}}
set a(0-8994) {AREA_SCORE {} NAME y:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-169 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-8995 {}}} CYCLES {}}
set a(0-8995) {AREA_SCORE {} NAME y:not#8 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-170 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8994 {}}} SUCCS {{259 0 0 0-8996 {}}} CYCLES {}}
set a(0-8996) {AREA_SCORE {} NAME for:for:a:for:for:a:and#4 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-171 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8995 {}} {258 0 0 0-8993 {}} {258 0 0 0-8991 {}} {258 0 0 0-8990 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-8997) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#20 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-172 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9003 {}}} CYCLES {}}
set a(0-8998) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#21 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-173 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9003 {}}} CYCLES {}}
set a(0-8999) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#22 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-174 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{259 0 0 0-9000 {}}} CYCLES {}}
set a(0-9000) {AREA_SCORE {} NAME for:for:a:not#3 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-175 LOC {1 0.27496619433198377 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-8999 {}}} SUCCS {{258 0 0 0-9003 {}}} CYCLES {}}
set a(0-9001) {AREA_SCORE {} NAME y:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-176 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9002 {}}} CYCLES {}}
set a(0-9002) {AREA_SCORE {} NAME y:not#9 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-177 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9001 {}}} SUCCS {{259 0 0 0-9003 {}}} CYCLES {}}
set a(0-9003) {AREA_SCORE {} NAME for:for:a:for:for:a:and#5 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-178 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9002 {}} {258 0 0 0-9000 {}} {258 0 0 0-8998 {}} {258 0 0 0-8997 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-9004) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#23 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-179 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9009 {}}} CYCLES {}}
set a(0-9005) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc#1.idiv(13:1))(1-0)#24 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-180 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9009 {}}} CYCLES {}}
set a(0-9006) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#25 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-181 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{258 0 0 0-9009 {}}} CYCLES {}}
set a(0-9007) {AREA_SCORE {} NAME y:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-182 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9008 {}}} CYCLES {}}
set a(0-9008) {AREA_SCORE {} NAME y:not TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-183 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9007 {}}} SUCCS {{259 0 0 0-9009 {}}} CYCLES {}}
set a(0-9009) {AREA_SCORE {} NAME for:for:a:for:for:a:and#6 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-184 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9008 {}} {258 0 0 0-9006 {}} {258 0 0 0-9005 {}} {258 0 0 0-9004 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-9010) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#2 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-185 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9013 {}}} CYCLES {}}
set a(0-9011) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#3 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-186 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9013 {}}} CYCLES {}}
set a(0-9012) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#28 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-187 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{259 0 0 0-9013 {}}} CYCLES {}}
set a(0-9013) {AREA_SCORE {} NAME for:for:a:for:for:a:nor#1 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-188 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9012 {}} {258 0 0 0-9011 {}} {258 0 0 0-9010 {}}} SUCCS {{258 0 0 0-9015 {}}} CYCLES {}}
set a(0-9014) {AREA_SCORE {} NAME for:for:a:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-189 LOC {0 1.0 7 0.0 7 0.0 7 0.0 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9015 {}}} CYCLES {}}
set a(0-9015) {AREA_SCORE {} NAME for:for:a:and#1 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-190 LOC {1 0.4571523616734143 7 0.0 7 0.0 7 0.7469635627530364} PREDS {{259 0 0 0-9014 {}} {258 0 0 0-9013 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-9016) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#29 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-191 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{258 0 0 0-9021 {}}} CYCLES {}}
set a(0-9017) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#6 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-192 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9019 {}}} CYCLES {}}
set a(0-9018) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#7 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-193 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-9019 {}}} CYCLES {}}
set a(0-9019) {AREA_SCORE {} NAME for:for:a:nor#3 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-194 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9018 {}} {258 0 0 0-9017 {}}} SUCCS {{258 0 0 0-9021 {}}} CYCLES {}}
set a(0-9020) {AREA_SCORE {} NAME for:for:a:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-195 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9021 {}}} CYCLES {}}
set a(0-9021) {AREA_SCORE {} NAME for:for:a:for:for:a:and#7 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-196 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9020 {}} {258 0 0 0-9019 {}} {258 0 0 0-9016 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-9022) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#8 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-197 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9027 {}}} CYCLES {}}
set a(0-9023) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#9 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-198 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9025 {}}} CYCLES {}}
set a(0-9024) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#34 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-199 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{259 0 0 0-9025 {}}} CYCLES {}}
set a(0-9025) {AREA_SCORE {} NAME for:for:a:nor#4 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-200 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9024 {}} {258 0 0 0-9023 {}}} SUCCS {{258 0 0 0-9027 {}}} CYCLES {}}
set a(0-9026) {AREA_SCORE {} NAME for:for:a:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-201 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9027 {}}} CYCLES {}}
set a(0-9027) {AREA_SCORE {} NAME for:for:a:for:for:a:and#8 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-202 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9026 {}} {258 0 0 0-9025 {}} {258 0 0 0-9022 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-9028) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#11 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-203 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9033 {}}} CYCLES {}}
set a(0-9029) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#36 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-204 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{258 0 0 0-9033 {}}} CYCLES {}}
set a(0-9030) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#13 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-205 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-9031 {}}} CYCLES {}}
set a(0-9031) {AREA_SCORE {} NAME for:for:a:not#4 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-206 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9030 {}}} SUCCS {{258 0 0 0-9033 {}}} CYCLES {}}
set a(0-9032) {AREA_SCORE {} NAME for:for:a:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-207 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9033 {}}} CYCLES {}}
set a(0-9033) {AREA_SCORE {} NAME for:for:a:for:for:a:and#9 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-208 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9032 {}} {258 0 0 0-9031 {}} {258 0 0 0-9029 {}} {258 0 0 0-9028 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-9034) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#14 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-209 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9039 {}}} CYCLES {}}
set a(0-9035) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#15 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-210 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9037 {}}} CYCLES {}}
set a(0-9036) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#40 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-211 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{259 0 0 0-9037 {}}} CYCLES {}}
set a(0-9037) {AREA_SCORE {} NAME for:for:a:nor#5 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-212 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9036 {}} {258 0 0 0-9035 {}}} SUCCS {{258 0 0 0-9039 {}}} CYCLES {}}
set a(0-9038) {AREA_SCORE {} NAME for:for:a:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-213 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9039 {}}} CYCLES {}}
set a(0-9039) {AREA_SCORE {} NAME for:for:a:for:for:a:and#10 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-214 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9038 {}} {258 0 0 0-9037 {}} {258 0 0 0-9034 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-9040) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#17 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-215 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9045 {}}} CYCLES {}}
set a(0-9041) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#42 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-216 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{258 0 0 0-9045 {}}} CYCLES {}}
set a(0-9042) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#19 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-217 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{259 0 0 0-9043 {}}} CYCLES {}}
set a(0-9043) {AREA_SCORE {} NAME for:for:a:not#5 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-218 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9042 {}}} SUCCS {{258 0 0 0-9045 {}}} CYCLES {}}
set a(0-9044) {AREA_SCORE {} NAME for:for:a:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-219 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9045 {}}} CYCLES {}}
set a(0-9045) {AREA_SCORE {} NAME for:for:a:for:for:a:and#11 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-220 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9044 {}} {258 0 0 0-9043 {}} {258 0 0 0-9041 {}} {258 0 0 0-9040 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-9046) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#20 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-221 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9051 {}}} CYCLES {}}
set a(0-9047) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#21 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-222 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9051 {}}} CYCLES {}}
set a(0-9048) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#46 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-223 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{259 0 0 0-9049 {}}} CYCLES {}}
set a(0-9049) {AREA_SCORE {} NAME for:for:a:not#6 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-224 LOC {1 0.27496619433198377 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9048 {}}} SUCCS {{258 0 0 0-9051 {}}} CYCLES {}}
set a(0-9050) {AREA_SCORE {} NAME for:for:a:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-225 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9051 {}}} CYCLES {}}
set a(0-9051) {AREA_SCORE {} NAME for:for:a:for:for:a:and#12 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-226 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9050 {}} {258 0 0 0-9049 {}} {258 0 0 0-9047 {}} {258 0 0 0-9046 {}}} SUCCS {{258 0 0 0-9057 {}}} CYCLES {}}
set a(0-9052) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#23 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-227 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9056 {}}} CYCLES {}}
set a(0-9053) {AREA_SCORE {} NAME for:for:a:slc(for:for:a:for:for:a:for:for:a:conc.idiv(13:1))(1-0)#24 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-228 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{258 0 0 0-8914 {}}} SUCCS {{258 0 0 0-9056 {}}} CYCLES {}}
set a(0-9054) {AREA_SCORE {} NAME for:for:a:slc(operator&<34,true>#1:and.psp)(0)#49 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-229 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 7 0.7469635627530364} PREDS {{258 0 0 0-8912 {}}} SUCCS {{258 0 0 0-9056 {}}} CYCLES {}}
set a(0-9055) {AREA_SCORE {} NAME for:for:a:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-230 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9056 {}}} CYCLES {}}
set a(0-9056) {AREA_SCORE {} NAME for:for:a:for:for:a:and#13 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-231 LOC {1 0.4571523616734143 1 0.9156545209176788 1 0.9156545209176788 7 0.7469635627530364} PREDS {{259 0 0 0-9055 {}} {258 0 0 0-9054 {}} {258 0 0 0-9053 {}} {258 0 0 0-9052 {}}} SUCCS {{259 0 0 0-9057 {}}} CYCLES {}}
set a(0-9057) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:a:for:for:a:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-232 LOC {5 0.4048582995951417 7 0.5167004048582996 7 0.5167004048582996 7 0.769736673414305 7 0.9999998313090419} PREDS {{259 0 0 0-9056 {}} {258 0 0 0-9051 {}} {258 0 0 0-9045 {}} {258 0 0 0-9039 {}} {258 0 0 0-9033 {}} {258 0 0 0-9027 {}} {258 0 0 0-9021 {}} {258 0 0 0-9015 {}} {258 0 0 0-9009 {}} {258 0 0 0-9003 {}} {258 0 0 0-8996 {}} {258 0 0 0-8989 {}} {258 0 0 0-8982 {}} {258 0 0 0-8975 {}} {258 0 0 0-8968 {}} {258 0 0 0-8961 {}} {258 0 0 0-8956 {}} {258 0 0 0-8954 {}} {258 0 0 0-8952 {}} {258 0 0 0-8950 {}} {258 0 0 0-8948 {}} {258 0 0 0-8946 {}} {258 0 0 0-8944 {}} {258 0 0 0-8942 {}} {258 0 0 0-8936 {}} {258 0 0 0-8934 {}} {258 0 0 0-8932 {}} {258 0 0 0-8930 {}} {258 0 0 0-8928 {}} {258 0 0 0-8926 {}} {258 0 0 0-8924 {}} {258 0 0 0-8922 {}} {258 0 0 0-8898 {}} {258 0 0 0-8897 {}} {258 0 0 0-8896 {}} {258 0 0 0-8895 {}} {258 0 0 0-8894 {}} {258 0 0 0-8893 {}} {258 0 0 0-8892 {}} {258 0 0 0-8891 {}} {258 0 0 0-8890 {}} {258 0 0 0-8889 {}} {258 0 0 0-8888 {}} {258 0 0 0-8887 {}} {258 0 0 0-8886 {}} {258 0 0 0-8885 {}} {258 0 0 0-8884 {}} {258 0 0 0-8883 {}}} SUCCS {{258 0 0 0-9218 {}} {258 0 0 0-9285 {}}} CYCLES {}}
set a(0-9058) {AREA_SCORE {} NAME for:for:b:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-233 LOC {0 1.0 1 0.546221322537112 1 0.546221322537112 1 0.546221322537112 3 0.546221322537112} PREDS {} SUCCS {{259 0 0 0-9059 {}}} CYCLES {}}
set a(0-9059) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:b:acc TYPE ACCU DELAY {1.09 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-234 LOC {1 0.27496619433198377 1 0.546221322537112 1 0.546221322537112 1 0.7309377530364372 3 0.7309377530364372} PREDS {{259 0 0 0-9058 {}} {258 0 0 0-8912 {}}} SUCCS {{258 0 0 0-9061 {}}} CYCLES {}}
set a(0-9060) {AREA_SCORE {} NAME for:for:b:conc#1 TYPE CONCATENATE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-235 LOC {1 0.27496619433198377 1 0.7309379217273955 1 0.7309379217273955 3 0.7309379217273955} PREDS {{258 0 0 0-8905 {}}} SUCCS {{259 0 0 0-9061 {}}} CYCLES {}}
set a(0-9061) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:b:for:for:b:acc TYPE ACCU DELAY {1.09 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-236 LOC {1 0.4596827935222672 1 0.7309379217273955 1 0.7309379217273955 1 0.9156543522267206 3 0.9156543522267206} PREDS {{259 0 0 0-9060 {}} {258 0 0 0-9059 {}}} SUCCS {{258 0 0 0-9064 {}} {258 0 0 0-9066 {}} {258 0 0 0-9068 {}} {258 0 0 0-9070 {}} {258 0 0 0-9072 {}} {258 0 0 0-9074 {}} {258 0 0 0-9076 {}} {258 0 0 0-9078 {}} {258 0 0 0-9080 {}} {258 0 0 0-9082 {}} {258 0 0 0-9084 {}} {258 0 0 0-9086 {}} {258 0 0 0-9088 {}} {258 0 0 0-9090 {}} {258 0 0 0-9092 {}} {258 0 0 0-9094 {}} {258 0 0 0-9096 {}} {258 0 0 0-9098 {}} {258 0 0 0-9100 {}} {258 0 0 0-9101 {}} {258 0 0 0-9102 {}} {258 0 0 0-9105 {}} {258 0 0 0-9106 {}} {258 0 0 0-9107 {}} {258 0 0 0-9112 {}} {258 0 0 0-9113 {}} {258 0 0 0-9114 {}} {258 0 0 0-9119 {}} {258 0 0 0-9120 {}} {258 0 0 0-9121 {}} {258 0 0 0-9126 {}} {258 0 0 0-9127 {}} {258 0 0 0-9128 {}} {258 0 0 0-9133 {}} {258 0 0 0-9134 {}} {258 0 0 0-9135 {}} {258 0 0 0-9140 {}} {258 0 0 0-9141 {}} {258 0 0 0-9142 {}} {258 0 0 0-9147 {}} {258 0 0 0-9148 {}} {258 0 0 0-9149 {}} {258 0 0 0-9153 {}} {258 0 0 0-9154 {}} {258 0 0 0-9155 {}} {258 0 0 0-9159 {}} {258 0 0 0-9160 {}} {258 0 0 0-9161 {}} {258 0 0 0-9165 {}} {258 0 0 0-9166 {}} {258 0 0 0-9167 {}} {258 0 0 0-9171 {}} {258 0 0 0-9172 {}} {258 0 0 0-9173 {}} {258 0 0 0-9177 {}} {258 0 0 0-9178 {}} {258 0 0 0-9179 {}} {258 0 0 0-9183 {}} {258 0 0 0-9184 {}} {258 0 0 0-9185 {}} {258 0 0 0-9189 {}} {258 0 0 0-9190 {}} {258 0 0 0-9191 {}} {258 0 0 0-9195 {}} {258 0 0 0-9196 {}} {258 0 0 0-9197 {}}} CYCLES {}}
set a(0-9062) {AREA_SCORE {} NAME for:for:b:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-237 LOC {0 1.0 0 1.0 0 1.0 0 1.0 3 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-9063 {}}} CYCLES {}}
set a(0-9063) {AREA_SCORE {} NAME mult:drf(y) TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-238 LOC {0 1.0 0 1.0 0 1.0 3 0.9156545209176788} PREDS {{259 0 0 0-9062 {}}} SUCCS {{146 0 0 0-9064 {}} {130 0 0 0-9065 {}} {146 0 0 0-9082 {}} {130 0 0 0-9083 {}}} CYCLES {}}
set a(0-9064) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#1 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-239 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9063 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9065 {}}} CYCLES {}}
set a(0-9065) {AREA_SCORE {} NAME for:for:b:switch#1 TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-240 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{259 0 0 0-9064 {}} {130 0 0 0-9063 {}}} SUCCS {{146 0 0 0-9066 {}} {130 0 0 0-9067 {}} {146 0 0 0-9068 {}} {130 0 0 0-9069 {}} {146 0 0 0-9070 {}} {130 0 0 0-9071 {}} {146 0 0 0-9072 {}} {130 0 0 0-9073 {}} {146 0 0 0-9074 {}} {130 0 0 0-9075 {}} {146 0 0 0-9076 {}} {130 0 0 0-9077 {}} {146 0 0 0-9078 {}} {130 0 0 0-9079 {}} {146 0 0 0-9080 {}} {130 0 0 0-9081 {}}} CYCLES {}}
set a(0-9066) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#2 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-241 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9065 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9067 {}}} CYCLES {}}
set a(0-9067) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-242 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9066 {}} {130 0 0 0-9065 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {258 0 0 0-9200 {}} {256 0 0 0-9232 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {256 0 0 0-9302 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9068) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#3 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-243 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9065 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9069 {}}} CYCLES {}}
set a(0-9069) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-244 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9068 {}} {592 -2 0 0-9067 {}} {130 0 0 0-9065 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {258 0 0 0-9200 {}} {80 -2 0 0-9232 {}} {256 0 0 0-9234 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {256 0 0 0-9304 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9070) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#4 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-245 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9065 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9071 {}}} CYCLES {}}
set a(0-9071) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-246 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9070 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {130 0 0 0-9065 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {258 0 0 0-9200 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {256 0 0 0-9236 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {256 0 0 0-9306 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9072) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#5 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-247 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9065 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9073 {}}} CYCLES {}}
set a(0-9073) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-248 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9072 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {130 0 0 0-9065 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {258 0 0 0-9200 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {256 0 0 0-9238 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {256 0 0 0-9308 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9074) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#6 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-249 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9065 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9075 {}}} CYCLES {}}
set a(0-9075) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-250 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9074 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {130 0 0 0-9065 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {258 0 0 0-9200 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {256 0 0 0-9240 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {256 0 0 0-9310 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9076) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#7 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-251 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9065 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9077 {}}} CYCLES {}}
set a(0-9077) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-252 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9076 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {130 0 0 0-9065 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {258 0 0 0-9200 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {256 0 0 0-9242 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {256 0 0 0-9312 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9078) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#8 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-253 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9065 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9079 {}}} CYCLES {}}
set a(0-9079) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-254 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9078 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {130 0 0 0-9065 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {592 -2 0 0-9081 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9081 {}} {258 0 0 0-9200 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {256 0 0 0-9244 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {256 0 0 0-9314 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9080) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-255 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9065 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9081 {}}} CYCLES {}}
set a(0-9081) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(xt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-256 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9080 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {130 0 0 0-9065 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {258 0 0 0-9200 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {256 0 0 0-9246 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {256 0 0 0-9316 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9082) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-257 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9063 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9083 {}}} CYCLES {}}
set a(0-9083) {AREA_SCORE {} NAME for:for:b:switch TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-258 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{259 0 0 0-9082 {}} {130 0 0 0-9063 {}}} SUCCS {{146 0 0 0-9084 {}} {130 0 0 0-9085 {}} {146 0 0 0-9086 {}} {130 0 0 0-9087 {}} {146 0 0 0-9088 {}} {130 0 0 0-9089 {}} {146 0 0 0-9090 {}} {130 0 0 0-9091 {}} {146 0 0 0-9092 {}} {130 0 0 0-9093 {}} {146 0 0 0-9094 {}} {130 0 0 0-9095 {}} {146 0 0 0-9096 {}} {130 0 0 0-9097 {}} {146 0 0 0-9098 {}} {130 0 0 0-9099 {}}} CYCLES {}}
set a(0-9084) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#9 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-259 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9083 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9085 {}}} CYCLES {}}
set a(0-9085) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-260 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9084 {}} {130 0 0 0-9083 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9200 {}} {256 0 0 0-9250 {}} {256 0 0 0-9320 {}}} CYCLES {}}
set a(0-9086) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#10 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-261 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9083 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9087 {}}} CYCLES {}}
set a(0-9087) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-262 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9086 {}} {130 0 0 0-9083 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9200 {}} {256 0 0 0-9252 {}} {256 0 0 0-9322 {}}} CYCLES {}}
set a(0-9088) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#11 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-263 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9083 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9089 {}}} CYCLES {}}
set a(0-9089) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-264 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9088 {}} {130 0 0 0-9083 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9200 {}} {256 0 0 0-9254 {}} {256 0 0 0-9324 {}}} CYCLES {}}
set a(0-9090) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#12 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-265 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9083 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9091 {}}} CYCLES {}}
set a(0-9091) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-266 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9090 {}} {130 0 0 0-9083 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9200 {}} {256 0 0 0-9256 {}} {256 0 0 0-9326 {}}} CYCLES {}}
set a(0-9092) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#13 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-267 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9083 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9093 {}}} CYCLES {}}
set a(0-9093) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-268 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9092 {}} {130 0 0 0-9083 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9200 {}} {256 0 0 0-9258 {}} {256 0 0 0-9328 {}}} CYCLES {}}
set a(0-9094) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#14 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-269 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9083 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9095 {}}} CYCLES {}}
set a(0-9095) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(5).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-270 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9094 {}} {130 0 0 0-9083 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9200 {}} {256 0 0 0-9260 {}} {256 0 0 0-9330 {}}} CYCLES {}}
set a(0-9096) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#15 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-271 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9083 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9097 {}}} CYCLES {}}
set a(0-9097) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(6).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-272 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9096 {}} {130 0 0 0-9083 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9200 {}} {256 0 0 0-9262 {}} {256 0 0 0-9332 {}}} CYCLES {}}
set a(0-9098) {AREA_SCORE {} NAME for:for:b:for:for:b:slc(for:for:b:acc.tdx(13:0))(13-3)#1 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-273 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 3 0.9156545209176788} PREDS {{146 0 0 0-9083 {}} {258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9099 {}}} CYCLES {}}
set a(0-9099) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:b:read_mem(yt:rsc(0)(7).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-274 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{259 0 0 0-9098 {}} {130 0 0 0-9083 {}} {132 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9200 {}} {256 0 0 0-9264 {}} {256 0 0 0-9334 {}}} CYCLES {}}
set a(0-9100) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#4 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-275 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9104 {}}} CYCLES {}}
set a(0-9101) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#5 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-276 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9104 {}}} CYCLES {}}
set a(0-9102) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#6 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-277 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9104 {}}} CYCLES {}}
set a(0-9103) {AREA_SCORE {} NAME for:for:b:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-278 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9104 {}}} CYCLES {}}
set a(0-9104) {AREA_SCORE {} NAME for:for:b:for:for:b:nor TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-279 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9103 {}} {258 0 0 0-9102 {}} {258 0 0 0-9101 {}} {258 0 0 0-9100 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9105) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#7 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-280 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9111 {}}} CYCLES {}}
set a(0-9106) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#8 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-281 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9108 {}}} CYCLES {}}
set a(0-9107) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#9 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-282 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9108 {}}} CYCLES {}}
set a(0-9108) {AREA_SCORE {} NAME for:for:b:nor TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-283 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9107 {}} {258 0 0 0-9106 {}}} SUCCS {{258 0 0 0-9111 {}}} CYCLES {}}
set a(0-9109) {AREA_SCORE {} NAME y:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-284 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9110 {}}} CYCLES {}}
set a(0-9110) {AREA_SCORE {} NAME y:not#11 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-285 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9109 {}}} SUCCS {{259 0 0 0-9111 {}}} CYCLES {}}
set a(0-9111) {AREA_SCORE {} NAME for:for:b:for:for:b:and TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-286 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9110 {}} {258 0 0 0-9108 {}} {258 0 0 0-9105 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9112) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#10 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-287 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9118 {}}} CYCLES {}}
set a(0-9113) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#11 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-288 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9115 {}}} CYCLES {}}
set a(0-9114) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#12 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-289 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9115 {}}} CYCLES {}}
set a(0-9115) {AREA_SCORE {} NAME for:for:b:nor#1 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-290 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9114 {}} {258 0 0 0-9113 {}}} SUCCS {{258 0 0 0-9118 {}}} CYCLES {}}
set a(0-9116) {AREA_SCORE {} NAME y:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-291 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9117 {}}} CYCLES {}}
set a(0-9117) {AREA_SCORE {} NAME y:not#12 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-292 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9116 {}}} SUCCS {{259 0 0 0-9118 {}}} CYCLES {}}
set a(0-9118) {AREA_SCORE {} NAME for:for:b:for:for:b:and#1 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-293 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9117 {}} {258 0 0 0-9115 {}} {258 0 0 0-9112 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9119) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#13 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-294 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9125 {}}} CYCLES {}}
set a(0-9120) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#14 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-295 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9125 {}}} CYCLES {}}
set a(0-9121) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#15 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-296 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9122 {}}} CYCLES {}}
set a(0-9122) {AREA_SCORE {} NAME for:for:b:not#5 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-297 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9121 {}}} SUCCS {{258 0 0 0-9125 {}}} CYCLES {}}
set a(0-9123) {AREA_SCORE {} NAME y:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-298 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9124 {}}} CYCLES {}}
set a(0-9124) {AREA_SCORE {} NAME y:not#13 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-299 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9123 {}}} SUCCS {{259 0 0 0-9125 {}}} CYCLES {}}
set a(0-9125) {AREA_SCORE {} NAME for:for:b:for:for:b:and#2 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-300 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9124 {}} {258 0 0 0-9122 {}} {258 0 0 0-9120 {}} {258 0 0 0-9119 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9126) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#16 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-301 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9132 {}}} CYCLES {}}
set a(0-9127) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#17 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-302 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9129 {}}} CYCLES {}}
set a(0-9128) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#18 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-303 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9129 {}}} CYCLES {}}
set a(0-9129) {AREA_SCORE {} NAME for:for:b:nor#2 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-304 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9128 {}} {258 0 0 0-9127 {}}} SUCCS {{258 0 0 0-9132 {}}} CYCLES {}}
set a(0-9130) {AREA_SCORE {} NAME y:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-305 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9131 {}}} CYCLES {}}
set a(0-9131) {AREA_SCORE {} NAME y:not#14 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-306 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9130 {}}} SUCCS {{259 0 0 0-9132 {}}} CYCLES {}}
set a(0-9132) {AREA_SCORE {} NAME for:for:b:for:for:b:and#3 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-307 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9131 {}} {258 0 0 0-9129 {}} {258 0 0 0-9126 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9133) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#19 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-308 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9139 {}}} CYCLES {}}
set a(0-9134) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#20 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-309 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9139 {}}} CYCLES {}}
set a(0-9135) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#21 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-310 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9136 {}}} CYCLES {}}
set a(0-9136) {AREA_SCORE {} NAME for:for:b:not#6 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-311 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9135 {}}} SUCCS {{258 0 0 0-9139 {}}} CYCLES {}}
set a(0-9137) {AREA_SCORE {} NAME y:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-312 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9138 {}}} CYCLES {}}
set a(0-9138) {AREA_SCORE {} NAME y:not#15 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-313 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9137 {}}} SUCCS {{259 0 0 0-9139 {}}} CYCLES {}}
set a(0-9139) {AREA_SCORE {} NAME for:for:b:for:for:b:and#4 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-314 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9138 {}} {258 0 0 0-9136 {}} {258 0 0 0-9134 {}} {258 0 0 0-9133 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9140) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#22 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-315 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9146 {}}} CYCLES {}}
set a(0-9141) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#23 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-316 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9146 {}}} CYCLES {}}
set a(0-9142) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#24 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-317 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9143 {}}} CYCLES {}}
set a(0-9143) {AREA_SCORE {} NAME for:for:b:not#7 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-318 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9142 {}}} SUCCS {{258 0 0 0-9146 {}}} CYCLES {}}
set a(0-9144) {AREA_SCORE {} NAME y:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-319 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9145 {}}} CYCLES {}}
set a(0-9145) {AREA_SCORE {} NAME y:not#16 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-320 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9144 {}}} SUCCS {{259 0 0 0-9146 {}}} CYCLES {}}
set a(0-9146) {AREA_SCORE {} NAME for:for:b:for:for:b:and#5 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-321 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9145 {}} {258 0 0 0-9143 {}} {258 0 0 0-9141 {}} {258 0 0 0-9140 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9147) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#25 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-322 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9152 {}}} CYCLES {}}
set a(0-9148) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#26 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-323 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9152 {}}} CYCLES {}}
set a(0-9149) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#27 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-324 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9152 {}}} CYCLES {}}
set a(0-9150) {AREA_SCORE {} NAME y:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-325 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9151 {}}} CYCLES {}}
set a(0-9151) {AREA_SCORE {} NAME y:not#2 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-326 LOC {1 0.0 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9150 {}}} SUCCS {{259 0 0 0-9152 {}}} CYCLES {}}
set a(0-9152) {AREA_SCORE {} NAME for:for:b:for:for:b:and#6 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-327 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9151 {}} {258 0 0 0-9149 {}} {258 0 0 0-9148 {}} {258 0 0 0-9147 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9153) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#28 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-328 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9156 {}}} CYCLES {}}
set a(0-9154) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#29 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-329 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9156 {}}} CYCLES {}}
set a(0-9155) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#30 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-330 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9156 {}}} CYCLES {}}
set a(0-9156) {AREA_SCORE {} NAME for:for:b:for:for:b:nor#1 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-331 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9155 {}} {258 0 0 0-9154 {}} {258 0 0 0-9153 {}}} SUCCS {{258 0 0 0-9158 {}}} CYCLES {}}
set a(0-9157) {AREA_SCORE {} NAME for:for:b:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-332 LOC {0 1.0 2 0.0 2 0.0 2 0.0 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9158 {}}} CYCLES {}}
set a(0-9158) {AREA_SCORE {} NAME for:for:b:and#1 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-333 LOC {1 0.6443993927125505 2 0.0 2 0.0 4 0.7469635627530364} PREDS {{259 0 0 0-9157 {}} {258 0 0 0-9156 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9159) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#31 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-334 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9164 {}}} CYCLES {}}
set a(0-9160) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#32 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-335 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9162 {}}} CYCLES {}}
set a(0-9161) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#33 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-336 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9162 {}}} CYCLES {}}
set a(0-9162) {AREA_SCORE {} NAME for:for:b:nor#3 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-337 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9161 {}} {258 0 0 0-9160 {}}} SUCCS {{258 0 0 0-9164 {}}} CYCLES {}}
set a(0-9163) {AREA_SCORE {} NAME for:for:b:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-338 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9164 {}}} CYCLES {}}
set a(0-9164) {AREA_SCORE {} NAME for:for:b:for:for:b:and#7 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-339 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9163 {}} {258 0 0 0-9162 {}} {258 0 0 0-9159 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9165) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#34 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-340 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9170 {}}} CYCLES {}}
set a(0-9166) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#35 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-341 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9168 {}}} CYCLES {}}
set a(0-9167) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#36 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-342 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9168 {}}} CYCLES {}}
set a(0-9168) {AREA_SCORE {} NAME for:for:b:nor#4 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-343 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9167 {}} {258 0 0 0-9166 {}}} SUCCS {{258 0 0 0-9170 {}}} CYCLES {}}
set a(0-9169) {AREA_SCORE {} NAME for:for:b:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-344 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9170 {}}} CYCLES {}}
set a(0-9170) {AREA_SCORE {} NAME for:for:b:for:for:b:and#8 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-345 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9169 {}} {258 0 0 0-9168 {}} {258 0 0 0-9165 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9171) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#37 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-346 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9176 {}}} CYCLES {}}
set a(0-9172) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#38 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-347 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9176 {}}} CYCLES {}}
set a(0-9173) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#39 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-348 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9174 {}}} CYCLES {}}
set a(0-9174) {AREA_SCORE {} NAME for:for:b:not#8 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-349 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9173 {}}} SUCCS {{258 0 0 0-9176 {}}} CYCLES {}}
set a(0-9175) {AREA_SCORE {} NAME for:for:b:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-350 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9176 {}}} CYCLES {}}
set a(0-9176) {AREA_SCORE {} NAME for:for:b:for:for:b:and#9 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-351 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9175 {}} {258 0 0 0-9174 {}} {258 0 0 0-9172 {}} {258 0 0 0-9171 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9177) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#40 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-352 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9182 {}}} CYCLES {}}
set a(0-9178) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#41 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-353 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9180 {}}} CYCLES {}}
set a(0-9179) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#42 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-354 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9180 {}}} CYCLES {}}
set a(0-9180) {AREA_SCORE {} NAME for:for:b:nor#5 TYPE NOR PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-355 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9179 {}} {258 0 0 0-9178 {}}} SUCCS {{258 0 0 0-9182 {}}} CYCLES {}}
set a(0-9181) {AREA_SCORE {} NAME for:for:b:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-356 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9182 {}}} CYCLES {}}
set a(0-9182) {AREA_SCORE {} NAME for:for:b:for:for:b:and#10 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-357 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9181 {}} {258 0 0 0-9180 {}} {258 0 0 0-9177 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9183) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#43 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-358 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9188 {}}} CYCLES {}}
set a(0-9184) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#44 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-359 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9188 {}}} CYCLES {}}
set a(0-9185) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#45 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-360 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9186 {}}} CYCLES {}}
set a(0-9186) {AREA_SCORE {} NAME for:for:b:not#9 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-361 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9185 {}}} SUCCS {{258 0 0 0-9188 {}}} CYCLES {}}
set a(0-9187) {AREA_SCORE {} NAME for:for:b:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-362 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9188 {}}} CYCLES {}}
set a(0-9188) {AREA_SCORE {} NAME for:for:b:for:for:b:and#11 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-363 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9187 {}} {258 0 0 0-9186 {}} {258 0 0 0-9184 {}} {258 0 0 0-9183 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9189) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#46 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-364 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9194 {}}} CYCLES {}}
set a(0-9190) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#47 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-365 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9194 {}}} CYCLES {}}
set a(0-9191) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#48 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-366 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{259 0 0 0-9192 {}}} CYCLES {}}
set a(0-9192) {AREA_SCORE {} NAME for:for:b:not#10 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-367 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9191 {}}} SUCCS {{258 0 0 0-9194 {}}} CYCLES {}}
set a(0-9193) {AREA_SCORE {} NAME for:for:b:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-368 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9194 {}}} CYCLES {}}
set a(0-9194) {AREA_SCORE {} NAME for:for:b:for:for:b:and#12 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-369 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9193 {}} {258 0 0 0-9192 {}} {258 0 0 0-9190 {}} {258 0 0 0-9189 {}}} SUCCS {{258 0 0 0-9200 {}}} CYCLES {}}
set a(0-9195) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#49 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-370 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9199 {}}} CYCLES {}}
set a(0-9196) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#50 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-371 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9199 {}}} CYCLES {}}
set a(0-9197) {AREA_SCORE {} NAME for:for:b:slc(for:for:b:acc.tdx(13:0))(2-0)#51 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-372 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{258 0 0 0-9061 {}}} SUCCS {{258 0 0 0-9199 {}}} CYCLES {}}
set a(0-9198) {AREA_SCORE {} NAME for:for:b:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-373 LOC {0 1.0 1 0.9156545209176788 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {} SUCCS {{259 0 0 0-9199 {}}} CYCLES {}}
set a(0-9199) {AREA_SCORE {} NAME for:for:b:for:for:b:and#13 TYPE AND PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-374 LOC {1 0.6443993927125505 1 0.9156545209176788 1 0.9156545209176788 4 0.7469635627530364} PREDS {{259 0 0 0-9198 {}} {258 0 0 0-9197 {}} {258 0 0 0-9196 {}} {258 0 0 0-9195 {}}} SUCCS {{259 0 0 0-9200 {}}} CYCLES {}}
set a(0-9200) {AREA_SCORE 206.04 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(32,16) QUANTITY 2 NAME for:for:b:for:for:b:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-375 LOC {2 0.4048582995951417 2 0.7469635627530364 2 0.7469635627530364 2 0.9999998313090419 4 0.9999998313090419} PREDS {{259 0 0 0-9199 {}} {258 0 0 0-9194 {}} {258 0 0 0-9188 {}} {258 0 0 0-9182 {}} {258 0 0 0-9176 {}} {258 0 0 0-9170 {}} {258 0 0 0-9164 {}} {258 0 0 0-9158 {}} {258 0 0 0-9152 {}} {258 0 0 0-9146 {}} {258 0 0 0-9139 {}} {258 0 0 0-9132 {}} {258 0 0 0-9125 {}} {258 0 0 0-9118 {}} {258 0 0 0-9111 {}} {258 0 0 0-9104 {}} {258 0 0 0-9099 {}} {258 0 0 0-9097 {}} {258 0 0 0-9095 {}} {258 0 0 0-9093 {}} {258 0 0 0-9091 {}} {258 0 0 0-9089 {}} {258 0 0 0-9087 {}} {258 0 0 0-9085 {}} {258 0 0 0-9081 {}} {258 0 0 0-9079 {}} {258 0 0 0-9077 {}} {258 0 0 0-9075 {}} {258 0 0 0-9073 {}} {258 0 0 0-9071 {}} {258 0 0 0-9069 {}} {258 0 0 0-9067 {}} {258 0 0 0-8882 {}} {258 0 0 0-8881 {}} {258 0 0 0-8880 {}} {258 0 0 0-8879 {}} {258 0 0 0-8878 {}} {258 0 0 0-8877 {}} {258 0 0 0-8876 {}} {258 0 0 0-8875 {}} {258 0 0 0-8874 {}} {258 0 0 0-8873 {}} {258 0 0 0-8872 {}} {258 0 0 0-8871 {}} {258 0 0 0-8870 {}} {258 0 0 0-8869 {}} {258 0 0 0-8868 {}} {258 0 0 0-8867 {}}} SUCCS {{258 0 0 0-9202 {}} {258 0 0 0-9204 {}}} CYCLES {}}
set a(0-9201) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(3,14,32,16384,16384,32,1) QUANTITY 1 NAME for:for:w:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-376 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 5 0.40485813090418343} PREDS {{258 0 0 0-8909 {}} {80 -2 0 0-9203 {}}} SUCCS {{259 0 0 0-9202 {}} {80 -2 0 0-9203 {}}} CYCLES {}}
set a(0-9202) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME mult:z:mul TYPE MUL DELAY {4.77 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-377 LOC {3 0.0 3 0.19575904183535764 3 0.19575904183535764 3 0.9999998859649123 6 0.9999998859649123} PREDS {{259 0 0 0-9201 {}} {258 0 0 0-9200 {}}} SUCCS {{258 0 0 0-9208 {}}} CYCLES {}}
set a(0-9203) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(4,14,32,16384,16384,32,1) QUANTITY 1 NAME for:for:wh:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-378 LOC {1 1.0 1 0.9325236167341431 1 1.0 2 0.40485813090418343 4 0.40485813090418343} PREDS {{80 -2 0 0-9201 {}} {258 0 0 0-8909 {}}} SUCCS {{80 -2 0 0-9201 {}} {259 0 0 0-9204 {}}} CYCLES {}}
set a(0-9204) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME mult:t:mul TYPE MUL DELAY {1cy+0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-379 LOC {2 1.0 2 1.0 2 1.0 3 0.9999 5 0.9999} PREDS {{259 0 0 0-9203 {}} {258 0 0 0-9200 {}}} SUCCS {{259 0 0 0-9205 {}}} CYCLES {}}
set a(0-9205) {AREA_SCORE {} NAME operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-380 LOC {4 0.0 4 0.0 4 0.0 6 0.19575904183535764} PREDS {{259 0 0 0-9204 {}}} SUCCS {{259 0 0 0-9206 {}}} CYCLES {}}
set a(0-9206) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME mult:z_:mul TYPE MUL DELAY {4.77 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-381 LOC {4 0.0 5 0.19575904183535764 5 0.19575904183535764 5 0.9999998859649123 6 0.9999998859649123} PREDS {{259 0 0 0-9205 {}}} SUCCS {{259 0 0 0-9207 {}}} CYCLES {}}
set a(0-9207) {AREA_SCORE {} NAME mult:z_:not TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-382 LOC {4 0.8042409581646424 6 0.29318488529014847 6 0.29318488529014847 7 0.3066801619433198} PREDS {{259 0 0 0-9206 {}}} SUCCS {{259 0 0 0-9208 {}}} CYCLES {}}
set a(0-9208) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-383 LOC {5 0.0 6 0.29318488529014847 6 0.29318488529014847 6 0.5234478744939272 7 0.5369431511470986} PREDS {{259 0 0 0-9207 {}} {258 0 0 0-9202 {}}} SUCCS {{259 0 0 0-9209 {}} {258 0 0 0-9215 {}} {258 0 0 0-9216 {}}} CYCLES {}}
set a(0-9209) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-384 LOC {5 0.23026315789473684 6 0.5234480431848852 6 0.5234480431848852 7 0.5369433198380567} PREDS {{259 0 0 0-9208 {}}} SUCCS {{258 0 0 0-9211 {}}} CYCLES {}}
set a(0-9210) {AREA_SCORE {} NAME for:for:b:not TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-385 LOC {0 1.0 6 0.5234480431848852 6 0.5234480431848852 7 0.5369433198380567} PREDS {} SUCCS {{259 0 0 0-9211 {}}} CYCLES {}}
set a(0-9211) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-386 LOC {5 0.23026315789473684 6 0.5234480431848852 6 0.5234480431848852 6 0.7562413967611336 7 0.769736673414305} PREDS {{259 0 0 0-9210 {}} {258 0 0 0-9209 {}}} SUCCS {{259 0 0 0-9212 {}}} CYCLES {}}
set a(0-9212) {AREA_SCORE {} NAME mult:slc()(32) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-387 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 7 0.7697368421052632} PREDS {{259 0 0 0-9211 {}}} SUCCS {{259 0 0 0-9213 {}} {258 0 0 0-9216 {}}} CYCLES {}}
set a(0-9213) {AREA_SCORE {} NAME mult:sel TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-388 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 7 0.7697368421052632} PREDS {{259 0 0 0-9212 {}}} SUCCS {{146 0 0 0-9214 {}} {146 0 0 0-9215 {}}} CYCLES {}}
set a(0-9214) {AREA_SCORE {} NAME for:for:b:not#1 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-389 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 7 0.7697368421052632} PREDS {{146 0 0 0-9213 {}}} SUCCS {{259 0 0 0-9215 {}}} CYCLES {}}
set a(0-9215) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-390 LOC {5 0.4630566801619433 6 0.7562415654520918 6 0.7562415654520918 6 0.9865045546558704 7 0.9999998313090419} PREDS {{259 0 0 0-9214 {}} {146 0 0 0-9213 {}} {258 0 0 0-9208 {}}} SUCCS {{259 0 0 0-9216 {}}} CYCLES {}}
set a(0-9216) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-391 LOC {5 0.6933198380566801 6 0.9865047233468286 6 0.9865047233468286 6 0.9999998313090418 8 0.2088392375168691} PREDS {{259 0 0 0-9215 {}} {258 0 0 0-9212 {}} {258 0 0 0-9208 {}} {258 0 0 0-8866 {}}} SUCCS {{258 0 0 0-9218 {}} {258 0 0 0-9284 {}}} CYCLES {}}
set a(0-9217) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,14) QUANTITY 2 NAME for:for:for:for:acc TYPE ACCU DELAY {1.08 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-392 LOC {1 0.27496619433198377 1 0.8178138326585696 1 0.8178138326585696 1 0.9999998987854252 8 0.9156544197031039} PREDS {{258 0 0 0-8912 {}} {258 0 0 0-8905 {}}} SUCCS {{258 0 0 0-9229 {}} {258 0 0 0-9231 {}} {258 0 0 0-9233 {}} {258 0 0 0-9235 {}} {258 0 0 0-9237 {}} {258 0 0 0-9239 {}} {258 0 0 0-9241 {}} {258 0 0 0-9243 {}} {258 0 0 0-9245 {}} {258 0 0 0-9247 {}} {258 0 0 0-9249 {}} {258 0 0 0-9251 {}} {258 0 0 0-9253 {}} {258 0 0 0-9255 {}} {258 0 0 0-9257 {}} {258 0 0 0-9259 {}} {258 0 0 0-9261 {}} {258 0 0 0-9263 {}}} CYCLES {}}
set a(0-9218) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#2 TYPE ACCU DELAY {1.36 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-393 LOC {5 0.7068151147098515 7 0.7697368421052632 7 0.7697368421052632 7 0.9999998313090419 8 0.43910239541160595} PREDS {{258 0 0 0-9216 {}} {258 0 0 0-9057 {}}} SUCCS {{258 0 0 0-9220 {}} {258 0 0 0-9225 {}} {258 0 0 0-9226 {}}} CYCLES {}}
set a(0-9219) {AREA_SCORE {} NAME modulo_add:conc TYPE CONCATENATE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-394 LOC {0 1.0 8 0.43910256410256404 8 0.43910256410256404 8 0.43910256410256404} PREDS {} SUCCS {{258 0 0 0-9221 {}}} CYCLES {}}
set a(0-9220) {AREA_SCORE {} NAME for:for:not#1 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-395 LOC {5 0.9370782726045883 8 0.43910256410256404 8 0.43910256410256404 8 0.43910256410256404} PREDS {{258 0 0 0-9218 {}}} SUCCS {{259 0 0 0-9221 {}}} CYCLES {}}
set a(0-9221) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 2 NAME modulo_add:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-396 LOC {6 0.0 8 0.43910256410256404 8 0.43910256410256404 8 0.6718959176788124 8 0.6718959176788124} PREDS {{259 0 0 0-9220 {}} {258 0 0 0-9219 {}}} SUCCS {{259 0 0 0-9222 {}}} CYCLES {}}
set a(0-9222) {AREA_SCORE {} NAME modulo_add:slc()(32) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-397 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{259 0 0 0-9221 {}}} SUCCS {{259 0 0 0-9223 {}} {258 0 0 0-9226 {}}} CYCLES {}}
set a(0-9223) {AREA_SCORE {} NAME modulo_add:qsel TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-398 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{259 0 0 0-9222 {}}} SUCCS {{146 0 0 0-9224 {}} {146 0 0 0-9225 {}}} CYCLES {}}
set a(0-9224) {AREA_SCORE {} NAME for:for:not#2 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-399 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{146 0 0 0-9223 {}}} SUCCS {{259 0 0 0-9225 {}}} CYCLES {}}
set a(0-9225) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_add:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-400 LOC {6 0.23279352226720645 8 0.6718960863697705 8 0.6718960863697705 8 0.9021590755735491 8 0.9021590755735491} PREDS {{259 0 0 0-9224 {}} {146 0 0 0-9223 {}} {258 0 0 0-9218 {}}} SUCCS {{259 0 0 0-9226 {}}} CYCLES {}}
set a(0-9226) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_add:mux TYPE MUX DELAY {0.08 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-401 LOC {6 0.4630566801619433 8 0.9021592442645074 8 0.9021592442645074 8 0.9156543522267206 8 0.9156543522267206} PREDS {{259 0 0 0-9225 {}} {258 0 0 0-9222 {}} {258 0 0 0-9218 {}} {258 0 0 0-8865 {}}} SUCCS {{258 0 0 0-9232 {}} {258 0 0 0-9234 {}} {258 0 0 0-9236 {}} {258 0 0 0-9238 {}} {258 0 0 0-9240 {}} {258 0 0 0-9242 {}} {258 0 0 0-9244 {}} {258 0 0 0-9246 {}} {258 0 0 0-9250 {}} {258 0 0 0-9252 {}} {258 0 0 0-9254 {}} {258 0 0 0-9256 {}} {258 0 0 0-9258 {}} {258 0 0 0-9260 {}} {258 0 0 0-9262 {}} {258 0 0 0-9264 {}}} CYCLES {}}
set a(0-9227) {AREA_SCORE {} NAME for:for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-402 LOC {0 1.0 0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-9228 {}}} CYCLES {}}
set a(0-9228) {AREA_SCORE {} NAME for:for:drf(x) TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-403 LOC {0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-9227 {}}} SUCCS {{146 0 0 0-9229 {}} {130 0 0 0-9230 {}} {146 0 0 0-9247 {}} {130 0 0 0-9248 {}}} CYCLES {}}
set a(0-9229) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(13:0))(2-0)#1 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-404 LOC {1 0.4571523616734143 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-9228 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9230 {}}} CYCLES {}}
set a(0-9230) {AREA_SCORE {} NAME for:for:switch#2 TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-405 LOC {1 0.4571523616734143 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-9229 {}} {130 0 0 0-9228 {}}} SUCCS {{146 0 0 0-9231 {}} {130 0 0 0-9232 {}} {146 0 0 0-9233 {}} {130 0 0 0-9234 {}} {146 0 0 0-9235 {}} {130 0 0 0-9236 {}} {146 0 0 0-9237 {}} {130 0 0 0-9238 {}} {146 0 0 0-9239 {}} {130 0 0 0-9240 {}} {146 0 0 0-9241 {}} {130 0 0 0-9242 {}} {146 0 0 0-9243 {}} {130 0 0 0-9244 {}} {146 0 0 0-9245 {}} {130 0 0 0-9246 {}}} CYCLES {}}
set a(0-9231) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#2 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-406 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9230 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9232 {}}} CYCLES {}}
set a(0-9232) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-407 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9232 {}} {259 0 0 0-9231 {}} {130 0 0 0-9230 {}} {258 0 0 0-9226 {}} {80 -2 0 0-9081 {}} {80 -2 0 0-9079 {}} {80 -2 0 0-9077 {}} {80 -2 0 0-9075 {}} {80 -2 0 0-9073 {}} {80 -2 0 0-9071 {}} {80 -2 0 0-9069 {}} {256 0 0 0-9067 {}} {80 -2 0 0-9067 {}} {80 -2 0 0-8936 {}} {80 -2 0 0-8934 {}} {80 -2 0 0-8932 {}} {80 -2 0 0-8930 {}} {80 -2 0 0-8928 {}} {80 -2 0 0-8926 {}} {80 -2 0 0-8924 {}} {256 0 0 0-8922 {}} {80 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {80 -2 0 0-9316 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9246 {}} {80 -2 0 0-9244 {}} {80 -2 0 0-9242 {}} {80 -2 0 0-9240 {}} {80 -2 0 0-9238 {}} {80 -2 0 0-9236 {}} {80 -2 0 0-9234 {}}} SUCCS {{262 0 0 0-8922 {}} {592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {262 0 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9233) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#3 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-408 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9230 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9234 {}}} CYCLES {}}
set a(0-9234) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-409 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9234 {}} {259 0 0 0-9233 {}} {592 -2 0 0-9232 {}} {130 0 0 0-9230 {}} {258 0 0 0-9226 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {256 0 0 0-9069 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {256 0 0 0-8924 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {262 0 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9235) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#4 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-410 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9230 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9236 {}}} CYCLES {}}
set a(0-9236) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-411 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9236 {}} {259 0 0 0-9235 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {130 0 0 0-9230 {}} {258 0 0 0-9226 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {256 0 0 0-9071 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {256 0 0 0-8926 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {262 0 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9237) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#5 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-412 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9230 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9238 {}}} CYCLES {}}
set a(0-9238) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-413 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9238 {}} {259 0 0 0-9237 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {130 0 0 0-9230 {}} {258 0 0 0-9226 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {256 0 0 0-9073 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {256 0 0 0-8928 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {262 0 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9239) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#6 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-414 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9230 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9240 {}}} CYCLES {}}
set a(0-9240) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-415 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9240 {}} {259 0 0 0-9239 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {130 0 0 0-9230 {}} {258 0 0 0-9226 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {256 0 0 0-9075 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {256 0 0 0-8930 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {262 0 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9241) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#7 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-416 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9230 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9242 {}}} CYCLES {}}
set a(0-9242) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-417 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9242 {}} {259 0 0 0-9241 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {130 0 0 0-9230 {}} {258 0 0 0-9226 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {256 0 0 0-9077 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {256 0 0 0-8932 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}} {592 -2 0 0-9244 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {262 0 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9243) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#8 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-418 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9230 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9244 {}}} CYCLES {}}
set a(0-9244) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-419 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9244 {}} {259 0 0 0-9243 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {130 0 0 0-9230 {}} {258 0 0 0-9226 {}} {592 -2 0 0-9081 {}} {256 0 0 0-9079 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-8936 {}} {256 0 0 0-8934 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}} {592 -2 0 0-9246 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {262 0 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9245) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-420 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9230 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9246 {}}} CYCLES {}}
set a(0-9246) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-421 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9246 {}} {259 0 0 0-9245 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9232 {}} {130 0 0 0-9230 {}} {258 0 0 0-9226 {}} {256 0 0 0-9081 {}} {592 -2 0 0-9081 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9067 {}} {256 0 0 0-8936 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {592 -2 0 0-9316 {}} {592 -2 0 0-9314 {}} {592 -2 0 0-9312 {}} {592 -2 0 0-9310 {}} {592 -2 0 0-9308 {}} {592 -2 0 0-9306 {}} {592 -2 0 0-9304 {}} {592 -2 0 0-9302 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {262 0 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9247) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx(13:0))(2-0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-422 LOC {1 0.4571523616734143 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-9228 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9248 {}}} CYCLES {}}
set a(0-9248) {AREA_SCORE {} NAME for:for:switch TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-423 LOC {1 0.4571523616734143 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-9247 {}} {130 0 0 0-9228 {}}} SUCCS {{146 0 0 0-9249 {}} {130 0 0 0-9250 {}} {146 0 0 0-9251 {}} {130 0 0 0-9252 {}} {146 0 0 0-9253 {}} {130 0 0 0-9254 {}} {146 0 0 0-9255 {}} {130 0 0 0-9256 {}} {146 0 0 0-9257 {}} {130 0 0 0-9258 {}} {146 0 0 0-9259 {}} {130 0 0 0-9260 {}} {146 0 0 0-9261 {}} {130 0 0 0-9262 {}} {146 0 0 0-9263 {}} {130 0 0 0-9264 {}}} CYCLES {}}
set a(0-9249) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#9 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-424 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9248 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9250 {}}} CYCLES {}}
set a(0-9250) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-425 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9250 {}} {259 0 0 0-9249 {}} {130 0 0 0-9248 {}} {258 0 0 0-9226 {}} {256 0 0 0-9085 {}} {256 0 0 0-8942 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9250 {}}} CYCLES {}}
set a(0-9251) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#10 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-426 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9248 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9252 {}}} CYCLES {}}
set a(0-9252) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-427 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9252 {}} {259 0 0 0-9251 {}} {130 0 0 0-9248 {}} {258 0 0 0-9226 {}} {256 0 0 0-9087 {}} {256 0 0 0-8944 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9252 {}}} CYCLES {}}
set a(0-9253) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#11 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-428 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9248 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9254 {}}} CYCLES {}}
set a(0-9254) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-429 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9254 {}} {259 0 0 0-9253 {}} {130 0 0 0-9248 {}} {258 0 0 0-9226 {}} {256 0 0 0-9089 {}} {256 0 0 0-8946 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9254 {}}} CYCLES {}}
set a(0-9255) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#12 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-430 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9248 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9256 {}}} CYCLES {}}
set a(0-9256) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-431 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9256 {}} {259 0 0 0-9255 {}} {130 0 0 0-9248 {}} {258 0 0 0-9226 {}} {256 0 0 0-9091 {}} {256 0 0 0-8948 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9256 {}}} CYCLES {}}
set a(0-9257) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#13 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-432 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9248 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9258 {}}} CYCLES {}}
set a(0-9258) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-433 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9258 {}} {259 0 0 0-9257 {}} {130 0 0 0-9248 {}} {258 0 0 0-9226 {}} {256 0 0 0-9093 {}} {256 0 0 0-8950 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9258 {}}} CYCLES {}}
set a(0-9259) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#14 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-434 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9248 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9260 {}}} CYCLES {}}
set a(0-9260) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-435 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9260 {}} {259 0 0 0-9259 {}} {130 0 0 0-9248 {}} {258 0 0 0-9226 {}} {256 0 0 0-9095 {}} {256 0 0 0-8952 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9260 {}}} CYCLES {}}
set a(0-9261) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#15 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-436 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9248 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9262 {}}} CYCLES {}}
set a(0-9262) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-437 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9262 {}} {259 0 0 0-9261 {}} {130 0 0 0-9248 {}} {258 0 0 0-9226 {}} {256 0 0 0-9097 {}} {256 0 0 0-8954 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9262 {}}} CYCLES {}}
set a(0-9263) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx(13:0))(13-3)#1 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-438 LOC {1 0.4571523616734143 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9248 {}} {258 0 0 0-9217 {}}} SUCCS {{259 0 0 0-9264 {}}} CYCLES {}}
set a(0-9264) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-439 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9264 {}} {259 0 0 0-9263 {}} {130 0 0 0-9248 {}} {258 0 0 0-9226 {}} {256 0 0 0-9099 {}} {256 0 0 0-8956 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9264 {}}} CYCLES {}}
set a(0-9265) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,14) QUANTITY 2 NAME for:for:acc TYPE ACCU DELAY {1.08 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-440 LOC {1 0.27496619433198377 1 0.6330972334682861 1 0.6330972334682861 1 0.8152832995951417 8 0.7309378205128205} PREDS {{258 0 0 0-8912 {}} {258 0 0 0-8905 {}}} SUCCS {{258 0 0 0-9283 {}}} CYCLES {}}
set a(0-9266) {AREA_SCORE {} NAME for:for:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-441 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9282 {}}} CYCLES {}}
set a(0-9267) {AREA_SCORE {} NAME nn:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-442 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9268) {AREA_SCORE {} NAME nn:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-443 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9269) {AREA_SCORE {} NAME nn:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-444 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9270) {AREA_SCORE {} NAME nn:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-445 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9271) {AREA_SCORE {} NAME nn:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-446 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9272) {AREA_SCORE {} NAME nn:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-447 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9273) {AREA_SCORE {} NAME nn:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-448 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9274) {AREA_SCORE {} NAME nn:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-449 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9275) {AREA_SCORE {} NAME nn:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-450 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9276) {AREA_SCORE {} NAME nn:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-451 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9277) {AREA_SCORE {} NAME nn:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-452 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9278) {AREA_SCORE {} NAME nn:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-453 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9279) {AREA_SCORE {} NAME nn:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-454 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{258 0 0 0-9281 {}}} CYCLES {}}
set a(0-9280) {AREA_SCORE {} NAME nn:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-455 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {} SUCCS {{259 0 0 0-9281 {}}} CYCLES {}}
set a(0-9281) {AREA_SCORE {} NAME nn:conc TYPE CONCATENATE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-456 LOC {0 1.0 1 0.011042442645074223 1 0.011042442645074223 7 0.19575904183535764} PREDS {{259 0 0 0-9280 {}} {258 0 0 0-9279 {}} {258 0 0 0-9278 {}} {258 0 0 0-9277 {}} {258 0 0 0-9276 {}} {258 0 0 0-9275 {}} {258 0 0 0-9274 {}} {258 0 0 0-9273 {}} {258 0 0 0-9272 {}} {258 0 0 0-9271 {}} {258 0 0 0-9270 {}} {258 0 0 0-9269 {}} {258 0 0 0-9268 {}} {258 0 0 0-9267 {}}} SUCCS {{259 0 0 0-9282 {}}} CYCLES {}}
set a(0-9282) {AREA_SCORE 1840.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,32) QUANTITY 1 NAME for:for:mul TYPE MUL DELAY {4.77 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-457 LOC {1 0.0 1 0.011042442645074223 1 0.011042442645074223 1 0.8152832867746289 7 0.9999998859649123} PREDS {{259 0 0 0-9281 {}} {258 0 0 0-9266 {}}} SUCCS {{259 0 0 0-9283 {}}} CYCLES {}}
set a(0-9283) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,0,14,0,14) QUANTITY 3 NAME for:for:for:for:acc#1 TYPE ACCU DELAY {1.09 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-458 LOC {1 0.8042409581646424 1 0.8152834008097166 1 0.8152834008097166 1 0.9999998313090419 8 0.9156543522267206} PREDS {{259 0 0 0-9282 {}} {258 0 0 0-9265 {}}} SUCCS {{258 0 0 0-9299 {}} {258 0 0 0-9301 {}} {258 0 0 0-9303 {}} {258 0 0 0-9305 {}} {258 0 0 0-9307 {}} {258 0 0 0-9309 {}} {258 0 0 0-9311 {}} {258 0 0 0-9313 {}} {258 0 0 0-9315 {}} {258 0 0 0-9317 {}} {258 0 0 0-9319 {}} {258 0 0 0-9321 {}} {258 0 0 0-9323 {}} {258 0 0 0-9325 {}} {258 0 0 0-9327 {}} {258 0 0 0-9329 {}} {258 0 0 0-9331 {}} {258 0 0 0-9333 {}}} CYCLES {}}
set a(0-9284) {AREA_SCORE {} NAME for:for:b:not#2 TYPE NOT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-459 LOC {5 0.7068151147098515 7 0.7697368421052632 7 0.7697368421052632 8 0.4416329284750337} PREDS {{258 0 0 0-9216 {}}} SUCCS {{259 0 0 0-9285 {}}} CYCLES {}}
set a(0-9285) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME for:for:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-460 LOC {5 0.7068151147098515 7 0.7697368421052632 7 0.7697368421052632 7 0.9999998313090419 8 0.6718959176788124} PREDS {{259 0 0 0-9284 {}} {258 0 0 0-9057 {}}} SUCCS {{259 0 0 0-9286 {}} {258 0 0 0-9288 {}} {258 0 0 0-9291 {}} {258 0 0 0-9295 {}}} CYCLES {}}
set a(0-9286) {AREA_SCORE {} NAME operator<<32,true>:slc()(32) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-461 LOC {5 0.9370782726045883 7 1.0 7 1.0 8 0.6718960863697705} PREDS {{259 0 0 0-9285 {}}} SUCCS {{259 0 0 0-9287 {}}} CYCLES {}}
set a(0-9287) {AREA_SCORE {} NAME modulo_sub:qsel TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-462 LOC {5 0.9370782726045883 7 1.0 7 1.0 8 0.6718960863697705} PREDS {{259 0 0 0-9286 {}}} SUCCS {{146 0 0 0-9288 {}} {146 0 0 0-9289 {}} {146 0 0 0-9290 {}} {146 0 0 0-9291 {}} {146 0 0 0-9292 {}}} CYCLES {}}
set a(0-9288) {AREA_SCORE {} NAME modulo_sub:qif:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-463 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.6718960863697705} PREDS {{146 0 0 0-9287 {}} {258 0 0 0-9285 {}}} SUCCS {{259 0 0 0-9289 {}}} CYCLES {}}
set a(0-9289) {AREA_SCORE {} NAME modulo_sub:qif:conc TYPE CONCATENATE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-464 LOC {5 0.9370782726045883 8 0.6718960863697705 8 0.6718960863697705 8 0.6718960863697705} PREDS {{259 0 0 0-9288 {}} {146 0 0 0-9287 {}}} SUCCS {{259 0 0 0-9290 {}}} CYCLES {}}
set a(0-9290) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 6 NAME modulo_sub:qif:acc TYPE ACCU DELAY {1.36 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-465 LOC {6 0.0 8 0.6718960863697705 8 0.6718960863697705 8 0.9021590755735491 8 0.9021590755735491} PREDS {{259 0 0 0-9289 {}} {146 0 0 0-9287 {}}} SUCCS {{258 0 0 0-9296 {}}} CYCLES {}}
set a(0-9291) {AREA_SCORE {} NAME modulo_sub:qelse:slc(modulo_sub:base)(30-0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-466 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{146 0 0 0-9287 {}} {258 0 0 0-9285 {}}} SUCCS {{259 0 0 0-9292 {}}} CYCLES {}}
set a(0-9292) {AREA_SCORE {} NAME modulo_sub:qelse:conc TYPE CONCATENATE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-467 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{259 0 0 0-9291 {}} {146 0 0 0-9287 {}}} SUCCS {{259 0 0 0-9293 {}}} CYCLES {}}
set a(0-9293) {AREA_SCORE {} NAME modulo_sub:slc(modulo_sub:_qr.sva#1)(30-0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-468 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{259 0 0 0-9292 {}} {258 0 0 0-8863 {}}} SUCCS {{259 0 0 0-9294 {}}} CYCLES {}}
set a(0-9294) {AREA_SCORE {} NAME modulo_sub:exu TYPE PADZEROES PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-469 LOC {5 0.9370782726045883 8 0.9021592442645074 8 0.9021592442645074 8 0.9021592442645074} PREDS {{259 0 0 0-9293 {}}} SUCCS {{258 0 0 0-9296 {}}} CYCLES {}}
set a(0-9295) {AREA_SCORE {} NAME operator<<32,true>:slc()(32)#1 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-470 LOC {5 0.9370782726045883 8 0.0 8 0.0 8 0.9021592442645074} PREDS {{258 0 0 0-9285 {}}} SUCCS {{259 0 0 0-9296 {}}} CYCLES {}}
set a(0-9296) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 3 NAME modulo_sub:mux TYPE MUX DELAY {0.08 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-471 LOC {6 0.23026315789473684 8 0.9021592442645074 8 0.9021592442645074 8 0.9156543522267206 8 0.9156543522267206} PREDS {{259 0 0 0-9295 {}} {258 0 0 0-9294 {}} {258 0 0 0-9290 {}} {258 0 0 0-8864 {}}} SUCCS {{258 0 0 0-9302 {}} {258 0 0 0-9304 {}} {258 0 0 0-9306 {}} {258 0 0 0-9308 {}} {258 0 0 0-9310 {}} {258 0 0 0-9312 {}} {258 0 0 0-9314 {}} {258 0 0 0-9316 {}} {258 0 0 0-9320 {}} {258 0 0 0-9322 {}} {258 0 0 0-9324 {}} {258 0 0 0-9326 {}} {258 0 0 0-9328 {}} {258 0 0 0-9330 {}} {258 0 0 0-9332 {}} {258 0 0 0-9334 {}}} CYCLES {}}
set a(0-9297) {AREA_SCORE {} NAME for:for:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-472 LOC {0 1.0 0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {} SUCCS {{259 0 0 0-9298 {}}} CYCLES {}}
set a(0-9298) {AREA_SCORE {} NAME for:for:drf(x)#1 TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-473 LOC {0 1.0 0 1.0 0 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-9297 {}}} SUCCS {{146 0 0 0-9299 {}} {130 0 0 0-9300 {}} {146 0 0 0-9317 {}} {130 0 0 0-9318 {}}} CYCLES {}}
set a(0-9299) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(13:0))(2-0)#1 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-474 LOC {1 0.9889575573549257 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-9298 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9300 {}}} CYCLES {}}
set a(0-9300) {AREA_SCORE {} NAME for:for:switch#3 TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-475 LOC {1 0.9889575573549257 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-9299 {}} {130 0 0 0-9298 {}}} SUCCS {{146 0 0 0-9301 {}} {130 0 0 0-9302 {}} {146 0 0 0-9303 {}} {130 0 0 0-9304 {}} {146 0 0 0-9305 {}} {130 0 0 0-9306 {}} {146 0 0 0-9307 {}} {130 0 0 0-9308 {}} {146 0 0 0-9309 {}} {130 0 0 0-9310 {}} {146 0 0 0-9311 {}} {130 0 0 0-9312 {}} {146 0 0 0-9313 {}} {130 0 0 0-9314 {}} {146 0 0 0-9315 {}} {130 0 0 0-9316 {}}} CYCLES {}}
set a(0-9301) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#2 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-476 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9300 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9302 {}}} CYCLES {}}
set a(0-9302) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-477 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9302 {}} {259 0 0 0-9301 {}} {130 0 0 0-9300 {}} {258 0 0 0-9296 {}} {80 -2 0 0-9246 {}} {80 -2 0 0-9244 {}} {80 -2 0 0-9242 {}} {80 -2 0 0-9240 {}} {80 -2 0 0-9238 {}} {80 -2 0 0-9236 {}} {80 -2 0 0-9234 {}} {80 -2 0 0-9232 {}} {80 -2 0 0-9081 {}} {80 -2 0 0-9079 {}} {80 -2 0 0-9077 {}} {80 -2 0 0-9075 {}} {80 -2 0 0-9073 {}} {80 -2 0 0-9071 {}} {80 -2 0 0-9069 {}} {256 0 0 0-9067 {}} {80 -2 0 0-9067 {}} {80 -2 0 0-8936 {}} {80 -2 0 0-8934 {}} {80 -2 0 0-8932 {}} {80 -2 0 0-8930 {}} {80 -2 0 0-8928 {}} {80 -2 0 0-8926 {}} {80 -2 0 0-8924 {}} {256 0 0 0-8922 {}} {80 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {80 -2 0 0-9316 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9304 {}}} SUCCS {{262 0 0 0-8922 {}} {592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {262 0 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9303) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#3 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-478 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9300 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9304 {}}} CYCLES {}}
set a(0-9304) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-479 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9304 {}} {259 0 0 0-9303 {}} {80 -2 0 0-9302 {}} {130 0 0 0-9300 {}} {258 0 0 0-9296 {}} {80 -2 0 0-9246 {}} {80 -2 0 0-9244 {}} {80 -2 0 0-9242 {}} {80 -2 0 0-9240 {}} {80 -2 0 0-9238 {}} {80 -2 0 0-9236 {}} {80 -2 0 0-9234 {}} {80 -2 0 0-9232 {}} {80 -2 0 0-9081 {}} {80 -2 0 0-9079 {}} {80 -2 0 0-9077 {}} {80 -2 0 0-9075 {}} {80 -2 0 0-9073 {}} {80 -2 0 0-9071 {}} {256 0 0 0-9069 {}} {80 -2 0 0-9069 {}} {80 -2 0 0-9067 {}} {80 -2 0 0-8936 {}} {80 -2 0 0-8934 {}} {80 -2 0 0-8932 {}} {80 -2 0 0-8930 {}} {80 -2 0 0-8928 {}} {80 -2 0 0-8926 {}} {256 0 0 0-8924 {}} {80 -2 0 0-8924 {}} {80 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {80 -2 0 0-9316 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9306 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {262 0 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9305) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#4 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-480 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9300 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9306 {}}} CYCLES {}}
set a(0-9306) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-481 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9306 {}} {259 0 0 0-9305 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9302 {}} {130 0 0 0-9300 {}} {258 0 0 0-9296 {}} {80 -2 0 0-9246 {}} {80 -2 0 0-9244 {}} {80 -2 0 0-9242 {}} {80 -2 0 0-9240 {}} {80 -2 0 0-9238 {}} {80 -2 0 0-9236 {}} {80 -2 0 0-9234 {}} {80 -2 0 0-9232 {}} {80 -2 0 0-9081 {}} {80 -2 0 0-9079 {}} {80 -2 0 0-9077 {}} {80 -2 0 0-9075 {}} {80 -2 0 0-9073 {}} {256 0 0 0-9071 {}} {80 -2 0 0-9071 {}} {80 -2 0 0-9069 {}} {80 -2 0 0-9067 {}} {80 -2 0 0-8936 {}} {80 -2 0 0-8934 {}} {80 -2 0 0-8932 {}} {80 -2 0 0-8930 {}} {80 -2 0 0-8928 {}} {256 0 0 0-8926 {}} {80 -2 0 0-8926 {}} {80 -2 0 0-8924 {}} {80 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {80 -2 0 0-9316 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9308 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {262 0 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9307) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#5 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-482 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9300 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9308 {}}} CYCLES {}}
set a(0-9308) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-483 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9308 {}} {259 0 0 0-9307 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9302 {}} {130 0 0 0-9300 {}} {258 0 0 0-9296 {}} {80 -2 0 0-9246 {}} {80 -2 0 0-9244 {}} {80 -2 0 0-9242 {}} {80 -2 0 0-9240 {}} {80 -2 0 0-9238 {}} {80 -2 0 0-9236 {}} {80 -2 0 0-9234 {}} {80 -2 0 0-9232 {}} {80 -2 0 0-9081 {}} {80 -2 0 0-9079 {}} {80 -2 0 0-9077 {}} {80 -2 0 0-9075 {}} {256 0 0 0-9073 {}} {80 -2 0 0-9073 {}} {80 -2 0 0-9071 {}} {80 -2 0 0-9069 {}} {80 -2 0 0-9067 {}} {80 -2 0 0-8936 {}} {80 -2 0 0-8934 {}} {80 -2 0 0-8932 {}} {80 -2 0 0-8930 {}} {256 0 0 0-8928 {}} {80 -2 0 0-8928 {}} {80 -2 0 0-8926 {}} {80 -2 0 0-8924 {}} {80 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {80 -2 0 0-9316 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9310 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {262 0 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9309) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#6 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-484 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9300 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9310 {}}} CYCLES {}}
set a(0-9310) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-485 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9310 {}} {259 0 0 0-9309 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9302 {}} {130 0 0 0-9300 {}} {258 0 0 0-9296 {}} {80 -2 0 0-9246 {}} {80 -2 0 0-9244 {}} {80 -2 0 0-9242 {}} {80 -2 0 0-9240 {}} {80 -2 0 0-9238 {}} {80 -2 0 0-9236 {}} {80 -2 0 0-9234 {}} {80 -2 0 0-9232 {}} {80 -2 0 0-9081 {}} {80 -2 0 0-9079 {}} {80 -2 0 0-9077 {}} {256 0 0 0-9075 {}} {80 -2 0 0-9075 {}} {80 -2 0 0-9073 {}} {80 -2 0 0-9071 {}} {80 -2 0 0-9069 {}} {80 -2 0 0-9067 {}} {80 -2 0 0-8936 {}} {80 -2 0 0-8934 {}} {80 -2 0 0-8932 {}} {256 0 0 0-8930 {}} {80 -2 0 0-8930 {}} {80 -2 0 0-8928 {}} {80 -2 0 0-8926 {}} {80 -2 0 0-8924 {}} {80 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {80 -2 0 0-9316 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9312 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {262 0 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9311) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#7 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-486 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9300 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9312 {}}} CYCLES {}}
set a(0-9312) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-487 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9312 {}} {259 0 0 0-9311 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9302 {}} {130 0 0 0-9300 {}} {258 0 0 0-9296 {}} {80 -2 0 0-9246 {}} {80 -2 0 0-9244 {}} {80 -2 0 0-9242 {}} {80 -2 0 0-9240 {}} {80 -2 0 0-9238 {}} {80 -2 0 0-9236 {}} {80 -2 0 0-9234 {}} {80 -2 0 0-9232 {}} {80 -2 0 0-9081 {}} {80 -2 0 0-9079 {}} {256 0 0 0-9077 {}} {80 -2 0 0-9077 {}} {80 -2 0 0-9075 {}} {80 -2 0 0-9073 {}} {80 -2 0 0-9071 {}} {80 -2 0 0-9069 {}} {80 -2 0 0-9067 {}} {80 -2 0 0-8936 {}} {80 -2 0 0-8934 {}} {256 0 0 0-8932 {}} {80 -2 0 0-8932 {}} {80 -2 0 0-8930 {}} {80 -2 0 0-8928 {}} {80 -2 0 0-8926 {}} {80 -2 0 0-8924 {}} {80 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {80 -2 0 0-9316 {}} {80 -2 0 0-9314 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {262 0 0 0-9312 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9313) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#8 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-488 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9300 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9314 {}}} CYCLES {}}
set a(0-9314) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-489 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9314 {}} {259 0 0 0-9313 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9302 {}} {130 0 0 0-9300 {}} {258 0 0 0-9296 {}} {80 -2 0 0-9246 {}} {80 -2 0 0-9244 {}} {80 -2 0 0-9242 {}} {80 -2 0 0-9240 {}} {80 -2 0 0-9238 {}} {80 -2 0 0-9236 {}} {80 -2 0 0-9234 {}} {80 -2 0 0-9232 {}} {80 -2 0 0-9081 {}} {256 0 0 0-9079 {}} {80 -2 0 0-9079 {}} {80 -2 0 0-9077 {}} {80 -2 0 0-9075 {}} {80 -2 0 0-9073 {}} {80 -2 0 0-9071 {}} {80 -2 0 0-9069 {}} {80 -2 0 0-9067 {}} {80 -2 0 0-8936 {}} {256 0 0 0-8934 {}} {80 -2 0 0-8934 {}} {80 -2 0 0-8932 {}} {80 -2 0 0-8930 {}} {80 -2 0 0-8928 {}} {80 -2 0 0-8926 {}} {80 -2 0 0-8924 {}} {80 -2 0 0-8922 {}} {132 0 0 0-9344 {}} {80 -2 0 0-9316 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {262 0 0 0-9314 {}} {80 -2 0 0-9316 {}}} CYCLES {}}
set a(0-9315) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-490 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9300 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9316 {}}} CYCLES {}}
set a(0-9316) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(xt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-491 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9316 {}} {259 0 0 0-9315 {}} {80 -2 0 0-9314 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9302 {}} {130 0 0 0-9300 {}} {258 0 0 0-9296 {}} {80 -2 0 0-9246 {}} {80 -2 0 0-9244 {}} {80 -2 0 0-9242 {}} {80 -2 0 0-9240 {}} {80 -2 0 0-9238 {}} {80 -2 0 0-9236 {}} {80 -2 0 0-9234 {}} {80 -2 0 0-9232 {}} {256 0 0 0-9081 {}} {80 -2 0 0-9081 {}} {80 -2 0 0-9079 {}} {80 -2 0 0-9077 {}} {80 -2 0 0-9075 {}} {80 -2 0 0-9073 {}} {80 -2 0 0-9071 {}} {80 -2 0 0-9069 {}} {80 -2 0 0-9067 {}} {256 0 0 0-8936 {}} {80 -2 0 0-8936 {}} {80 -2 0 0-8934 {}} {80 -2 0 0-8932 {}} {80 -2 0 0-8930 {}} {80 -2 0 0-8928 {}} {80 -2 0 0-8926 {}} {80 -2 0 0-8924 {}} {80 -2 0 0-8922 {}} {132 0 0 0-9344 {}}} SUCCS {{592 -2 0 0-8922 {}} {592 -2 0 0-8924 {}} {592 -2 0 0-8926 {}} {592 -2 0 0-8928 {}} {592 -2 0 0-8930 {}} {592 -2 0 0-8932 {}} {592 -2 0 0-8934 {}} {592 -2 0 0-8936 {}} {592 -2 0 0-9067 {}} {592 -2 0 0-9069 {}} {592 -2 0 0-9071 {}} {592 -2 0 0-9073 {}} {592 -2 0 0-9075 {}} {592 -2 0 0-9077 {}} {592 -2 0 0-9079 {}} {592 -2 0 0-9081 {}} {80 -2 0 0-9232 {}} {592 -2 0 0-9234 {}} {592 -2 0 0-9236 {}} {592 -2 0 0-9238 {}} {592 -2 0 0-9240 {}} {592 -2 0 0-9242 {}} {592 -2 0 0-9244 {}} {592 -2 0 0-9246 {}} {80 -2 0 0-9302 {}} {80 -2 0 0-9304 {}} {80 -2 0 0-9306 {}} {80 -2 0 0-9308 {}} {80 -2 0 0-9310 {}} {80 -2 0 0-9312 {}} {80 -2 0 0-9314 {}} {262 0 0 0-9316 {}}} CYCLES {}}
set a(0-9317) {AREA_SCORE {} NAME for:for:slc(for:for:acc.tdx#1(13:0))(2-0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-492 LOC {1 0.9889575573549257 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{146 0 0 0-9298 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9318 {}}} CYCLES {}}
set a(0-9318) {AREA_SCORE {} NAME for:for:switch#1 TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-493 LOC {1 0.9889575573549257 1 1.0 1 1.0 8 0.9156545209176788} PREDS {{259 0 0 0-9317 {}} {130 0 0 0-9298 {}}} SUCCS {{146 0 0 0-9319 {}} {130 0 0 0-9320 {}} {146 0 0 0-9321 {}} {130 0 0 0-9322 {}} {146 0 0 0-9323 {}} {130 0 0 0-9324 {}} {146 0 0 0-9325 {}} {130 0 0 0-9326 {}} {146 0 0 0-9327 {}} {130 0 0 0-9328 {}} {146 0 0 0-9329 {}} {130 0 0 0-9330 {}} {146 0 0 0-9331 {}} {130 0 0 0-9332 {}} {146 0 0 0-9333 {}} {130 0 0 0-9334 {}}} CYCLES {}}
set a(0-9319) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#9 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-494 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9318 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9320 {}}} CYCLES {}}
set a(0-9320) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-495 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9320 {}} {259 0 0 0-9319 {}} {130 0 0 0-9318 {}} {258 0 0 0-9296 {}} {256 0 0 0-9085 {}} {256 0 0 0-8942 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9320 {}}} CYCLES {}}
set a(0-9321) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#10 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-496 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9318 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9322 {}}} CYCLES {}}
set a(0-9322) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-497 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9322 {}} {259 0 0 0-9321 {}} {130 0 0 0-9318 {}} {258 0 0 0-9296 {}} {256 0 0 0-9087 {}} {256 0 0 0-8944 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9322 {}}} CYCLES {}}
set a(0-9323) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#11 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-498 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9318 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9324 {}}} CYCLES {}}
set a(0-9324) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-499 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9324 {}} {259 0 0 0-9323 {}} {130 0 0 0-9318 {}} {258 0 0 0-9296 {}} {256 0 0 0-9089 {}} {256 0 0 0-8946 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9324 {}}} CYCLES {}}
set a(0-9325) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#12 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-500 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9318 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9326 {}}} CYCLES {}}
set a(0-9326) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-501 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9326 {}} {259 0 0 0-9325 {}} {130 0 0 0-9318 {}} {258 0 0 0-9296 {}} {256 0 0 0-9091 {}} {256 0 0 0-8948 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9326 {}}} CYCLES {}}
set a(0-9327) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#13 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-502 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9318 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9328 {}}} CYCLES {}}
set a(0-9328) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-503 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9328 {}} {259 0 0 0-9327 {}} {130 0 0 0-9318 {}} {258 0 0 0-9296 {}} {256 0 0 0-9093 {}} {256 0 0 0-8950 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9328 {}}} CYCLES {}}
set a(0-9329) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#14 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-504 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9318 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9330 {}}} CYCLES {}}
set a(0-9330) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(5).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-505 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9330 {}} {259 0 0 0-9329 {}} {130 0 0 0-9318 {}} {258 0 0 0-9296 {}} {256 0 0 0-9095 {}} {256 0 0 0-8952 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9330 {}}} CYCLES {}}
set a(0-9331) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#15 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-506 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9318 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9332 {}}} CYCLES {}}
set a(0-9332) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-507 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9332 {}} {259 0 0 0-9331 {}} {130 0 0 0-9318 {}} {258 0 0 0-9296 {}} {256 0 0 0-9097 {}} {256 0 0 0-8954 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9332 {}}} CYCLES {}}
set a(0-9333) {AREA_SCORE {} NAME for:for:for:for:slc(for:for:acc.tdx#1(13:0))(13-3)#1 TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-508 LOC {1 0.9889575573549257 8 0.0 8 0.0 8 0.9156545209176788} PREDS {{146 0 0 0-9318 {}} {258 0 0 0-9283 {}}} SUCCS {{259 0 0 0-9334 {}}} CYCLES {}}
set a(0-9334) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) QUANTITY 1 NAME for:for:write_mem(yt:rsc(0)(7).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-509 LOC {6 1.0 8 0.9325236167341431 8 1.0 9 0.016868927125506028 9 0.016868927125506028} PREDS {{262 0 0 0-9334 {}} {259 0 0 0-9333 {}} {130 0 0 0-9318 {}} {258 0 0 0-9296 {}} {256 0 0 0-9099 {}} {256 0 0 0-8956 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-9334 {}}} CYCLES {}}
set a(0-9335) {AREA_SCORE {} NAME for:for:t:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-510 LOC {0 1.0 1 0.0 1 0.0 1 0.0 6 0.13461545209176787} PREDS {{262 0 0 0-9342 {}}} SUCCS {{259 0 0 0-9336 {}} {256 0 0 0-9342 {}}} CYCLES {}}
set a(0-9336) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(12-0) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-511 LOC {0 1.0 1 0.0 1 0.0 6 0.13461545209176787} PREDS {{259 0 0 0-9335 {}}} SUCCS {{259 0 0 0-9337 {}}} CYCLES {}}
set a(0-9337) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,2,1,14) QUANTITY 1 NAME for:for:acc#6 TYPE ACCU DELAY {1.08 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-512 LOC {1 0.0 1 0.8178138326585696 1 0.8178138326585696 1 0.9999998987854252 6 0.31680151821862346} PREDS {{259 0 0 0-9336 {}}} SUCCS {{259 0 0 0-9338 {}} {258 0 0 0-9342 {}}} CYCLES {}}
set a(0-9338) {AREA_SCORE {} NAME for:for:t:slc(for:for:t(13:0))(13) TYPE READSLICE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-513 LOC {1 0.1821861673414305 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-9337 {}}} SUCCS {{259 0 0 0-9339 {}}} CYCLES {}}
set a(0-9339) {AREA_SCORE {} NAME for:for:t:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-514 LOC {1 0.1821861673414305 1 1.0 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-9338 {}} {256 0 0 0-8862 {}} {132 0 0 0-9344 {}}} SUCCS {{260 0 0 0-8862 {}} {259 0 0 0-9340 {}} {258 0 0 0-9343 {}}} CYCLES {}}
set a(0-9340) {AREA_SCORE {} NAME for:for:t:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-515 LOC {1 0.1821861673414305 1 1.0 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-9339 {}}} SUCCS {{260 0 0 0-8862 {}} {259 0 0 0-9341 {}}} CYCLES {}}
set a(0-9341) {AREA_SCORE {} NAME for:for:t:select TYPE SELECT PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-516 LOC {1 0.1821861673414305 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{259 0 0 0-9340 {}}} SUCCS {{131 0 0 0-9342 {}}} CYCLES {}}
set a(0-9342) {AREA_SCORE {} NAME asn(for:for:t(13:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 LOC {1 0.1821861673414305 1 1.0 1 1.0 1 1.0 6 0.31680161943319834} PREDS {{260 0 0 0-9342 {}} {131 0 0 0-9341 {}} {258 0 0 0-9337 {}} {256 0 0 0-9335 {}} {256 0 0 0-8910 {}} {256 0 0 0-8903 {}} {132 0 0 0-9344 {}}} SUCCS {{262 0 0 0-8903 {}} {262 0 0 0-8910 {}} {262 0 0 0-9335 {}} {260 0 0 0-9342 {}}} CYCLES {}}
set a(0-9343) {AREA_SCORE {} NAME for:for:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-517 LOC {1 0.1821861673414305 1 1.0 1 1.0 1 1.0 6 1.0} PREDS {{258 0 0 0-9339 {}}} SUCCS {{260 0 0 0-8862 {}} {259 0 0 0-9344 {}}} CYCLES {}}
set a(0-9344) {AREA_SCORE {} NAME for:for:break(for:for) TYPE TERMINATE PAR 0-8840 XREFS 344ce614-b98b-447f-aa44-606e7546635d-518 LOC {1 0.1821861673414305 1 1.0 1 1.0 6 1.0} PREDS {{259 0 0 0-9343 {}}} SUCCS {{132 0 0 0-8862 {}} {132 0 0 0-8922 {}} {132 0 0 0-8924 {}} {132 0 0 0-8926 {}} {132 0 0 0-8928 {}} {132 0 0 0-8930 {}} {132 0 0 0-8932 {}} {132 0 0 0-8934 {}} {132 0 0 0-8936 {}} {132 0 0 0-8942 {}} {132 0 0 0-8944 {}} {132 0 0 0-8946 {}} {132 0 0 0-8948 {}} {132 0 0 0-8950 {}} {132 0 0 0-8952 {}} {132 0 0 0-8954 {}} {132 0 0 0-8956 {}} {132 0 0 0-9067 {}} {132 0 0 0-9069 {}} {132 0 0 0-9071 {}} {132 0 0 0-9073 {}} {132 0 0 0-9075 {}} {132 0 0 0-9077 {}} {132 0 0 0-9079 {}} {132 0 0 0-9081 {}} {132 0 0 0-9085 {}} {132 0 0 0-9087 {}} {132 0 0 0-9089 {}} {132 0 0 0-9091 {}} {132 0 0 0-9093 {}} {132 0 0 0-9095 {}} {132 0 0 0-9097 {}} {132 0 0 0-9099 {}} {132 0 0 0-9232 {}} {132 0 0 0-9234 {}} {132 0 0 0-9236 {}} {132 0 0 0-9238 {}} {132 0 0 0-9240 {}} {132 0 0 0-9242 {}} {132 0 0 0-9244 {}} {132 0 0 0-9246 {}} {132 0 0 0-9250 {}} {132 0 0 0-9252 {}} {132 0 0 0-9254 {}} {132 0 0 0-9256 {}} {132 0 0 0-9258 {}} {132 0 0 0-9260 {}} {132 0 0 0-9262 {}} {132 0 0 0-9264 {}} {132 0 0 0-9302 {}} {132 0 0 0-9304 {}} {132 0 0 0-9306 {}} {132 0 0 0-9308 {}} {132 0 0 0-9310 {}} {132 0 0 0-9312 {}} {132 0 0 0-9314 {}} {132 0 0 0-9316 {}} {132 0 0 0-9320 {}} {132 0 0 0-9322 {}} {132 0 0 0-9324 {}} {132 0 0 0-9326 {}} {132 0 0 0-9328 {}} {132 0 0 0-9330 {}} {132 0 0 0-9332 {}} {132 0 0 0-9334 {}} {132 0 0 0-9339 {}} {132 0 0 0-9342 {}}} CYCLES {}}
set a(0-8840) {CHI {0-8862 0-8863 0-8864 0-8865 0-8866 0-8867 0-8868 0-8869 0-8870 0-8871 0-8872 0-8873 0-8874 0-8875 0-8876 0-8877 0-8878 0-8879 0-8880 0-8881 0-8882 0-8883 0-8884 0-8885 0-8886 0-8887 0-8888 0-8889 0-8890 0-8891 0-8892 0-8893 0-8894 0-8895 0-8896 0-8897 0-8898 0-8899 0-8900 0-8901 0-8902 0-8903 0-8904 0-8905 0-8906 0-8907 0-8908 0-8909 0-8910 0-8911 0-8912 0-8913 0-8914 0-8915 0-8916 0-8917 0-8918 0-8919 0-8920 0-8921 0-8922 0-8923 0-8924 0-8925 0-8926 0-8927 0-8928 0-8929 0-8930 0-8931 0-8932 0-8933 0-8934 0-8935 0-8936 0-8937 0-8938 0-8939 0-8940 0-8941 0-8942 0-8943 0-8944 0-8945 0-8946 0-8947 0-8948 0-8949 0-8950 0-8951 0-8952 0-8953 0-8954 0-8955 0-8956 0-8957 0-8958 0-8959 0-8960 0-8961 0-8962 0-8963 0-8964 0-8965 0-8966 0-8967 0-8968 0-8969 0-8970 0-8971 0-8972 0-8973 0-8974 0-8975 0-8976 0-8977 0-8978 0-8979 0-8980 0-8981 0-8982 0-8983 0-8984 0-8985 0-8986 0-8987 0-8988 0-8989 0-8990 0-8991 0-8992 0-8993 0-8994 0-8995 0-8996 0-8997 0-8998 0-8999 0-9000 0-9001 0-9002 0-9003 0-9004 0-9005 0-9006 0-9007 0-9008 0-9009 0-9010 0-9011 0-9012 0-9013 0-9014 0-9015 0-9016 0-9017 0-9018 0-9019 0-9020 0-9021 0-9022 0-9023 0-9024 0-9025 0-9026 0-9027 0-9028 0-9029 0-9030 0-9031 0-9032 0-9033 0-9034 0-9035 0-9036 0-9037 0-9038 0-9039 0-9040 0-9041 0-9042 0-9043 0-9044 0-9045 0-9046 0-9047 0-9048 0-9049 0-9050 0-9051 0-9052 0-9053 0-9054 0-9055 0-9056 0-9057 0-9058 0-9059 0-9060 0-9061 0-9062 0-9063 0-9064 0-9065 0-9066 0-9067 0-9068 0-9069 0-9070 0-9071 0-9072 0-9073 0-9074 0-9075 0-9076 0-9077 0-9078 0-9079 0-9080 0-9081 0-9082 0-9083 0-9084 0-9085 0-9086 0-9087 0-9088 0-9089 0-9090 0-9091 0-9092 0-9093 0-9094 0-9095 0-9096 0-9097 0-9098 0-9099 0-9100 0-9101 0-9102 0-9103 0-9104 0-9105 0-9106 0-9107 0-9108 0-9109 0-9110 0-9111 0-9112 0-9113 0-9114 0-9115 0-9116 0-9117 0-9118 0-9119 0-9120 0-9121 0-9122 0-9123 0-9124 0-9125 0-9126 0-9127 0-9128 0-9129 0-9130 0-9131 0-9132 0-9133 0-9134 0-9135 0-9136 0-9137 0-9138 0-9139 0-9140 0-9141 0-9142 0-9143 0-9144 0-9145 0-9146 0-9147 0-9148 0-9149 0-9150 0-9151 0-9152 0-9153 0-9154 0-9155 0-9156 0-9157 0-9158 0-9159 0-9160 0-9161 0-9162 0-9163 0-9164 0-9165 0-9166 0-9167 0-9168 0-9169 0-9170 0-9171 0-9172 0-9173 0-9174 0-9175 0-9176 0-9177 0-9178 0-9179 0-9180 0-9181 0-9182 0-9183 0-9184 0-9185 0-9186 0-9187 0-9188 0-9189 0-9190 0-9191 0-9192 0-9193 0-9194 0-9195 0-9196 0-9197 0-9198 0-9199 0-9200 0-9201 0-9202 0-9203 0-9204 0-9205 0-9206 0-9207 0-9208 0-9209 0-9210 0-9211 0-9212 0-9213 0-9214 0-9215 0-9216 0-9217 0-9218 0-9219 0-9220 0-9221 0-9222 0-9223 0-9224 0-9225 0-9226 0-9227 0-9228 0-9229 0-9230 0-9231 0-9232 0-9233 0-9234 0-9235 0-9236 0-9237 0-9238 0-9239 0-9240 0-9241 0-9242 0-9243 0-9244 0-9245 0-9246 0-9247 0-9248 0-9249 0-9250 0-9251 0-9252 0-9253 0-9254 0-9255 0-9256 0-9257 0-9258 0-9259 0-9260 0-9261 0-9262 0-9263 0-9264 0-9265 0-9266 0-9267 0-9268 0-9269 0-9270 0-9271 0-9272 0-9273 0-9274 0-9275 0-9276 0-9277 0-9278 0-9279 0-9280 0-9281 0-9282 0-9283 0-9284 0-9285 0-9286 0-9287 0-9288 0-9289 0-9290 0-9291 0-9292 0-9293 0-9294 0-9295 0-9296 0-9297 0-9298 0-9299 0-9300 0-9301 0-9302 0-9303 0-9304 0-9305 0-9306 0-9307 0-9308 0-9309 0-9310 0-9311 0-9312 0-9313 0-9314 0-9315 0-9316 0-9317 0-9318 0-9319 0-9320 0-9321 0-9322 0-9323 0-9324 0-9325 0-9326 0-9327 0-9328 0-9329 0-9330 0-9331 0-9332 0-9333 0-9334 0-9335 0-9336 0-9337 0-9338 0-9339 0-9340 0-9341 0-9342 0-9343 0-9344} ITERATIONS 8192 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 3 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED Yes INITIATION 3 STAGES 3.0 CYCLES_IN 24582 TOTAL_CYCLES_IN 344148 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 344148 NAME for:for TYPE LOOP DELAY {2550144.09 ns} PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-519 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-8840 {}} {259 0 0 0-8861 {}} {774 0 0 0-9391 {}} {774 0 0 0-9390 {}} {774 0 0 0-9388 {}} {774 0 0 0-9386 {}} {774 0 0 0-9384 {}} {774 0 0 0-9382 {}} {774 0 0 0-9380 {}} {774 0 0 0-9378 {}} {774 0 0 0-9376 {}} {774 0 0 0-9374 {}} {774 0 0 0-9372 {}} {774 0 0 0-9370 {}} {774 0 0 0-9368 {}} {774 0 0 0-9366 {}} {774 0 0 0-9364 {}} {774 0 0 0-9363 {}} {774 0 0 0-9360 {}} {774 0 0 0-9357 {}}} SUCCS {{772 0 0 0-8861 {}} {774 0 0 0-8840 {}} {131 0 0 0-9345 {}} {130 0 0 0-9346 {}} {130 0 0 0-9347 {}} {130 0 0 0-9348 {}} {130 0 0 0-9349 {}} {130 0 0 0-9350 {}} {130 0 0 0-9351 {}} {130 0 0 0-9352 {}} {130 0 0 0-9353 {}} {256 0 0 0-9357 {}} {256 0 0 0-9360 {}} {256 0 0 0-9363 {}} {256 0 0 0-9364 {}} {256 0 0 0-9366 {}} {256 0 0 0-9368 {}} {256 0 0 0-9370 {}} {256 0 0 0-9372 {}} {256 0 0 0-9374 {}} {256 0 0 0-9376 {}} {256 0 0 0-9378 {}} {256 0 0 0-9380 {}} {256 0 0 0-9382 {}} {256 0 0 0-9384 {}} {256 0 0 0-9386 {}} {256 0 0 0-9388 {}} {256 0 0 0-9390 {}} {256 0 0 0-9391 {}}} CYCLES {}}
set a(0-9345) {AREA_SCORE {} NAME x:asn(for:tmp(3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-520 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{131 0 0 0-8840 {}} {774 0 0 0-9363 {}}} SUCCS {{130 0 0 0-9353 {}} {256 0 0 0-9363 {}} {258 0 0 0-9364 {}}} CYCLES {}}
set a(0-9346) {AREA_SCORE {} NAME for:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-521 LOC {0 1.0 1 0.6811740890688259 1 0.6811740890688259 1 0.6811740890688259 1 0.6811740890688259} PREDS {{130 0 0 0-8840 {}} {774 0 0 0-9361 {}}} SUCCS {{259 0 0 0-9347 {}} {130 0 0 0-9353 {}} {256 0 0 0-9361 {}}} CYCLES {}}
set a(0-9347) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME for:acc TYPE ACCU DELAY {0.95 ns} PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-522 LOC {1 0.0 1 0.6811740890688259 1 0.6811740890688259 1 0.8405868758434548 1 0.8405868758434548} PREDS {{259 0 0 0-9346 {}} {130 0 0 0-8840 {}}} SUCCS {{259 0 0 0-9348 {}} {130 0 0 0-9353 {}} {258 0 0 0-9361 {}}} CYCLES {}}
set a(0-9348) {AREA_SCORE {} NAME idx:slc(idx(3:0))(3-1) TYPE READSLICE PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-523 LOC {1 0.15941295546558704 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129} PREDS {{259 0 0 0-9347 {}} {130 0 0 0-8840 {}}} SUCCS {{259 0 0 0-9349 {}} {130 0 0 0-9353 {}}} CYCLES {}}
set a(0-9349) {AREA_SCORE {} NAME operator<<32,false>:conc TYPE CONCATENATE PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-524 LOC {1 0.15941295546558704 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129} PREDS {{259 0 0 0-9348 {}} {130 0 0 0-8840 {}}} SUCCS {{259 0 0 0-9350 {}} {130 0 0 0-9353 {}}} CYCLES {}}
set a(0-9350) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME operator<<32,false>:acc TYPE ACCU DELAY {0.95 ns} PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-525 LOC {1 0.15941295546558704 1 0.8405870445344129 1 0.8405870445344129 1 0.9999998313090418 1 0.9999998313090418} PREDS {{259 0 0 0-9349 {}} {130 0 0 0-8840 {}}} SUCCS {{259 0 0 0-9351 {}} {130 0 0 0-9353 {}}} CYCLES {}}
set a(0-9351) {AREA_SCORE {} NAME operator<<32,false>:slc(operator<<32,false>:acc)(3) TYPE READSLICE PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-526 LOC {1 0.3188259109311741 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-9350 {}} {130 0 0 0-8840 {}}} SUCCS {{259 0 0 0-9352 {}} {130 0 0 0-9353 {}}} CYCLES {}}
set a(0-9352) {AREA_SCORE {} NAME for:not TYPE NOT PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-527 LOC {1 0.3188259109311741 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-9351 {}} {130 0 0 0-8840 {}}} SUCCS {{259 0 0 0-9353 {}}} CYCLES {}}
set a(0-9353) {AREA_SCORE {} NAME for:break(for) TYPE TERMINATE PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-528 LOC {1 0.3188259109311741 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-9352 {}} {130 0 0 0-9351 {}} {130 0 0 0-9350 {}} {130 0 0 0-9349 {}} {130 0 0 0-9348 {}} {130 0 0 0-9347 {}} {130 0 0 0-9346 {}} {130 0 0 0-9345 {}} {130 0 0 0-8840 {}}} SUCCS {{128 0 0 0-9357 {}} {128 0 0 0-9360 {}} {128 0 0 0-9361 {}} {128 0 0 0-9363 {}} {128 0 0 0-9364 {}} {128 0 0 0-9366 {}} {128 0 0 0-9368 {}} {128 0 0 0-9370 {}} {128 0 0 0-9372 {}} {128 0 0 0-9374 {}} {128 0 0 0-9376 {}} {128 0 0 0-9378 {}} {128 0 0 0-9380 {}} {128 0 0 0-9382 {}} {128 0 0 0-9384 {}} {128 0 0 0-9386 {}} {128 0 0 0-9388 {}} {128 0 0 0-9390 {}} {128 0 0 0-9391 {}}} CYCLES {}}
set a(0-9354) {AREA_SCORE {} NAME s:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-529 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{774 0 0 0-9357 {}}} SUCCS {{259 0 0 0-9355 {}} {256 0 0 0-9357 {}}} CYCLES {}}
set a(0-9355) {AREA_SCORE {} NAME s:slc(s(13:0))(13-1) TYPE READSLICE PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-530 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-9354 {}}} SUCCS {{259 0 0 0-9356 {}}} CYCLES {}}
set a(0-9356) {AREA_SCORE {} NAME exu TYPE PADZEROES PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 1.0} PREDS {{259 0 0 0-9355 {}}} SUCCS {{259 0 0 0-9357 {}}} CYCLES {}}
set a(0-9357) {AREA_SCORE {} NAME asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9357 {}} {259 0 0 0-9356 {}} {256 0 0 0-9354 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9354 {}} {772 0 0 0-9357 {}}} CYCLES {}}
set a(0-9358) {AREA_SCORE {} NAME operator-<32,false>#2:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-531 LOC {0 1.0 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129} PREDS {{774 0 0 0-9360 {}}} SUCCS {{259 0 0 0-9359 {}} {256 0 0 0-9360 {}}} CYCLES {}}
set a(0-9359) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 2 NAME operator-<32,false>#2:acc TYPE ACCU DELAY {0.95 ns} PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-532 LOC {1 0.0 1 0.8405870445344129 1 0.8405870445344129 1 0.9999998313090418 1 0.9999998313090418} PREDS {{259 0 0 0-9358 {}}} SUCCS {{259 0 0 0-9360 {}}} CYCLES {}}
set a(0-9360) {AREA_SCORE {} NAME operator-<32,false>#2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 XREFS 344ce614-b98b-447f-aa44-606e7546635d-533 LOC {1 0.15941295546558704 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9360 {}} {259 0 0 0-9359 {}} {256 0 0 0-9358 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9358 {}} {772 0 0 0-9360 {}}} CYCLES {}}
set a(0-9361) {AREA_SCORE {} NAME asn(idx(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.15941295546558704 1 0.8405870445344129 1 0.8405870445344129 1 0.8405870445344129 1 1.0} PREDS {{772 0 0 0-9361 {}} {128 0 0 0-9353 {}} {258 0 0 0-9347 {}} {256 0 0 0-9346 {}}} SUCCS {{774 0 0 0-9346 {}} {772 0 0 0-9361 {}}} CYCLES {}}
set a(0-9362) {AREA_SCORE {} NAME asn(x(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9364 {}}} SUCCS {{259 0 0 0-9363 {}} {256 0 0 0-9364 {}}} CYCLES {}}
set a(0-9363) {AREA_SCORE {} NAME asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9363 {}} {259 0 0 0-9362 {}} {128 0 0 0-9353 {}} {256 0 0 0-9345 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9345 {}} {772 0 0 0-9363 {}}} CYCLES {}}
set a(0-9364) {AREA_SCORE {} NAME asn(y(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9364 {}} {256 0 0 0-9362 {}} {128 0 0 0-9353 {}} {258 0 0 0-9345 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9362 {}} {772 0 0 0-9364 {}}} CYCLES {}}
set a(0-9365) {AREA_SCORE {} NAME asn(nn(14).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9368 {}}} SUCCS {{259 0 0 0-9366 {}} {256 0 0 0-9368 {}}} CYCLES {}}
set a(0-9366) {AREA_SCORE {} NAME asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9366 {}} {259 0 0 0-9365 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {772 0 0 0-9366 {}}} CYCLES {}}
set a(0-9367) {AREA_SCORE {} NAME asn(nn(13).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9370 {}}} SUCCS {{259 0 0 0-9368 {}} {256 0 0 0-9370 {}}} CYCLES {}}
set a(0-9368) {AREA_SCORE {} NAME asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9368 {}} {259 0 0 0-9367 {}} {256 0 0 0-9365 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9365 {}} {772 0 0 0-9368 {}}} CYCLES {}}
set a(0-9369) {AREA_SCORE {} NAME asn(nn(12).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9372 {}}} SUCCS {{259 0 0 0-9370 {}} {256 0 0 0-9372 {}}} CYCLES {}}
set a(0-9370) {AREA_SCORE {} NAME asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9370 {}} {259 0 0 0-9369 {}} {256 0 0 0-9367 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9367 {}} {772 0 0 0-9370 {}}} CYCLES {}}
set a(0-9371) {AREA_SCORE {} NAME asn(nn(11).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9374 {}}} SUCCS {{259 0 0 0-9372 {}} {256 0 0 0-9374 {}}} CYCLES {}}
set a(0-9372) {AREA_SCORE {} NAME asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9372 {}} {259 0 0 0-9371 {}} {256 0 0 0-9369 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9369 {}} {772 0 0 0-9372 {}}} CYCLES {}}
set a(0-9373) {AREA_SCORE {} NAME asn(nn(10).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9376 {}}} SUCCS {{259 0 0 0-9374 {}} {256 0 0 0-9376 {}}} CYCLES {}}
set a(0-9374) {AREA_SCORE {} NAME asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9374 {}} {259 0 0 0-9373 {}} {256 0 0 0-9371 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9371 {}} {772 0 0 0-9374 {}}} CYCLES {}}
set a(0-9375) {AREA_SCORE {} NAME asn(nn(9).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9378 {}}} SUCCS {{259 0 0 0-9376 {}} {256 0 0 0-9378 {}}} CYCLES {}}
set a(0-9376) {AREA_SCORE {} NAME asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9376 {}} {259 0 0 0-9375 {}} {256 0 0 0-9373 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9373 {}} {772 0 0 0-9376 {}}} CYCLES {}}
set a(0-9377) {AREA_SCORE {} NAME asn(nn(8).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9380 {}}} SUCCS {{259 0 0 0-9378 {}} {256 0 0 0-9380 {}}} CYCLES {}}
set a(0-9378) {AREA_SCORE {} NAME asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9378 {}} {259 0 0 0-9377 {}} {256 0 0 0-9375 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9375 {}} {772 0 0 0-9378 {}}} CYCLES {}}
set a(0-9379) {AREA_SCORE {} NAME asn(nn(7).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9382 {}}} SUCCS {{259 0 0 0-9380 {}} {256 0 0 0-9382 {}}} CYCLES {}}
set a(0-9380) {AREA_SCORE {} NAME asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9380 {}} {259 0 0 0-9379 {}} {256 0 0 0-9377 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9377 {}} {772 0 0 0-9380 {}}} CYCLES {}}
set a(0-9381) {AREA_SCORE {} NAME asn(nn(6).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9384 {}}} SUCCS {{259 0 0 0-9382 {}} {256 0 0 0-9384 {}}} CYCLES {}}
set a(0-9382) {AREA_SCORE {} NAME asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9382 {}} {259 0 0 0-9381 {}} {256 0 0 0-9379 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9379 {}} {772 0 0 0-9382 {}}} CYCLES {}}
set a(0-9383) {AREA_SCORE {} NAME asn(nn(5).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9386 {}}} SUCCS {{259 0 0 0-9384 {}} {256 0 0 0-9386 {}}} CYCLES {}}
set a(0-9384) {AREA_SCORE {} NAME asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9384 {}} {259 0 0 0-9383 {}} {256 0 0 0-9381 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9381 {}} {772 0 0 0-9384 {}}} CYCLES {}}
set a(0-9385) {AREA_SCORE {} NAME asn(nn(4).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9388 {}}} SUCCS {{259 0 0 0-9386 {}} {256 0 0 0-9388 {}}} CYCLES {}}
set a(0-9386) {AREA_SCORE {} NAME asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9386 {}} {259 0 0 0-9385 {}} {256 0 0 0-9383 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9383 {}} {772 0 0 0-9386 {}}} CYCLES {}}
set a(0-9387) {AREA_SCORE {} NAME asn(nn(3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9390 {}}} SUCCS {{259 0 0 0-9388 {}} {256 0 0 0-9390 {}}} CYCLES {}}
set a(0-9388) {AREA_SCORE {} NAME asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9388 {}} {259 0 0 0-9387 {}} {256 0 0 0-9385 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9385 {}} {772 0 0 0-9388 {}}} CYCLES {}}
set a(0-9389) {AREA_SCORE {} NAME asn(nn(2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{774 0 0 0-9391 {}}} SUCCS {{259 0 0 0-9390 {}} {256 0 0 0-9391 {}}} CYCLES {}}
set a(0-9390) {AREA_SCORE {} NAME asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 0.0 1 0.0 1 0.0 1 1.0} PREDS {{772 0 0 0-9390 {}} {259 0 0 0-9389 {}} {256 0 0 0-9387 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9387 {}} {772 0 0 0-9390 {}}} CYCLES {}}
set a(0-9391) {AREA_SCORE {} NAME asn(nn(1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-8839 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9391 {}} {256 0 0 0-9389 {}} {128 0 0 0-9353 {}} {256 0 0 0-8840 {}}} SUCCS {{774 0 0 0-8840 {}} {774 0 0 0-9389 {}} {772 0 0 0-9391 {}}} CYCLES {}}
set a(0-8839) {CHI {0-8861 0-8840 0-9345 0-9346 0-9347 0-9348 0-9349 0-9350 0-9351 0-9352 0-9353 0-9354 0-9355 0-9356 0-9357 0-9358 0-9359 0-9360 0-9361 0-9362 0-9363 0-9364 0-9365 0-9366 0-9367 0-9368 0-9369 0-9370 0-9371 0-9372 0-9373 0-9374 0-9375 0-9376 0-9377 0-9378 0-9379 0-9380 0-9381 0-9382 0-9383 0-9384 0-9385 0-9386 0-9387 0-9388 0-9389 0-9390 0-9391} ITERATIONS 14 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 344162 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED No CYCLES_IN 14 TOTAL_CYCLES_IN 14 TOTAL_CYCLES_UNDER 344148 TOTAL_CYCLES 344162 NAME for TYPE LOOP DELAY {2550247.83 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-534 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-8839 {}} {259 0 0 0-8860 {}} {258 0 0 0-8859 {}} {258 0 0 0-8858 {}} {258 0 0 0-8857 {}} {258 0 0 0-8856 {}} {258 0 0 0-8855 {}} {258 0 0 0-8854 {}} {258 0 0 0-8853 {}} {258 0 0 0-8852 {}} {258 0 0 0-8851 {}} {258 0 0 0-8850 {}} {258 0 0 0-8849 {}} {258 0 0 0-8848 {}} {258 0 0 0-8847 {}} {258 0 0 0-8846 {}} {258 0 0 0-8845 {}} {258 0 0 0-8844 {}} {258 0 0 0-8843 {}} {258 0 0 0-8842 {}} {258 0 0 0-8841 {}}} SUCCS {{772 0 0 0-8842 {}} {772 0 0 0-8843 {}} {772 0 0 0-8844 {}} {772 0 0 0-8845 {}} {772 0 0 0-8846 {}} {772 0 0 0-8847 {}} {772 0 0 0-8848 {}} {772 0 0 0-8849 {}} {772 0 0 0-8850 {}} {772 0 0 0-8851 {}} {772 0 0 0-8852 {}} {772 0 0 0-8853 {}} {772 0 0 0-8854 {}} {772 0 0 0-8855 {}} {772 0 0 0-8856 {}} {772 0 0 0-8857 {}} {772 0 0 0-8858 {}} {772 0 0 0-8859 {}} {772 0 0 0-8860 {}} {774 0 0 0-8839 {}} {131 0 0 0-9392 {}} {130 0 0 0-9393 {}} {130 0 0 0-9394 {}} {130 0 0 0-9395 {}} {130 0 0 0-9396 {}} {130 0 0 0-9397 {}} {130 0 0 0-9398 {}} {130 0 0 0-9399 {}} {130 0 0 0-9400 {}} {130 0 0 0-9401 {}} {130 0 0 0-9402 {}} {130 0 0 0-9403 {}} {130 0 0 0-9404 {}} {130 0 0 0-9405 {}} {130 0 0 0-9406 {}} {130 0 0 0-9407 {}} {130 0 0 0-9408 {}} {130 0 0 0-9409 {}} {130 0 0 0-9410 {}} {130 0 0 0-9411 {}} {130 0 0 0-9412 {}} {130 0 0 0-9413 {}} {130 0 0 0-9414 {}} {130 0 0 0-9415 {}} {130 0 0 0-9416 {}} {130 0 0 0-9417 {}} {130 0 0 0-9418 {}} {130 0 0 0-9419 {}} {130 0 0 0-9420 {}} {130 0 0 0-9421 {}} {130 0 0 0-9422 {}} {130 0 0 0-9423 {}} {130 0 0 0-9424 {}}} CYCLES {}}
set a(0-9392) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-535 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-8839 {}} {128 0 0 0-9393 {}}} SUCCS {{259 0 0 0-9393 {}}} CYCLES {}}
set a(0-9393) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-536 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9393 {}} {259 0 0 0-9392 {}} {130 0 0 0-8839 {}}} SUCCS {{128 0 0 0-9392 {}} {772 0 0 0-9393 {}} {259 0 0 0-9394 {}}} CYCLES {}}
set a(0-9394) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-537 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9393 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-9395) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-538 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-8839 {}} {128 0 0 0-9396 {}}} SUCCS {{259 0 0 0-9396 {}}} CYCLES {}}
set a(0-9396) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-539 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9396 {}} {259 0 0 0-9395 {}} {130 0 0 0-8839 {}}} SUCCS {{128 0 0 0-9395 {}} {772 0 0 0-9396 {}} {259 0 0 0-9397 {}}} CYCLES {}}
set a(0-9397) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-540 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9396 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-9398) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-541 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-8839 {}} {128 0 0 0-9399 {}}} SUCCS {{259 0 0 0-9399 {}}} CYCLES {}}
set a(0-9399) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-542 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9399 {}} {259 0 0 0-9398 {}} {130 0 0 0-8839 {}} {256 0 0 0-8841 {}}} SUCCS {{774 0 0 0-8841 {}} {128 0 0 0-9398 {}} {772 0 0 0-9399 {}} {259 0 0 0-9400 {}}} CYCLES {}}
set a(0-9400) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-543 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9399 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-9401) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-544 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-8839 {}} {128 0 0 0-9402 {}}} SUCCS {{259 0 0 0-9402 {}}} CYCLES {}}
set a(0-9402) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-545 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9402 {}} {259 0 0 0-9401 {}} {130 0 0 0-8839 {}}} SUCCS {{128 0 0 0-9401 {}} {772 0 0 0-9402 {}} {259 0 0 0-9403 {}}} CYCLES {}}
set a(0-9403) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-546 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9402 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-9404) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-547 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-8839 {}} {128 0 0 0-9405 {}}} SUCCS {{259 0 0 0-9405 {}}} CYCLES {}}
set a(0-9405) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-548 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9405 {}} {259 0 0 0-9404 {}} {130 0 0 0-8839 {}}} SUCCS {{128 0 0 0-9404 {}} {772 0 0 0-9405 {}} {259 0 0 0-9406 {}}} CYCLES {}}
set a(0-9406) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-549 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9405 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-9407) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-550 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-8839 {}} {128 0 0 0-9408 {}}} SUCCS {{259 0 0 0-9408 {}}} CYCLES {}}
set a(0-9408) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-551 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9408 {}} {259 0 0 0-9407 {}} {130 0 0 0-8839 {}}} SUCCS {{128 0 0 0-9407 {}} {772 0 0 0-9408 {}} {259 0 0 0-9409 {}}} CYCLES {}}
set a(0-9409) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-552 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9408 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-9410) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-553 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-8839 {}} {128 0 0 0-9411 {}}} SUCCS {{259 0 0 0-9411 {}}} CYCLES {}}
set a(0-9411) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-554 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9411 {}} {259 0 0 0-9410 {}} {130 0 0 0-8839 {}}} SUCCS {{128 0 0 0-9410 {}} {772 0 0 0-9411 {}} {259 0 0 0-9412 {}}} CYCLES {}}
set a(0-9412) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-555 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9411 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-9413) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-556 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-8839 {}} {128 0 0 0-9414 {}}} SUCCS {{259 0 0 0-9414 {}}} CYCLES {}}
set a(0-9414) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-557 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9414 {}} {259 0 0 0-9413 {}} {130 0 0 0-8839 {}}} SUCCS {{128 0 0 0-9413 {}} {772 0 0 0-9414 {}} {259 0 0 0-9415 {}}} CYCLES {}}
set a(0-9415) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-558 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9414 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-9416) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-559 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-8839 {}} {128 0 0 0-9417 {}}} SUCCS {{259 0 0 0-9417 {}}} CYCLES {}}
set a(0-9417) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-560 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9417 {}} {259 0 0 0-9416 {}} {130 0 0 0-8839 {}}} SUCCS {{128 0 0 0-9416 {}} {772 0 0 0-9417 {}} {259 0 0 0-9418 {}}} CYCLES {}}
set a(0-9418) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-561 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9417 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-9419) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-562 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-8839 {}} {128 0 0 0-9420 {}}} SUCCS {{259 0 0 0-9420 {}}} CYCLES {}}
set a(0-9420) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-563 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9420 {}} {259 0 0 0-9419 {}} {130 0 0 0-8839 {}}} SUCCS {{128 0 0 0-9419 {}} {772 0 0 0-9420 {}} {259 0 0 0-9421 {}}} CYCLES {}}
set a(0-9421) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-564 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9420 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-9422) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-565 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-8839 {}} {128 0 0 0-9423 {}}} SUCCS {{259 0 0 0-9423 {}}} CYCLES {}}
set a(0-9423) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 11 NAME xt:io_sync(xt:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-566 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-9423 {}} {259 0 0 0-9422 {}} {130 0 0 0-8839 {}}} SUCCS {{128 0 0 0-9422 {}} {772 0 0 0-9423 {}} {259 0 0 0-9424 {}}} CYCLES {}}
set a(0-9424) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-8838 XREFS 344ce614-b98b-447f-aa44-606e7546635d-567 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9423 {}} {130 0 0 0-8839 {}}} SUCCS {} CYCLES {}}
set a(0-8838) {CHI {0-8841 0-8842 0-8843 0-8844 0-8845 0-8846 0-8847 0-8848 0-8849 0-8850 0-8851 0-8852 0-8853 0-8854 0-8855 0-8856 0-8857 0-8858 0-8859 0-8860 0-8839 0-9392 0-9393 0-9394 0-9395 0-9396 0-9397 0-9398 0-9399 0-9400 0-9401 0-9402 0-9403 0-9404 0-9405 0-9406 0-9407 0-9408 0-9409 0-9410 0-9411 0-9412 0-9413 0-9414 0-9415 0-9416 0-9417 0-9418 0-9419 0-9420 0-9421 0-9422 0-9423 0-9424} ITERATIONS Infinite LATENCY 344159 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 344164 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 344162 TOTAL_CYCLES 344164 NAME main TYPE LOOP DELAY {2550262.65 ns} PAR 0-8837 XREFS 344ce614-b98b-447f-aa44-606e7546635d-568 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-8838 {}}} SUCCS {{774 0 0 0-8838 {}}} CYCLES {}}
set a(0-8837) {CHI 0-8838 ITERATIONS Infinite LATENCY 344159 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {7.41 ns} FULL_PERIOD {7.41 ns} THROUGHPUT_PERIOD 344164 %_SHARING_ALLOC {20.000000000000004 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 344164 TOTAL_CYCLES 344164 NAME core:rlp TYPE LOOP DELAY {2550262.65 ns} PAR {} XREFS 344ce614-b98b-447f-aa44-606e7546635d-569 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-8837-TOTALCYCLES) {344164}
set a(0-8837-QMOD) {ccs_in(2,32) 0-8841 mgc_add(13,0,1,1,13) 0-8901 mgc_and(13,2) {0-8905 0-8912} mgc_shift_r(13,0,4,13) 0-8907 mgc_shift_l(13,0,4,14) 0-8909 mgc_add(13,0,12,0,13) 0-8914 BLOCK_DPRAM_RBW_DUAL_rwport(14,11,32,2048,2048,32,1) {0-8922 0-9067 0-9232 0-9302} BLOCK_DPRAM_RBW_DUAL_rwport(15,11,32,2048,2048,32,1) {0-8924 0-9069 0-9234 0-9304} BLOCK_DPRAM_RBW_DUAL_rwport(16,11,32,2048,2048,32,1) {0-8926 0-9071 0-9236 0-9306} BLOCK_DPRAM_RBW_DUAL_rwport(17,11,32,2048,2048,32,1) {0-8928 0-9073 0-9238 0-9308} BLOCK_DPRAM_RBW_DUAL_rwport(18,11,32,2048,2048,32,1) {0-8930 0-9075 0-9240 0-9310} BLOCK_DPRAM_RBW_DUAL_rwport(19,11,32,2048,2048,32,1) {0-8932 0-9077 0-9242 0-9312} BLOCK_DPRAM_RBW_DUAL_rwport(20,11,32,2048,2048,32,1) {0-8934 0-9079 0-9244 0-9314} BLOCK_DPRAM_RBW_DUAL_rwport(21,11,32,2048,2048,32,1) {0-8936 0-9081 0-9246 0-9316} BLOCK_DPRAM_RBW_DUAL_rwport_en(6,11,32,2048,2048,32,1) {0-8942 0-9085 0-9250 0-9320} BLOCK_DPRAM_RBW_DUAL_rwport_en(7,11,32,2048,2048,32,1) {0-8944 0-9087 0-9252 0-9322} BLOCK_DPRAM_RBW_DUAL_rwport_en(8,11,32,2048,2048,32,1) {0-8946 0-9089 0-9254 0-9324} BLOCK_DPRAM_RBW_DUAL_rwport_en(9,11,32,2048,2048,32,1) {0-8948 0-9091 0-9256 0-9326} BLOCK_DPRAM_RBW_DUAL_rwport_en(10,11,32,2048,2048,32,1) {0-8950 0-9093 0-9258 0-9328} BLOCK_DPRAM_RBW_DUAL_rwport_en(11,11,32,2048,2048,32,1) {0-8952 0-9095 0-9260 0-9330} BLOCK_DPRAM_RBW_DUAL_rwport_en(12,11,32,2048,2048,32,1) {0-8954 0-9097 0-9262 0-9332} BLOCK_DPRAM_RBW_DUAL_rwport_en(13,11,32,2048,2048,32,1) {0-8956 0-9099 0-9264 0-9334} mgc_mux1hot(32,16) {0-9057 0-9200} mgc_add(14,0,14,0,14) {0-9059 0-9061 0-9283} BLOCK_1R1W_RBW_rport(3,14,32,16384,16384,32,1) 0-9201 mgc_mul(32,0,32,0,32) {0-9202 0-9206 0-9282} BLOCK_1R1W_RBW_rport(4,14,32,16384,16384,32,1) 0-9203 mgc_mul(32,0,32,0,64) 0-9204 mgc_add(32,0,32,0,32) {0-9208 0-9215 0-9218 0-9225 0-9285 0-9290} mgc_add(33,0,32,0,33) {0-9211 0-9221} mgc_mux(32,1,2) {0-9216 0-9226 0-9296} mgc_add(13,0,13,0,14) {0-9217 0-9265} mgc_add(13,0,2,1,14) 0-9337 mgc_add(4,0,2,1,4) {0-9347 0-9359} mgc_add(4,0,4,0,4) 0-9350 mgc_io_sync(0) {0-9393 0-9396 0-9399 0-9402 0-9405 0-9408 0-9411 0-9414 0-9417 0-9420 0-9423}}
set a(0-8837-PROC_NAME) {core}
set a(0-8837-HIER_NAME) {/stockham_dit/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-8837}

