{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port sys_clk_n -pg 1 -y 2040 -defaultsOSRD
preplace port DDR -pg 1 -y 1040 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 800 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 720 -defaultsOSRD
preplace port sys_clk_p -pg 1 -y 2020 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 820 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 700 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 740 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 680 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 760 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 1370 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 1060 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1700 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 780 -defaultsOSRD
preplace port rst_n -pg 1 -y 2000 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 1720 -defaultsOSRD
preplace portBus power_1v8_ctrl -pg 1 -y 1230 -defaultsOSRD
preplace portBus LEDs -pg 1 -y 2040 -defaultsOSRD
preplace portBus power_3v3_ctrl -pg 1 -y 1250 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 1400 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 1680 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 10 -y 2040 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -y 1740 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 9 -y 690 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 6 -y 1690 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 5 -y 1180 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 4 -y 850 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 160 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 6 -y 1150 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 7 -y 1510 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1160 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 1010 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 10 -y 1250 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 8 -y 1500 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 5 -y 1680 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 7 -y 870 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 9 -y 1240 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 10 -y 810 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 9 -y 1130 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -y 400 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 890 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 6 -y 1820 -defaultsOSRD
preplace inst SFAST_process_data_0 -pg 1 -lvl 5 -y 580 -defaultsOSRD
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 8 -y 910 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 6 -y 1940 -defaultsOSRD
preplace inst EVMUXDataToXYTSStream_0 -pg 1 -lvl 3 -y 710 -defaultsOSRD
preplace inst XYTSStreamToRawStream_0 -pg 1 -lvl 4 -y 1150 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 7 -y 1180 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 250 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 2 -y 1180 -defaultsOSRD
preplace netloc EVABMOFStream_0_xStreamOut_V_V 1 3 5 1250 760 N 760 2440 120 NJ 120 NJ
preplace netloc axi_vdma_0_M_AXI_MM2S 1 5 1 N
preplace netloc eventStreamToConstEn_0_frameStream 1 3 5 1250 170 1920J 170 NJ 170 NJ 170 3400
preplace netloc dataReg_V 1 3 5 1090 430 NJ 430 NJ 430 NJ 430 3510J
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 7 4 3550 1070 NJ 1070 NJ 1070 4780
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 10 1 NJ
preplace netloc util_vector_logic_0_Res 1 7 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 7 4 NJ 1050 NJ 1050 NJ 1050 4800J
preplace netloc polReg_V 1 3 5 N 390 NJ 390 NJ 390 NJ 390 3450J
preplace netloc EVABMOFStream_0_pixelDataStream_V_V 1 3 5 1210 730 N 730 2470 220 NJ 220 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 5 1 N
preplace netloc axi_smc_M00_AXI 1 6 1 N
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 470
preplace netloc hCnt_V 1 3 5 1220 370 NJ 370 NJ 370 NJ 370 3550J
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 7 4 3550 810 NJ 810 4260J 1020 4800
preplace netloc skipFlgOutput_V 1 3 5 1060 340 NJ 340 NJ 340 NJ 340 3410J
preplace netloc XYTSStreamToRawStream_0_streamOut_V_V 1 4 4 1820 880 N 880 2840 260 NJ
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 2 2490 1060 2840J
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 6 140 1240 NJ 1240 1180J 710 1850J 890 NJ 890 NJ
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 3 480J 500 N 500 N
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 10 1 NJ
preplace netloc v_tc_0_vtiming_out 1 6 1 N
preplace netloc count_V 1 3 5 1250 320 NJ 320 NJ 320 NJ 320 3420J
preplace netloc vgaEn_V 1 3 5 1240 330 NJ 330 NJ 330 NJ 330 3540J
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 6 490 920 1150J 780 NJ 780 NJ 780 NJ 780 3430J
preplace netloc vCnt_V 1 3 5 1230 350 NJ 350 NJ 350 NJ 350 3530J
preplace netloc processing_system7_0_DDR 1 7 4 NJ 1030 3960J 1040 NJ 1040 NJ
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 10 1 NJ
preplace netloc regX_V 1 3 5 1110 380 NJ 380 NJ 380 NJ 380 3410J
preplace netloc tsRegReg_V 1 3 5 1110J 420 NJ 420 NJ 420 NJ 420 3470
preplace netloc axi_fifo_mm_s_0_interrupt 1 6 3 2870 1390 NJ 1390 3940
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 500
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 2 9 550 1100 1200J 790 1840J 830 NJ 830 2850J 750 3390 740 3940J 590 NJ 590 4790
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 8 -220 1660 NJ 1660 NJ 1660 N 1660 1830J 1790 2460J 1880 NJ 1880 3380
preplace netloc c_counter_binary_0_THRESH0 1 6 3 2870 1570 NJ 1570 3960
preplace netloc xlslice_1_Dout 1 3 2 1230 660 1820
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V 1 3 2 N 580 N
preplace netloc EVABMOFStream_0_tsStreamOut_V_V 1 3 5 1240 750 N 750 2450 180 NJ 180 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 7 130 640 530 1260 1260 1460 1940 960 2460 960 NJ 960 3500
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 3 460 1430 NJ 1430 1930J
preplace netloc EVABMOFStream_0_polStreamOut_V_V 1 3 5 1220 740 N 740 2460 200 NJ 200 NJ
preplace netloc xlslice_0_Dout 1 9 1 4290
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 10 1 NJ
preplace netloc axis_dwidth_converter_0_M_AXIS 1 7 1 3400
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V 1 3 2 1100 570 1830
preplace netloc sys_clk_p_0_1 1 0 10 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ 2020 NJ
preplace netloc rst_n_0_1 1 0 10 NJ 2000 NJ 2000 NJ 2000 NJ 2000 NJ 2000 2460J 2010 NJ 2010 NJ 2010 3950 2010 4300J
preplace netloc polRegReg_V 1 3 5 1130J 700 1890J 810 2490J 730 NJ 730 3490
preplace netloc processing_system7_0_SPI0_MOSI_O 1 7 3 3540J 1060 NJ 1060 4320
preplace netloc yRegReg_V 1 3 5 1080J 410 NJ 410 NJ 410 NJ 410 3460
preplace netloc regY_V 1 3 5 1080 400 NJ 400 NJ 400 NJ 400 3440J
preplace netloc XYTSStreamToRawStream_0_sentCnt_V 1 3 2 1120J 650 1830
preplace netloc Net1 1 6 4 2850 970 3550 1010 NJ 1010 4330
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 -220 1060 120 630 520 1230 1240 1440 1900 1310 2510 1240 2860 770 3480 750 NJ 750 4260
preplace netloc tsReg_V 1 3 5 1060 440 NJ 440 2490J 590 NJ 590 3410J
preplace netloc processing_system7_0_FCLK_CLK1 1 4 4 1910 1780 2460 1590 2830 1590 3390
preplace netloc Net2 1 6 1 2840
preplace netloc EVABMOFStream_0_yStreamOut_V_V 1 3 5 1260 770 N 770 2480 140 NJ 140 NJ
preplace netloc processing_system7_0_FCLK_CLK2 1 7 1 3540
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 2 9 560 1110 1190J 720 1880J 790 2510J 760 NJ 760 3510 780 NJ 780 4270J 600 4770
preplace netloc util_vector_logic_1_Res 1 10 1 4790
preplace netloc processing_system7_0_SPI0_SCLK_O 1 7 3 3520J 760 NJ 760 N
preplace netloc v_axi4s_vid_out_0_vid_data 1 7 4 NJ 1680 NJ 1680 NJ 1680 NJ
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 10 1 NJ
preplace netloc util_vector_logic_3_Res 1 9 1 4300
preplace netloc sys_clk_n_0_1 1 0 10 NJ 2040 NJ 2040 NJ 2040 NJ 2040 NJ 2040 NJ 2040 NJ 2040 NJ 2040 NJ 2040 NJ
preplace netloc xRegReg_V 1 3 5 1070J 360 NJ 360 NJ 360 NJ 360 3430
preplace netloc LEDShifter_0_LEDs 1 10 1 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 5 2 2490 1600 2820J
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 540
preplace netloc processing_system7_0_SPI0_SS1_O 1 7 3 3530J 770 NJ 770 4280
preplace netloc DVSAERData_AI_0_1 1 0 10 NJ 1400 NJ 1400 NJ 1400 1160J 670 1950J 800 2500J 740 NJ 740 3380 790 NJ 790 4310J
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 10 1 NJ
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 5 3 2510 2000 NJ 2000 3370
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 7 4 NJ 1700 NJ 1700 NJ 1700 NJ
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V 1 3 2 N 620 N
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 7 4 NJ 1720 NJ 1720 NJ 1720 NJ
preplace netloc util_vector_logic_2_Res 1 9 1 N
preplace netloc processing_system7_0_M_AXI_GP0 1 1 7 150 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 3420
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 10 1 NJ
preplace netloc const_VCC_dout 1 2 6 510 1220 1070 1450 1870 1400 N 1400 NJ 1400 3440
preplace netloc processing_system7_0_M_AXI_GP1 1 1 7 160 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 NJ 1420 3400
preplace netloc DVSAERReq_ABI_0_1 1 0 10 NJ 1370 NJ 1370 NJ 1370 1170J 680 1910J 820 2520J 790 NJ 790 3370 800 NJ 800 4280J
preplace netloc xlconstant_0_dout 1 2 1 560
preplace netloc axi_gpio_0_gpio_io_o 1 3 6 1140J 690 1860J 950 NJ 950 NJ 950 3380J 1020 3960J
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V 1 3 2 N 560 1820
levelinfo -pg 1 -260 -50 310 810 1580 2230 2680 3140 3770 4110 4550 4820 -top 0 -bot 2120
",
}
{
   da_axi4_cnt: "35",
   da_bram_cntlr_cnt: "3",
   da_clkrst_cnt: "9",
}
