Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 10:26:01 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_71_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 1.014ns (29.323%)  route 2.444ns (70.677%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.471ns = ( 6.471 - 4.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.921ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.836ns, distribution 0.975ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=56435, routed)       2.098     3.049    Delay1No23_instance/clk_IBUF_BUFG
    SLICE_X158Y316       FDCE                                         r  Delay1No23_instance/Y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y316       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.128 r  Delay1No23_instance/Y_reg[14]/Q
                         net (fo=4, routed)           0.854     3.982    Delay1No22_instance/Y_reg[33]_0[14]
    SLICE_X145Y359       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.134 r  Delay1No22_instance/geqOp_carry_i_9__4/O
                         net (fo=1, routed)           0.015     4.149    Sum10_2_impl_instance/FPAddSubOp_instance/S[7]
    SLICE_X145Y359       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.266 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.292    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X145Y360       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.307 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.333    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X145Y361       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.385 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.174     4.559    Delay1No23_instance/CO[0]
    SLICE_X145Y363       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     4.696 r  Delay1No23_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.217     4.913    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X146Y361       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.038 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.149     5.187    Delay1No22_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X147Y362       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     5.310 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=33, routed)          0.378     5.688    Delay1No23_instance/shiftVal__5[0]
    SLICE_X143Y358       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     5.812 r  Delay1No23_instance/shiftedFracY_d1[17]_i_2__4/O
                         net (fo=5, routed)           0.249     6.061    Delay1No23_instance/shiftedFracY_d1_reg[38][0]
    SLICE_X144Y361       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     6.151 r  Delay1No23_instance/shiftedFracY_d1[5]_i_1__4/O
                         net (fo=2, routed)           0.356     6.507    Sum10_2_impl_instance/FPAddSubOp_instance/level4__0[5]
    SLICE_X142Y362       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=56435, routed)       1.811     6.471    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X142Y362       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]/C
                         clock pessimism              0.376     6.847    
                         clock uncertainty           -0.035     6.812    
    SLICE_X142Y362       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     6.837    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.837    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  0.330    




