// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TLInterconnectCoupler_19(
  input          clock,
                 reset,
                 auto_widget_in_a_valid,
  input  [2:0]   auto_widget_in_a_bits_opcode,
                 auto_widget_in_a_bits_size,
  input  [3:0]   auto_widget_in_a_bits_source,
  input  [31:0]  auto_widget_in_a_bits_address,
  input  [7:0]   auto_widget_in_a_bits_mask,
  input  [63:0]  auto_widget_in_a_bits_data,
  input          auto_widget_in_d_ready,
                 auto_axi4yank_out_aw_ready,
                 auto_axi4yank_out_w_ready,
                 auto_axi4yank_out_b_valid,
  input  [3:0]   auto_axi4yank_out_b_bits_id,
  input  [1:0]   auto_axi4yank_out_b_bits_resp,
  input          auto_axi4yank_out_ar_ready,
                 auto_axi4yank_out_r_valid,
  input  [3:0]   auto_axi4yank_out_r_bits_id,
  input  [127:0] auto_axi4yank_out_r_bits_data,
  input  [1:0]   auto_axi4yank_out_r_bits_resp,
  input          auto_axi4yank_out_r_bits_last,
                 auto_tl_in_a_valid,
  input  [2:0]   auto_tl_in_a_bits_opcode,
                 auto_tl_in_a_bits_size,
  input  [3:0]   auto_tl_in_a_bits_source,
  input  [31:0]  auto_tl_in_a_bits_address,
  input  [7:0]   auto_tl_in_a_bits_mask,
  input  [63:0]  auto_tl_in_a_bits_data,
  input          auto_tl_in_d_ready,
                 auto_tl_out_a_ready,
                 auto_tl_out_d_valid,
  input  [2:0]   auto_tl_out_d_bits_opcode,
  input  [1:0]   auto_tl_out_d_bits_param,
  input  [2:0]   auto_tl_out_d_bits_size,
  input  [3:0]   auto_tl_out_d_bits_source,
  input          auto_tl_out_d_bits_denied,
  input  [63:0]  auto_tl_out_d_bits_data,
  input          auto_tl_out_d_bits_corrupt,
  output         auto_widget_in_a_ready,
                 auto_widget_in_d_valid,
  output [2:0]   auto_widget_in_d_bits_opcode,
  output [1:0]   auto_widget_in_d_bits_param,
  output [2:0]   auto_widget_in_d_bits_size,
  output [3:0]   auto_widget_in_d_bits_source,
  output         auto_widget_in_d_bits_denied,
  output [63:0]  auto_widget_in_d_bits_data,
  output         auto_widget_in_d_bits_corrupt,
                 auto_axi4yank_out_aw_valid,
  output [3:0]   auto_axi4yank_out_aw_bits_id,
  output [31:0]  auto_axi4yank_out_aw_bits_addr,
  output [7:0]   auto_axi4yank_out_aw_bits_len,
  output [2:0]   auto_axi4yank_out_aw_bits_size,
  output [1:0]   auto_axi4yank_out_aw_bits_burst,
  output         auto_axi4yank_out_aw_bits_lock,
  output [3:0]   auto_axi4yank_out_aw_bits_cache,
  output [2:0]   auto_axi4yank_out_aw_bits_prot,
  output [3:0]   auto_axi4yank_out_aw_bits_qos,
  output         auto_axi4yank_out_w_valid,
  output [127:0] auto_axi4yank_out_w_bits_data,
  output [15:0]  auto_axi4yank_out_w_bits_strb,
  output         auto_axi4yank_out_w_bits_last,
                 auto_axi4yank_out_b_ready,
                 auto_axi4yank_out_ar_valid,
  output [3:0]   auto_axi4yank_out_ar_bits_id,
  output [31:0]  auto_axi4yank_out_ar_bits_addr,
  output [7:0]   auto_axi4yank_out_ar_bits_len,
  output [2:0]   auto_axi4yank_out_ar_bits_size,
  output [1:0]   auto_axi4yank_out_ar_bits_burst,
  output         auto_axi4yank_out_ar_bits_lock,
  output [3:0]   auto_axi4yank_out_ar_bits_cache,
  output [2:0]   auto_axi4yank_out_ar_bits_prot,
  output [3:0]   auto_axi4yank_out_ar_bits_qos,
  output         auto_axi4yank_out_r_ready,
                 auto_tl_in_a_ready,
                 auto_tl_in_d_valid,
  output [2:0]   auto_tl_in_d_bits_opcode,
  output [1:0]   auto_tl_in_d_bits_param,
  output [2:0]   auto_tl_in_d_bits_size,
  output [3:0]   auto_tl_in_d_bits_source,
  output         auto_tl_in_d_bits_denied,
  output [63:0]  auto_tl_in_d_bits_data,
  output         auto_tl_in_d_bits_corrupt,
                 auto_tl_out_a_valid,
  output [2:0]   auto_tl_out_a_bits_opcode,
                 auto_tl_out_a_bits_size,
  output [3:0]   auto_tl_out_a_bits_source,
  output [31:0]  auto_tl_out_a_bits_address,
  output [7:0]   auto_tl_out_a_bits_mask,
  output [63:0]  auto_tl_out_a_bits_data,
  output         auto_tl_out_d_ready
);

  wire         _widget_auto_out_a_valid;	// @[WidthWidget.scala:220:28]
  wire [2:0]   _widget_auto_out_a_bits_opcode;	// @[WidthWidget.scala:220:28]
  wire [2:0]   _widget_auto_out_a_bits_size;	// @[WidthWidget.scala:220:28]
  wire [3:0]   _widget_auto_out_a_bits_source;	// @[WidthWidget.scala:220:28]
  wire [31:0]  _widget_auto_out_a_bits_address;	// @[WidthWidget.scala:220:28]
  wire [15:0]  _widget_auto_out_a_bits_mask;	// @[WidthWidget.scala:220:28]
  wire [127:0] _widget_auto_out_a_bits_data;	// @[WidthWidget.scala:220:28]
  wire         _widget_auto_out_d_ready;	// @[WidthWidget.scala:220:28]
  wire         _tl2axi4_auto_in_a_ready;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_in_d_valid;	// @[ToAXI4.scala:286:29]
  wire [2:0]   _tl2axi4_auto_in_d_bits_opcode;	// @[ToAXI4.scala:286:29]
  wire [2:0]   _tl2axi4_auto_in_d_bits_size;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_in_d_bits_source;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_in_d_bits_denied;	// @[ToAXI4.scala:286:29]
  wire [127:0] _tl2axi4_auto_in_d_bits_data;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_in_d_bits_corrupt;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_out_aw_valid;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_out_aw_bits_id;	// @[ToAXI4.scala:286:29]
  wire [31:0]  _tl2axi4_auto_out_aw_bits_addr;	// @[ToAXI4.scala:286:29]
  wire [7:0]   _tl2axi4_auto_out_aw_bits_len;	// @[ToAXI4.scala:286:29]
  wire [2:0]   _tl2axi4_auto_out_aw_bits_size;	// @[ToAXI4.scala:286:29]
  wire [1:0]   _tl2axi4_auto_out_aw_bits_burst;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_out_aw_bits_lock;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_out_aw_bits_cache;	// @[ToAXI4.scala:286:29]
  wire [2:0]   _tl2axi4_auto_out_aw_bits_prot;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_out_aw_bits_qos;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_out_aw_bits_echo_tl_state_size;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_out_aw_bits_echo_tl_state_source;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_out_w_valid;	// @[ToAXI4.scala:286:29]
  wire [127:0] _tl2axi4_auto_out_w_bits_data;	// @[ToAXI4.scala:286:29]
  wire [15:0]  _tl2axi4_auto_out_w_bits_strb;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_out_w_bits_last;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_out_b_ready;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_out_ar_valid;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_out_ar_bits_id;	// @[ToAXI4.scala:286:29]
  wire [31:0]  _tl2axi4_auto_out_ar_bits_addr;	// @[ToAXI4.scala:286:29]
  wire [7:0]   _tl2axi4_auto_out_ar_bits_len;	// @[ToAXI4.scala:286:29]
  wire [2:0]   _tl2axi4_auto_out_ar_bits_size;	// @[ToAXI4.scala:286:29]
  wire [1:0]   _tl2axi4_auto_out_ar_bits_burst;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_out_ar_bits_lock;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_out_ar_bits_cache;	// @[ToAXI4.scala:286:29]
  wire [2:0]   _tl2axi4_auto_out_ar_bits_prot;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_out_ar_bits_qos;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_out_ar_bits_echo_tl_state_size;	// @[ToAXI4.scala:286:29]
  wire [3:0]   _tl2axi4_auto_out_ar_bits_echo_tl_state_source;	// @[ToAXI4.scala:286:29]
  wire         _tl2axi4_auto_out_r_ready;	// @[ToAXI4.scala:286:29]
  wire         _axi4index_auto_in_aw_ready;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_in_w_ready;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_in_b_valid;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_in_b_bits_id;	// @[IdIndexer.scala:94:31]
  wire [1:0]   _axi4index_auto_in_b_bits_resp;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_in_b_bits_echo_tl_state_size;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_in_b_bits_echo_tl_state_source;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_in_ar_ready;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_in_r_valid;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_in_r_bits_id;	// @[IdIndexer.scala:94:31]
  wire [127:0] _axi4index_auto_in_r_bits_data;	// @[IdIndexer.scala:94:31]
  wire [1:0]   _axi4index_auto_in_r_bits_resp;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_in_r_bits_echo_tl_state_size;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_in_r_bits_echo_tl_state_source;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_in_r_bits_last;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_out_aw_valid;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_out_aw_bits_id;	// @[IdIndexer.scala:94:31]
  wire [31:0]  _axi4index_auto_out_aw_bits_addr;	// @[IdIndexer.scala:94:31]
  wire [7:0]   _axi4index_auto_out_aw_bits_len;	// @[IdIndexer.scala:94:31]
  wire [2:0]   _axi4index_auto_out_aw_bits_size;	// @[IdIndexer.scala:94:31]
  wire [1:0]   _axi4index_auto_out_aw_bits_burst;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_out_aw_bits_lock;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_out_aw_bits_cache;	// @[IdIndexer.scala:94:31]
  wire [2:0]   _axi4index_auto_out_aw_bits_prot;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_out_aw_bits_qos;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_out_aw_bits_echo_tl_state_size;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_out_aw_bits_echo_tl_state_source;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_out_w_valid;	// @[IdIndexer.scala:94:31]
  wire [127:0] _axi4index_auto_out_w_bits_data;	// @[IdIndexer.scala:94:31]
  wire [15:0]  _axi4index_auto_out_w_bits_strb;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_out_w_bits_last;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_out_b_ready;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_out_ar_valid;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_out_ar_bits_id;	// @[IdIndexer.scala:94:31]
  wire [31:0]  _axi4index_auto_out_ar_bits_addr;	// @[IdIndexer.scala:94:31]
  wire [7:0]   _axi4index_auto_out_ar_bits_len;	// @[IdIndexer.scala:94:31]
  wire [2:0]   _axi4index_auto_out_ar_bits_size;	// @[IdIndexer.scala:94:31]
  wire [1:0]   _axi4index_auto_out_ar_bits_burst;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_out_ar_bits_lock;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_out_ar_bits_cache;	// @[IdIndexer.scala:94:31]
  wire [2:0]   _axi4index_auto_out_ar_bits_prot;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_out_ar_bits_qos;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_out_ar_bits_echo_tl_state_size;	// @[IdIndexer.scala:94:31]
  wire [3:0]   _axi4index_auto_out_ar_bits_echo_tl_state_source;	// @[IdIndexer.scala:94:31]
  wire         _axi4index_auto_out_r_ready;	// @[IdIndexer.scala:94:31]
  wire         _axi4yank_auto_in_aw_ready;	// @[UserYanker.scala:108:30]
  wire         _axi4yank_auto_in_w_ready;	// @[UserYanker.scala:108:30]
  wire         _axi4yank_auto_in_b_valid;	// @[UserYanker.scala:108:30]
  wire [3:0]   _axi4yank_auto_in_b_bits_id;	// @[UserYanker.scala:108:30]
  wire [1:0]   _axi4yank_auto_in_b_bits_resp;	// @[UserYanker.scala:108:30]
  wire [3:0]   _axi4yank_auto_in_b_bits_echo_tl_state_size;	// @[UserYanker.scala:108:30]
  wire [3:0]   _axi4yank_auto_in_b_bits_echo_tl_state_source;	// @[UserYanker.scala:108:30]
  wire         _axi4yank_auto_in_ar_ready;	// @[UserYanker.scala:108:30]
  wire         _axi4yank_auto_in_r_valid;	// @[UserYanker.scala:108:30]
  wire [3:0]   _axi4yank_auto_in_r_bits_id;	// @[UserYanker.scala:108:30]
  wire [127:0] _axi4yank_auto_in_r_bits_data;	// @[UserYanker.scala:108:30]
  wire [1:0]   _axi4yank_auto_in_r_bits_resp;	// @[UserYanker.scala:108:30]
  wire [3:0]   _axi4yank_auto_in_r_bits_echo_tl_state_size;	// @[UserYanker.scala:108:30]
  wire [3:0]   _axi4yank_auto_in_r_bits_echo_tl_state_source;	// @[UserYanker.scala:108:30]
  wire         _axi4yank_auto_in_r_bits_last;	// @[UserYanker.scala:108:30]
  AXI4UserYanker_2 axi4yank (	// @[UserYanker.scala:108:30]
    .clock                                (clock),
    .reset                                (reset),
    .auto_in_aw_valid                     (_axi4index_auto_out_aw_valid),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_len                  (_axi4index_auto_out_aw_bits_len),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_burst                (_axi4index_auto_out_aw_bits_burst),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_lock                 (_axi4index_auto_out_aw_bits_lock),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_cache                (_axi4index_auto_out_aw_bits_cache),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_prot                 (_axi4index_auto_out_aw_bits_prot),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_qos                  (_axi4index_auto_out_aw_bits_qos),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_echo_tl_state_size   (_axi4index_auto_out_aw_bits_echo_tl_state_size),	// @[IdIndexer.scala:94:31]
    .auto_in_aw_bits_echo_tl_state_source (_axi4index_auto_out_aw_bits_echo_tl_state_source),	// @[IdIndexer.scala:94:31]
    .auto_in_w_valid                      (_axi4index_auto_out_w_valid),	// @[IdIndexer.scala:94:31]
    .auto_in_w_bits_data                  (_axi4index_auto_out_w_bits_data),	// @[IdIndexer.scala:94:31]
    .auto_in_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),	// @[IdIndexer.scala:94:31]
    .auto_in_w_bits_last                  (_axi4index_auto_out_w_bits_last),	// @[IdIndexer.scala:94:31]
    .auto_in_b_ready                      (_axi4index_auto_out_b_ready),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_valid                     (_axi4index_auto_out_ar_valid),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_len                  (_axi4index_auto_out_ar_bits_len),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_burst                (_axi4index_auto_out_ar_bits_burst),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_lock                 (_axi4index_auto_out_ar_bits_lock),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_cache                (_axi4index_auto_out_ar_bits_cache),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_prot                 (_axi4index_auto_out_ar_bits_prot),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_qos                  (_axi4index_auto_out_ar_bits_qos),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_echo_tl_state_size   (_axi4index_auto_out_ar_bits_echo_tl_state_size),	// @[IdIndexer.scala:94:31]
    .auto_in_ar_bits_echo_tl_state_source (_axi4index_auto_out_ar_bits_echo_tl_state_source),	// @[IdIndexer.scala:94:31]
    .auto_in_r_ready                      (_axi4index_auto_out_r_ready),	// @[IdIndexer.scala:94:31]
    .auto_out_aw_ready                    (auto_axi4yank_out_aw_ready),
    .auto_out_w_ready                     (auto_axi4yank_out_w_ready),
    .auto_out_b_valid                     (auto_axi4yank_out_b_valid),
    .auto_out_b_bits_id                   (auto_axi4yank_out_b_bits_id),
    .auto_out_b_bits_resp                 (auto_axi4yank_out_b_bits_resp),
    .auto_out_ar_ready                    (auto_axi4yank_out_ar_ready),
    .auto_out_r_valid                     (auto_axi4yank_out_r_valid),
    .auto_out_r_bits_id                   (auto_axi4yank_out_r_bits_id),
    .auto_out_r_bits_data                 (auto_axi4yank_out_r_bits_data),
    .auto_out_r_bits_resp                 (auto_axi4yank_out_r_bits_resp),
    .auto_out_r_bits_last                 (auto_axi4yank_out_r_bits_last),
    .auto_in_aw_ready                     (_axi4yank_auto_in_aw_ready),
    .auto_in_w_ready                      (_axi4yank_auto_in_w_ready),
    .auto_in_b_valid                      (_axi4yank_auto_in_b_valid),
    .auto_in_b_bits_id                    (_axi4yank_auto_in_b_bits_id),
    .auto_in_b_bits_resp                  (_axi4yank_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size    (_axi4yank_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source  (_axi4yank_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                     (_axi4yank_auto_in_ar_ready),
    .auto_in_r_valid                      (_axi4yank_auto_in_r_valid),
    .auto_in_r_bits_id                    (_axi4yank_auto_in_r_bits_id),
    .auto_in_r_bits_data                  (_axi4yank_auto_in_r_bits_data),
    .auto_in_r_bits_resp                  (_axi4yank_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size    (_axi4yank_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source  (_axi4yank_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                  (_axi4yank_auto_in_r_bits_last),
    .auto_out_aw_valid                    (auto_axi4yank_out_aw_valid),
    .auto_out_aw_bits_id                  (auto_axi4yank_out_aw_bits_id),
    .auto_out_aw_bits_addr                (auto_axi4yank_out_aw_bits_addr),
    .auto_out_aw_bits_len                 (auto_axi4yank_out_aw_bits_len),
    .auto_out_aw_bits_size                (auto_axi4yank_out_aw_bits_size),
    .auto_out_aw_bits_burst               (auto_axi4yank_out_aw_bits_burst),
    .auto_out_aw_bits_lock                (auto_axi4yank_out_aw_bits_lock),
    .auto_out_aw_bits_cache               (auto_axi4yank_out_aw_bits_cache),
    .auto_out_aw_bits_prot                (auto_axi4yank_out_aw_bits_prot),
    .auto_out_aw_bits_qos                 (auto_axi4yank_out_aw_bits_qos),
    .auto_out_w_valid                     (auto_axi4yank_out_w_valid),
    .auto_out_w_bits_data                 (auto_axi4yank_out_w_bits_data),
    .auto_out_w_bits_strb                 (auto_axi4yank_out_w_bits_strb),
    .auto_out_w_bits_last                 (auto_axi4yank_out_w_bits_last),
    .auto_out_b_ready                     (auto_axi4yank_out_b_ready),
    .auto_out_ar_valid                    (auto_axi4yank_out_ar_valid),
    .auto_out_ar_bits_id                  (auto_axi4yank_out_ar_bits_id),
    .auto_out_ar_bits_addr                (auto_axi4yank_out_ar_bits_addr),
    .auto_out_ar_bits_len                 (auto_axi4yank_out_ar_bits_len),
    .auto_out_ar_bits_size                (auto_axi4yank_out_ar_bits_size),
    .auto_out_ar_bits_burst               (auto_axi4yank_out_ar_bits_burst),
    .auto_out_ar_bits_lock                (auto_axi4yank_out_ar_bits_lock),
    .auto_out_ar_bits_cache               (auto_axi4yank_out_ar_bits_cache),
    .auto_out_ar_bits_prot                (auto_axi4yank_out_ar_bits_prot),
    .auto_out_ar_bits_qos                 (auto_axi4yank_out_ar_bits_qos),
    .auto_out_r_ready                     (auto_axi4yank_out_r_ready)
  );
  AXI4IdIndexer_2 axi4index (	// @[IdIndexer.scala:94:31]
    .auto_in_aw_valid                      (_tl2axi4_auto_out_aw_valid),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_id                    (_tl2axi4_auto_out_aw_bits_id),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_addr                  (_tl2axi4_auto_out_aw_bits_addr),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_len                   (_tl2axi4_auto_out_aw_bits_len),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_size                  (_tl2axi4_auto_out_aw_bits_size),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_burst                 (_tl2axi4_auto_out_aw_bits_burst),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_lock                  (_tl2axi4_auto_out_aw_bits_lock),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_cache                 (_tl2axi4_auto_out_aw_bits_cache),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_prot                  (_tl2axi4_auto_out_aw_bits_prot),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_qos                   (_tl2axi4_auto_out_aw_bits_qos),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_echo_tl_state_size    (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),	// @[ToAXI4.scala:286:29]
    .auto_in_aw_bits_echo_tl_state_source  (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),	// @[ToAXI4.scala:286:29]
    .auto_in_w_valid                       (_tl2axi4_auto_out_w_valid),	// @[ToAXI4.scala:286:29]
    .auto_in_w_bits_data                   (_tl2axi4_auto_out_w_bits_data),	// @[ToAXI4.scala:286:29]
    .auto_in_w_bits_strb                   (_tl2axi4_auto_out_w_bits_strb),	// @[ToAXI4.scala:286:29]
    .auto_in_w_bits_last                   (_tl2axi4_auto_out_w_bits_last),	// @[ToAXI4.scala:286:29]
    .auto_in_b_ready                       (_tl2axi4_auto_out_b_ready),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_valid                      (_tl2axi4_auto_out_ar_valid),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_id                    (_tl2axi4_auto_out_ar_bits_id),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_addr                  (_tl2axi4_auto_out_ar_bits_addr),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_len                   (_tl2axi4_auto_out_ar_bits_len),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_size                  (_tl2axi4_auto_out_ar_bits_size),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_burst                 (_tl2axi4_auto_out_ar_bits_burst),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_lock                  (_tl2axi4_auto_out_ar_bits_lock),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_cache                 (_tl2axi4_auto_out_ar_bits_cache),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_prot                  (_tl2axi4_auto_out_ar_bits_prot),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_qos                   (_tl2axi4_auto_out_ar_bits_qos),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_echo_tl_state_size    (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),	// @[ToAXI4.scala:286:29]
    .auto_in_ar_bits_echo_tl_state_source  (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),	// @[ToAXI4.scala:286:29]
    .auto_in_r_ready                       (_tl2axi4_auto_out_r_ready),	// @[ToAXI4.scala:286:29]
    .auto_out_aw_ready                     (_axi4yank_auto_in_aw_ready),	// @[UserYanker.scala:108:30]
    .auto_out_w_ready                      (_axi4yank_auto_in_w_ready),	// @[UserYanker.scala:108:30]
    .auto_out_b_valid                      (_axi4yank_auto_in_b_valid),	// @[UserYanker.scala:108:30]
    .auto_out_b_bits_id                    (_axi4yank_auto_in_b_bits_id),	// @[UserYanker.scala:108:30]
    .auto_out_b_bits_resp                  (_axi4yank_auto_in_b_bits_resp),	// @[UserYanker.scala:108:30]
    .auto_out_b_bits_echo_tl_state_size    (_axi4yank_auto_in_b_bits_echo_tl_state_size),	// @[UserYanker.scala:108:30]
    .auto_out_b_bits_echo_tl_state_source  (_axi4yank_auto_in_b_bits_echo_tl_state_source),	// @[UserYanker.scala:108:30]
    .auto_out_ar_ready                     (_axi4yank_auto_in_ar_ready),	// @[UserYanker.scala:108:30]
    .auto_out_r_valid                      (_axi4yank_auto_in_r_valid),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_id                    (_axi4yank_auto_in_r_bits_id),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_data                  (_axi4yank_auto_in_r_bits_data),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_resp                  (_axi4yank_auto_in_r_bits_resp),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_echo_tl_state_size    (_axi4yank_auto_in_r_bits_echo_tl_state_size),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_echo_tl_state_source  (_axi4yank_auto_in_r_bits_echo_tl_state_source),	// @[UserYanker.scala:108:30]
    .auto_out_r_bits_last                  (_axi4yank_auto_in_r_bits_last),	// @[UserYanker.scala:108:30]
    .auto_in_aw_ready                      (_axi4index_auto_in_aw_ready),
    .auto_in_w_ready                       (_axi4index_auto_in_w_ready),
    .auto_in_b_valid                       (_axi4index_auto_in_b_valid),
    .auto_in_b_bits_id                     (_axi4index_auto_in_b_bits_id),
    .auto_in_b_bits_resp                   (_axi4index_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size     (_axi4index_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source   (_axi4index_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                      (_axi4index_auto_in_ar_ready),
    .auto_in_r_valid                       (_axi4index_auto_in_r_valid),
    .auto_in_r_bits_id                     (_axi4index_auto_in_r_bits_id),
    .auto_in_r_bits_data                   (_axi4index_auto_in_r_bits_data),
    .auto_in_r_bits_resp                   (_axi4index_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size     (_axi4index_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source   (_axi4index_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                   (_axi4index_auto_in_r_bits_last),
    .auto_out_aw_valid                     (_axi4index_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_axi4index_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_axi4index_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_axi4index_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_axi4index_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_axi4index_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_axi4index_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size   (_axi4index_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source (_axi4index_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_valid                      (_axi4index_auto_out_w_valid),
    .auto_out_w_bits_data                  (_axi4index_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_axi4index_auto_out_w_bits_last),
    .auto_out_b_ready                      (_axi4index_auto_out_b_ready),
    .auto_out_ar_valid                     (_axi4index_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_axi4index_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_axi4index_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_axi4index_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_axi4index_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_axi4index_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_axi4index_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size   (_axi4index_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source (_axi4index_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_axi4index_auto_out_r_ready)
  );
  TLToAXI4_1 tl2axi4 (	// @[ToAXI4.scala:286:29]
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_in_a_valid                       (_widget_auto_out_a_valid),	// @[WidthWidget.scala:220:28]
    .auto_in_a_bits_opcode                 (_widget_auto_out_a_bits_opcode),	// @[WidthWidget.scala:220:28]
    .auto_in_a_bits_size                   (_widget_auto_out_a_bits_size),	// @[WidthWidget.scala:220:28]
    .auto_in_a_bits_source                 (_widget_auto_out_a_bits_source),	// @[WidthWidget.scala:220:28]
    .auto_in_a_bits_address                (_widget_auto_out_a_bits_address),	// @[WidthWidget.scala:220:28]
    .auto_in_a_bits_mask                   (_widget_auto_out_a_bits_mask),	// @[WidthWidget.scala:220:28]
    .auto_in_a_bits_data                   (_widget_auto_out_a_bits_data),	// @[WidthWidget.scala:220:28]
    .auto_in_d_ready                       (_widget_auto_out_d_ready),	// @[WidthWidget.scala:220:28]
    .auto_out_aw_ready                     (_axi4index_auto_in_aw_ready),	// @[IdIndexer.scala:94:31]
    .auto_out_w_ready                      (_axi4index_auto_in_w_ready),	// @[IdIndexer.scala:94:31]
    .auto_out_b_valid                      (_axi4index_auto_in_b_valid),	// @[IdIndexer.scala:94:31]
    .auto_out_b_bits_id                    (_axi4index_auto_in_b_bits_id),	// @[IdIndexer.scala:94:31]
    .auto_out_b_bits_resp                  (_axi4index_auto_in_b_bits_resp),	// @[IdIndexer.scala:94:31]
    .auto_out_b_bits_echo_tl_state_size    (_axi4index_auto_in_b_bits_echo_tl_state_size),	// @[IdIndexer.scala:94:31]
    .auto_out_b_bits_echo_tl_state_source  (_axi4index_auto_in_b_bits_echo_tl_state_source),	// @[IdIndexer.scala:94:31]
    .auto_out_ar_ready                     (_axi4index_auto_in_ar_ready),	// @[IdIndexer.scala:94:31]
    .auto_out_r_valid                      (_axi4index_auto_in_r_valid),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_id                    (_axi4index_auto_in_r_bits_id),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_data                  (_axi4index_auto_in_r_bits_data),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_resp                  (_axi4index_auto_in_r_bits_resp),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_echo_tl_state_size    (_axi4index_auto_in_r_bits_echo_tl_state_size),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_echo_tl_state_source  (_axi4index_auto_in_r_bits_echo_tl_state_source),	// @[IdIndexer.scala:94:31]
    .auto_out_r_bits_last                  (_axi4index_auto_in_r_bits_last),	// @[IdIndexer.scala:94:31]
    .auto_in_a_ready                       (_tl2axi4_auto_in_a_ready),
    .auto_in_d_valid                       (_tl2axi4_auto_in_d_valid),
    .auto_in_d_bits_opcode                 (_tl2axi4_auto_in_d_bits_opcode),
    .auto_in_d_bits_size                   (_tl2axi4_auto_in_d_bits_size),
    .auto_in_d_bits_source                 (_tl2axi4_auto_in_d_bits_source),
    .auto_in_d_bits_denied                 (_tl2axi4_auto_in_d_bits_denied),
    .auto_in_d_bits_data                   (_tl2axi4_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt                (_tl2axi4_auto_in_d_bits_corrupt),
    .auto_out_aw_valid                     (_tl2axi4_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_tl2axi4_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_tl2axi4_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_tl2axi4_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_tl2axi4_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst                (_tl2axi4_auto_out_aw_bits_burst),
    .auto_out_aw_bits_lock                 (_tl2axi4_auto_out_aw_bits_lock),
    .auto_out_aw_bits_cache                (_tl2axi4_auto_out_aw_bits_cache),
    .auto_out_aw_bits_prot                 (_tl2axi4_auto_out_aw_bits_prot),
    .auto_out_aw_bits_qos                  (_tl2axi4_auto_out_aw_bits_qos),
    .auto_out_aw_bits_echo_tl_state_size   (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_valid                      (_tl2axi4_auto_out_w_valid),
    .auto_out_w_bits_data                  (_tl2axi4_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_tl2axi4_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_tl2axi4_auto_out_w_bits_last),
    .auto_out_b_ready                      (_tl2axi4_auto_out_b_ready),
    .auto_out_ar_valid                     (_tl2axi4_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_tl2axi4_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_tl2axi4_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_tl2axi4_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_tl2axi4_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst                (_tl2axi4_auto_out_ar_bits_burst),
    .auto_out_ar_bits_lock                 (_tl2axi4_auto_out_ar_bits_lock),
    .auto_out_ar_bits_cache                (_tl2axi4_auto_out_ar_bits_cache),
    .auto_out_ar_bits_prot                 (_tl2axi4_auto_out_ar_bits_prot),
    .auto_out_ar_bits_qos                  (_tl2axi4_auto_out_ar_bits_qos),
    .auto_out_ar_bits_echo_tl_state_size   (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_tl2axi4_auto_out_r_ready)
  );
  TLWidthWidget_8 widget (	// @[WidthWidget.scala:220:28]
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_valid         (auto_widget_in_a_valid),
    .auto_in_a_bits_opcode   (auto_widget_in_a_bits_opcode),
    .auto_in_a_bits_size     (auto_widget_in_a_bits_size),
    .auto_in_a_bits_source   (auto_widget_in_a_bits_source),
    .auto_in_a_bits_address  (auto_widget_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_widget_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_widget_in_a_bits_data),
    .auto_in_d_ready         (auto_widget_in_d_ready),
    .auto_out_a_ready        (_tl2axi4_auto_in_a_ready),	// @[ToAXI4.scala:286:29]
    .auto_out_d_valid        (_tl2axi4_auto_in_d_valid),	// @[ToAXI4.scala:286:29]
    .auto_out_d_bits_opcode  (_tl2axi4_auto_in_d_bits_opcode),	// @[ToAXI4.scala:286:29]
    .auto_out_d_bits_size    (_tl2axi4_auto_in_d_bits_size),	// @[ToAXI4.scala:286:29]
    .auto_out_d_bits_source  (_tl2axi4_auto_in_d_bits_source),	// @[ToAXI4.scala:286:29]
    .auto_out_d_bits_denied  (_tl2axi4_auto_in_d_bits_denied),	// @[ToAXI4.scala:286:29]
    .auto_out_d_bits_data    (_tl2axi4_auto_in_d_bits_data),	// @[ToAXI4.scala:286:29]
    .auto_out_d_bits_corrupt (_tl2axi4_auto_in_d_bits_corrupt),	// @[ToAXI4.scala:286:29]
    .auto_in_a_ready         (auto_widget_in_a_ready),
    .auto_in_d_valid         (auto_widget_in_d_valid),
    .auto_in_d_bits_opcode   (auto_widget_in_d_bits_opcode),
    .auto_in_d_bits_param    (auto_widget_in_d_bits_param),
    .auto_in_d_bits_size     (auto_widget_in_d_bits_size),
    .auto_in_d_bits_source   (auto_widget_in_d_bits_source),
    .auto_in_d_bits_denied   (auto_widget_in_d_bits_denied),
    .auto_in_d_bits_data     (auto_widget_in_d_bits_data),
    .auto_in_d_bits_corrupt  (auto_widget_in_d_bits_corrupt),
    .auto_out_a_valid        (_widget_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_widget_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_widget_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_widget_auto_out_a_bits_source),
    .auto_out_a_bits_address (_widget_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_widget_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_widget_auto_out_a_bits_data),
    .auto_out_d_ready        (_widget_auto_out_d_ready)
  );
  assign auto_tl_in_a_ready = auto_tl_out_a_ready;
  assign auto_tl_in_d_valid = auto_tl_out_d_valid;
  assign auto_tl_in_d_bits_opcode = auto_tl_out_d_bits_opcode;
  assign auto_tl_in_d_bits_param = auto_tl_out_d_bits_param;
  assign auto_tl_in_d_bits_size = auto_tl_out_d_bits_size;
  assign auto_tl_in_d_bits_source = auto_tl_out_d_bits_source;
  assign auto_tl_in_d_bits_denied = auto_tl_out_d_bits_denied;
  assign auto_tl_in_d_bits_data = auto_tl_out_d_bits_data;
  assign auto_tl_in_d_bits_corrupt = auto_tl_out_d_bits_corrupt;
  assign auto_tl_out_a_valid = auto_tl_in_a_valid;
  assign auto_tl_out_a_bits_opcode = auto_tl_in_a_bits_opcode;
  assign auto_tl_out_a_bits_size = auto_tl_in_a_bits_size;
  assign auto_tl_out_a_bits_source = auto_tl_in_a_bits_source;
  assign auto_tl_out_a_bits_address = auto_tl_in_a_bits_address;
  assign auto_tl_out_a_bits_mask = auto_tl_in_a_bits_mask;
  assign auto_tl_out_a_bits_data = auto_tl_in_a_bits_data;
  assign auto_tl_out_d_ready = auto_tl_in_d_ready;
endmodule

