// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/28/2023 18:44:57"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module topLevel (
	clk,
	switches,
	buttons,
	bitGenSelector,
	power,
	VGA_HS,
	VGA_VS,
	VGA_CLK,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_R,
	VGA_G,
	VGA_B,
	LEDs);
input 	clk;
input 	[2:0] switches;
input 	[3:0] buttons;
input 	bitGenSelector;
input 	power;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_CLK;
output 	VGA_SYNC_N;
output 	VGA_BLANK_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	[5:0] LEDs;

// Design Ports Information
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDs[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[3]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bitGenSelector	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// power	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// buttons[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// buttons[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// buttons[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// buttons[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \power~input_o ;
wire \enable~0_combout ;
wire \enable~q ;
wire \control|Add1~25_sumout ;
wire \control|Equal1~0_combout ;
wire \control|Add1~10 ;
wire \control|Add1~5_sumout ;
wire \control|Equal1~2_combout ;
wire \control|hcount[9]~1_combout ;
wire \control|Add1~6 ;
wire \control|Add1~37_sumout ;
wire \control|Add1~38 ;
wire \control|Add1~33_sumout ;
wire \control|Equal1~1_combout ;
wire \control|hcount[9]~0_combout ;
wire \control|Add1~26 ;
wire \control|Add1~29_sumout ;
wire \control|Add1~30 ;
wire \control|Add1~21_sumout ;
wire \control|Add1~22 ;
wire \control|Add1~17_sumout ;
wire \control|Add1~18 ;
wire \control|Add1~1_sumout ;
wire \control|Add1~2 ;
wire \control|Add1~13_sumout ;
wire \control|Add1~14 ;
wire \control|Add1~9_sumout ;
wire \control|LessThan1~0_combout ;
wire \bg2|LessThan14~0_combout ;
wire \control|hsync~0_combout ;
wire \control|hsync~q ;
wire \control|Add0~33_sumout ;
wire \control|Equal1~3_combout ;
wire \control|Equal1~4_combout ;
wire \control|Add0~38 ;
wire \control|Add0~21_sumout ;
wire \control|Add0~22 ;
wire \control|Add0~29_sumout ;
wire \control|vcount[3]~feeder_combout ;
wire \control|Add0~30 ;
wire \control|Add0~25_sumout ;
wire \control|Add0~26 ;
wire \control|Add0~9_sumout ;
wire \control|Add0~10 ;
wire \control|Add0~17_sumout ;
wire \control|Add0~18 ;
wire \control|Add0~13_sumout ;
wire \control|Add0~14 ;
wire \control|Add0~5_sumout ;
wire \control|Add0~6 ;
wire \control|Add0~1_sumout ;
wire \control|vcount~0_combout ;
wire \control|vcount~1_combout ;
wire \control|vcount[8]~2_combout ;
wire \control|Add0~34 ;
wire \control|Add0~37_sumout ;
wire \control|vcount[1]~feeder_combout ;
wire \control|LessThan0~0_combout ;
wire \control|LessThan0~1_combout ;
wire \control|vsync~q ;
wire \bg2|LessThan14~1_combout ;
wire \control|bright~0_combout ;
wire \control|bright~q ;
wire \bg2|LessThan15~0_combout ;
wire \bg2|always1~0_combout ;
wire \bg2|always1~6_combout ;
wire \VGA_R~14_combout ;
wire \bg2|L4~1_combout ;
wire \bg2|L5~0_combout ;
wire \bg2|L5~1_combout ;
wire \bg2|L4~0_combout ;
wire \bg2|L3~1_combout ;
wire \bg2|L3~0_combout ;
wire \bg2|atAnyLightWidth~1_combout ;
wire \bg2|L1~0_combout ;
wire \bg2|L2~1_combout ;
wire \bg2|LessThan10~0_combout ;
wire \bg2|L5~2_combout ;
wire \bg2|L2~0_combout ;
wire \bg2|always1~2_combout ;
wire \bg2|atAnyLightWidth~0_combout ;
wire \VGA_R~0_combout ;
wire \switches[1]~input_o ;
wire \switches[2]~input_o ;
wire \bitGenSelector~input_o ;
wire \switches[0]~input_o ;
wire \VGA_R~1_combout ;
wire \clk~inputCLKENA0_outclk ;
wire \clockDiv|started~feeder_combout ;
wire \clockDiv|started~q ;
wire \clockDiv|Add0~5_sumout ;
wire \clockDiv|accumulator[0]~DUPLICATE_q ;
wire \clockDiv|Add0~6 ;
wire \clockDiv|Add0~57_sumout ;
wire \clockDiv|accumulator[1]~DUPLICATE_q ;
wire \clockDiv|Add0~58 ;
wire \clockDiv|Add0~61_sumout ;
wire \clockDiv|Add0~62 ;
wire \clockDiv|Add0~65_sumout ;
wire \clockDiv|accumulator[3]~feeder_combout ;
wire \clockDiv|Add0~66 ;
wire \clockDiv|Add0~69_sumout ;
wire \clockDiv|Add0~70 ;
wire \clockDiv|Add0~25_sumout ;
wire \clockDiv|Add0~26 ;
wire \clockDiv|Add0~17_sumout ;
wire \clockDiv|Add0~18 ;
wire \clockDiv|Add0~33_sumout ;
wire \clockDiv|Add0~34 ;
wire \clockDiv|Add0~77_sumout ;
wire \clockDiv|Add0~78 ;
wire \clockDiv|Add0~73_sumout ;
wire \clockDiv|accumulator[9]~DUPLICATE_q ;
wire \clockDiv|Add0~74 ;
wire \clockDiv|Add0~1_sumout ;
wire \clockDiv|accumulator[10]~DUPLICATE_q ;
wire \clockDiv|Add0~2 ;
wire \clockDiv|Add0~29_sumout ;
wire \clockDiv|accumulator[11]~DUPLICATE_q ;
wire \clockDiv|Add0~30 ;
wire \clockDiv|Add0~21_sumout ;
wire \clockDiv|Add0~22 ;
wire \clockDiv|Add0~53_sumout ;
wire \clockDiv|Add0~54 ;
wire \clockDiv|Add0~125_sumout ;
wire \clockDiv|Add0~126 ;
wire \clockDiv|Add0~121_sumout ;
wire \clockDiv|Add0~122 ;
wire \clockDiv|Add0~105_sumout ;
wire \clockDiv|Add0~106 ;
wire \clockDiv|Add0~117_sumout ;
wire \clockDiv|Add0~118 ;
wire \clockDiv|Add0~113_sumout ;
wire \clockDiv|Add0~114 ;
wire \clockDiv|Add0~109_sumout ;
wire \clockDiv|Add0~110 ;
wire \clockDiv|Add0~81_sumout ;
wire \clockDiv|accumulator[20]~DUPLICATE_q ;
wire \clockDiv|Add0~82 ;
wire \clockDiv|Add0~101_sumout ;
wire \clockDiv|Add0~102 ;
wire \clockDiv|Add0~97_sumout ;
wire \clockDiv|Add0~98 ;
wire \clockDiv|Add0~93_sumout ;
wire \clockDiv|accumulator[23]~DUPLICATE_q ;
wire \clockDiv|Add0~94 ;
wire \clockDiv|Add0~89_sumout ;
wire \clockDiv|Add0~90 ;
wire \clockDiv|Add0~85_sumout ;
wire \clockDiv|Equal0~4_combout ;
wire \clockDiv|Add0~86 ;
wire \clockDiv|Add0~37_sumout ;
wire \clockDiv|accumulator[29]~DUPLICATE_q ;
wire \clockDiv|Add0~38 ;
wire \clockDiv|Add0~41_sumout ;
wire \clockDiv|accumulator[27]~DUPLICATE_q ;
wire \clockDiv|Add0~42 ;
wire \clockDiv|Add0~45_sumout ;
wire \clockDiv|Add0~46 ;
wire \clockDiv|Add0~49_sumout ;
wire \clockDiv|Equal0~2_combout ;
wire \clockDiv|Equal0~0_combout ;
wire \clockDiv|Equal0~3_combout ;
wire \clockDiv|Add0~50 ;
wire \clockDiv|Add0~9_sumout ;
wire \clockDiv|accumulator[31]~DUPLICATE_q ;
wire \clockDiv|Add0~10 ;
wire \clockDiv|Add0~13_sumout ;
wire \clockDiv|Equal0~1_combout ;
wire \clockDiv|accumulator[16]~DUPLICATE_q ;
wire \clockDiv|accumulator[15]~DUPLICATE_q ;
wire \clockDiv|Equal0~5_combout ;
wire \clockDiv|Equal0~6_combout ;
wire \clockDiv|clock_out~0_combout ;
wire \clockDiv|clock_out~q ;
wire \buttons[0]~input_o ;
wire \buttons[1]~input_o ;
wire \buttons[3]~input_o ;
wire \buttons[2]~input_o ;
wire \fsm|Mux6~0_combout ;
wire \fsm|unclocked_next_state.s2_311~combout ;
wire \fsm|next_state.s2~q ;
wire \fsm|current_state~1_q ;
wire \fsm|Mux7~0_combout ;
wire \fsm|unclocked_next_state.s1_332~combout ;
wire \fsm|next_state.s1~q ;
wire \fsm|current_state~0_q ;
wire \fsm|Mux8~0_combout ;
wire \fsm|unclocked_next_state.s0~0_combout ;
wire \fsm|Mux8~1_combout ;
wire \fsm|unclocked_next_state.s0_353~combout ;
wire \fsm|next_state.s0~0_combout ;
wire \fsm|next_state.s0~q ;
wire \fsm|current_state~16_combout ;
wire \fsm|current_state~6_q ;
wire \fsm|unclocked_next_state~0_combout ;
wire \fsm|Mux3~0_combout ;
wire \fsm|unclocked_next_state.s5_248~combout ;
wire \fsm|next_state.s5~q ;
wire \fsm|current_state~4_q ;
wire \fsm|unclocked_next_state~2_combout ;
wire \fsm|unclocked_next_state.s4~0_combout ;
wire \fsm|Mux4~0_combout ;
wire \fsm|unclocked_next_state.s4_269~combout ;
wire \fsm|next_state.s4~q ;
wire \fsm|current_state~3_q ;
wire \fsm|unclocked_next_state~1_combout ;
wire \fsm|unclocked_next_state.s3~0_combout ;
wire \fsm|Mux5~0_combout ;
wire \fsm|unclocked_next_state.s3_290~combout ;
wire \fsm|next_state.s3~q ;
wire \fsm|current_state~2_q ;
wire \fsm|WideOr2~0_combout ;
wire \fsm|Mux1~0_combout ;
wire \fsm|unclocked_next_state.s7~0_combout ;
wire \fsm|Mux0~2_combout ;
wire \fsm|Mux0~1_combout ;
wire \fsm|Mux0~0_combout ;
wire \fsm|Mux0~3_combout ;
wire \fsm|unclocked_next_state.s7_206~combout ;
wire \fsm|next_state.s7~q ;
wire \fsm|current_state~17_combout ;
wire \fsm|current_state~7_q ;
wire \fsm|Mux1~1_combout ;
wire \fsm|Mux2~0_combout ;
wire \fsm|unclocked_next_state.s6_227~combout ;
wire \fsm|next_state.s6~q ;
wire \fsm|current_state~5_q ;
wire \bg2|VGA_R~1_combout ;
wire \bg2|always1~5_combout ;
wire \bg2|always1~3_combout ;
wire \bg2|always1~1_combout ;
wire \bg2|VGA_R~0_combout ;
wire \bg2|always1~4_combout ;
wire \bg2|VGA_R~2_combout ;
wire \VGA_R~2_combout ;
wire \VGA_R~3_combout ;
wire \VGA_R~4_combout ;
wire \VGA_R~5_combout ;
wire \VGA_R~6_combout ;
wire \VGA_R~7_combout ;
wire \VGA_R~8_combout ;
wire \bg1|WideOr3~0_combout ;
wire \VGA_R~9_combout ;
wire \VGA_R~10_combout ;
wire \VGA_R~11_combout ;
wire \VGA_R~12_combout ;
wire \VGA_R~13_combout ;
wire \VGA_G~5_combout ;
wire \bg1|WideOr8~0_combout ;
wire \VGA_G~0_combout ;
wire \VGA_G~1_combout ;
wire \VGA_G~2_combout ;
wire \VGA_G~3_combout ;
wire \VGA_G~4_combout ;
wire \VGA_B~7_combout ;
wire \bg1|WideOr9~0_combout ;
wire \VGA_B~0_combout ;
wire \VGA_B~1_combout ;
wire \VGA_B~2_combout ;
wire \bg1|WideOr10~0_combout ;
wire \VGA_B~3_combout ;
wire \VGA_B~4_combout ;
wire \VGA_B~5_combout ;
wire \VGA_B~6_combout ;
wire \LEDs~0_combout ;
wire \LEDs~1_combout ;
wire \LEDs~2_combout ;
wire \LEDs~3_combout ;
wire \LEDs~4_combout ;
wire \LEDs~5_combout ;
wire [9:0] \control|hcount ;
wire [9:0] \control|vcount ;
wire [31:0] \clockDiv|accumulator ;


// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\control|hsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\control|vsync~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\enable~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\control|bright~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA_R~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA_R~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA_R~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA_R~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA_R~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA_R~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA_R~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA_G~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA_R~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA_G~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA_G~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA_G~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA_G~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA_B~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA_B~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA_B~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA_B~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA_B~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA_B~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA_B~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA_B~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDs[0]~output (
	.i(\LEDs~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[0]),
	.obar());
// synopsys translate_off
defparam \LEDs[0]~output .bus_hold = "false";
defparam \LEDs[0]~output .open_drain_output = "false";
defparam \LEDs[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDs[1]~output (
	.i(\LEDs~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[1]),
	.obar());
// synopsys translate_off
defparam \LEDs[1]~output .bus_hold = "false";
defparam \LEDs[1]~output .open_drain_output = "false";
defparam \LEDs[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDs[2]~output (
	.i(\LEDs~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[2]),
	.obar());
// synopsys translate_off
defparam \LEDs[2]~output .bus_hold = "false";
defparam \LEDs[2]~output .open_drain_output = "false";
defparam \LEDs[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDs[3]~output (
	.i(\LEDs~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[3]),
	.obar());
// synopsys translate_off
defparam \LEDs[3]~output .bus_hold = "false";
defparam \LEDs[3]~output .open_drain_output = "false";
defparam \LEDs[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDs[4]~output (
	.i(\LEDs~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[4]),
	.obar());
// synopsys translate_off
defparam \LEDs[4]~output .bus_hold = "false";
defparam \LEDs[4]~output .open_drain_output = "false";
defparam \LEDs[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDs[5]~output (
	.i(\LEDs~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[5]),
	.obar());
// synopsys translate_off
defparam \LEDs[5]~output .bus_hold = "false";
defparam \LEDs[5]~output .open_drain_output = "false";
defparam \LEDs[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \power~input (
	.i(power),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\power~input_o ));
// synopsys translate_off
defparam \power~input .bus_hold = "false";
defparam \power~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \enable~0 (
// Equation(s):
// \enable~0_combout  = ( !\enable~q  & ( \power~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\power~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable~0 .extended_lut = "off";
defparam \enable~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N59
dffeas enable(
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\enable~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam enable.is_wysiwyg = "true";
defparam enable.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \control|Add1~25 (
// Equation(s):
// \control|Add1~25_sumout  = SUM(( \control|hcount [0] ) + ( VCC ) + ( !VCC ))
// \control|Add1~26  = CARRY(( \control|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control|hcount [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~25_sumout ),
	.cout(\control|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~25 .extended_lut = "off";
defparam \control|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \control|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \control|Equal1~0 (
// Equation(s):
// \control|Equal1~0_combout  = ( \control|hcount [3] & ( (\control|hcount [0] & (\control|hcount [2] & \control|hcount [1])) ) )

	.dataa(!\control|hcount [0]),
	.datab(gnd),
	.datac(!\control|hcount [2]),
	.datad(!\control|hcount [1]),
	.datae(gnd),
	.dataf(!\control|hcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal1~0 .extended_lut = "off";
defparam \control|Equal1~0 .lut_mask = 64'h0000000000050005;
defparam \control|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \control|Add1~9 (
// Equation(s):
// \control|Add1~9_sumout  = SUM(( \control|hcount [6] ) + ( GND ) + ( \control|Add1~14  ))
// \control|Add1~10  = CARRY(( \control|hcount [6] ) + ( GND ) + ( \control|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|hcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~9_sumout ),
	.cout(\control|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~9 .extended_lut = "off";
defparam \control|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \control|Add1~5 (
// Equation(s):
// \control|Add1~5_sumout  = SUM(( \control|hcount [7] ) + ( GND ) + ( \control|Add1~10  ))
// \control|Add1~6  = CARRY(( \control|hcount [7] ) + ( GND ) + ( \control|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|hcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~5_sumout ),
	.cout(\control|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~5 .extended_lut = "off";
defparam \control|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \control|Equal1~2 (
// Equation(s):
// \control|Equal1~2_combout  = ( !\control|hcount [5] & ( (!\control|hcount [7] & !\control|hcount [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|hcount [7]),
	.datad(!\control|hcount [6]),
	.datae(gnd),
	.dataf(!\control|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal1~2 .extended_lut = "off";
defparam \control|Equal1~2 .lut_mask = 64'hF000F00000000000;
defparam \control|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \control|hcount[9]~1 (
// Equation(s):
// \control|hcount[9]~1_combout  = ( \control|Equal1~1_combout  & ( (!\power~input_o ) # (\control|Equal1~2_combout ) ) ) # ( !\control|Equal1~1_combout  )

	.dataa(gnd),
	.datab(!\power~input_o ),
	.datac(!\control|Equal1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|hcount[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|hcount[9]~1 .extended_lut = "off";
defparam \control|hcount[9]~1 .lut_mask = 64'hFFFFFFFFCFCFCFCF;
defparam \control|hcount[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N29
dffeas \control|hcount[7] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|hcount[9]~0_combout ),
	.sload(vcc),
	.ena(\control|hcount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hcount[7] .is_wysiwyg = "true";
defparam \control|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \control|Add1~37 (
// Equation(s):
// \control|Add1~37_sumout  = SUM(( \control|hcount [8] ) + ( GND ) + ( \control|Add1~6  ))
// \control|Add1~38  = CARRY(( \control|hcount [8] ) + ( GND ) + ( \control|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|hcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~37_sumout ),
	.cout(\control|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~37 .extended_lut = "off";
defparam \control|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N32
dffeas \control|hcount[8] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|hcount[9]~0_combout ),
	.sload(vcc),
	.ena(\control|hcount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hcount[8] .is_wysiwyg = "true";
defparam \control|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N27
cyclonev_lcell_comb \control|Add1~33 (
// Equation(s):
// \control|Add1~33_sumout  = SUM(( \control|hcount [9] ) + ( GND ) + ( \control|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|hcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add1~33 .extended_lut = "off";
defparam \control|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N20
dffeas \control|hcount[9] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|hcount[9]~0_combout ),
	.sload(vcc),
	.ena(\control|hcount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hcount[9] .is_wysiwyg = "true";
defparam \control|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \control|Equal1~1 (
// Equation(s):
// \control|Equal1~1_combout  = ( \control|hcount [8] & ( \control|hcount [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|hcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|hcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal1~1 .extended_lut = "off";
defparam \control|Equal1~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \control|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N15
cyclonev_lcell_comb \control|hcount[9]~0 (
// Equation(s):
// \control|hcount[9]~0_combout  = ( \control|Equal1~2_combout  & ( (\control|Equal1~0_combout  & (\control|Equal1~1_combout  & \control|hcount [4])) ) ) # ( !\control|Equal1~2_combout  & ( \control|Equal1~1_combout  ) )

	.dataa(!\control|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\control|Equal1~1_combout ),
	.datad(!\control|hcount [4]),
	.datae(gnd),
	.dataf(!\control|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|hcount[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|hcount[9]~0 .extended_lut = "off";
defparam \control|hcount[9]~0 .lut_mask = 64'h0F0F0F0F00050005;
defparam \control|hcount[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N26
dffeas \control|hcount[0] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|hcount[9]~0_combout ),
	.sload(vcc),
	.ena(\control|hcount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hcount[0] .is_wysiwyg = "true";
defparam \control|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \control|Add1~29 (
// Equation(s):
// \control|Add1~29_sumout  = SUM(( \control|hcount [1] ) + ( GND ) + ( \control|Add1~26  ))
// \control|Add1~30  = CARRY(( \control|hcount [1] ) + ( GND ) + ( \control|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|hcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~29_sumout ),
	.cout(\control|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~29 .extended_lut = "off";
defparam \control|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N8
dffeas \control|hcount[1] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|hcount[9]~0_combout ),
	.sload(vcc),
	.ena(\control|hcount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hcount[1] .is_wysiwyg = "true";
defparam \control|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \control|Add1~21 (
// Equation(s):
// \control|Add1~21_sumout  = SUM(( \control|hcount [2] ) + ( GND ) + ( \control|Add1~30  ))
// \control|Add1~22  = CARRY(( \control|hcount [2] ) + ( GND ) + ( \control|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|hcount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~21_sumout ),
	.cout(\control|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~21 .extended_lut = "off";
defparam \control|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N35
dffeas \control|hcount[2] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|hcount[9]~0_combout ),
	.sload(vcc),
	.ena(\control|hcount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hcount[2] .is_wysiwyg = "true";
defparam \control|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \control|Add1~17 (
// Equation(s):
// \control|Add1~17_sumout  = SUM(( \control|hcount [3] ) + ( GND ) + ( \control|Add1~22  ))
// \control|Add1~18  = CARRY(( \control|hcount [3] ) + ( GND ) + ( \control|Add1~22  ))

	.dataa(!\control|hcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~17_sumout ),
	.cout(\control|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~17 .extended_lut = "off";
defparam \control|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \control|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N53
dffeas \control|hcount[3] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|hcount[9]~0_combout ),
	.sload(vcc),
	.ena(\control|hcount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hcount[3] .is_wysiwyg = "true";
defparam \control|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \control|Add1~1 (
// Equation(s):
// \control|Add1~1_sumout  = SUM(( \control|hcount [4] ) + ( GND ) + ( \control|Add1~18  ))
// \control|Add1~2  = CARRY(( \control|hcount [4] ) + ( GND ) + ( \control|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|hcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~1_sumout ),
	.cout(\control|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~1 .extended_lut = "off";
defparam \control|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N47
dffeas \control|hcount[4] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|hcount[9]~0_combout ),
	.sload(vcc),
	.ena(\control|hcount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hcount[4] .is_wysiwyg = "true";
defparam \control|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N15
cyclonev_lcell_comb \control|Add1~13 (
// Equation(s):
// \control|Add1~13_sumout  = SUM(( \control|hcount [5] ) + ( GND ) + ( \control|Add1~2  ))
// \control|Add1~14  = CARRY(( \control|hcount [5] ) + ( GND ) + ( \control|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|hcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add1~13_sumout ),
	.cout(\control|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \control|Add1~13 .extended_lut = "off";
defparam \control|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N11
dffeas \control|hcount[5] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|hcount[9]~0_combout ),
	.sload(vcc),
	.ena(\control|hcount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hcount[5] .is_wysiwyg = "true";
defparam \control|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N38
dffeas \control|hcount[6] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|hcount[9]~0_combout ),
	.sload(vcc),
	.ena(\control|hcount[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|hcount[6] .is_wysiwyg = "true";
defparam \control|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \control|LessThan1~0 (
// Equation(s):
// \control|LessThan1~0_combout  = ( \control|hcount [5] & ( (!\control|hcount [6] & (!\control|hcount [8] & (!\control|hcount [9] & !\control|hcount [7]))) ) ) # ( !\control|hcount [5] & ( (!\control|hcount [8] & (!\control|hcount [9] & !\control|hcount 
// [7])) ) )

	.dataa(!\control|hcount [6]),
	.datab(!\control|hcount [8]),
	.datac(!\control|hcount [9]),
	.datad(!\control|hcount [7]),
	.datae(gnd),
	.dataf(!\control|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|LessThan1~0 .extended_lut = "off";
defparam \control|LessThan1~0 .lut_mask = 64'hC000C00080008000;
defparam \control|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \bg2|LessThan14~0 (
// Equation(s):
// \bg2|LessThan14~0_combout  = ( !\control|hcount [8] & ( \control|hcount [5] & ( (!\control|hcount [7] & !\control|hcount [9]) ) ) ) # ( !\control|hcount [8] & ( !\control|hcount [5] & ( (!\control|hcount [9] & ((!\control|hcount [7]) # ((!\control|hcount 
// [6] & !\control|hcount [4])))) ) ) )

	.dataa(!\control|hcount [7]),
	.datab(!\control|hcount [9]),
	.datac(!\control|hcount [6]),
	.datad(!\control|hcount [4]),
	.datae(!\control|hcount [8]),
	.dataf(!\control|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|LessThan14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|LessThan14~0 .extended_lut = "off";
defparam \bg2|LessThan14~0 .lut_mask = 64'hC888000088880000;
defparam \bg2|LessThan14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \control|hsync~0 (
// Equation(s):
// \control|hsync~0_combout  = ( \bg2|LessThan14~0_combout  & ( !\control|LessThan1~0_combout  ) ) # ( !\bg2|LessThan14~0_combout  & ( (\control|hsync~q  & !\control|LessThan1~0_combout ) ) )

	.dataa(!\control|hsync~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\bg2|LessThan14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|hsync~0 .extended_lut = "off";
defparam \control|hsync~0 .lut_mask = 64'h55005500FF00FF00;
defparam \control|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N5
dffeas \control|hsync (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|hsync~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|hsync .is_wysiwyg = "true";
defparam \control|hsync .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \control|Add0~33 (
// Equation(s):
// \control|Add0~33_sumout  = SUM(( \control|vcount [0] ) + ( VCC ) + ( !VCC ))
// \control|Add0~34  = CARRY(( \control|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~33_sumout ),
	.cout(\control|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~33 .extended_lut = "off";
defparam \control|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \control|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \control|Equal1~3 (
// Equation(s):
// \control|Equal1~3_combout  = ( !\control|hcount [7] & ( \control|hcount [8] & ( (\control|hcount [9] & (\control|hcount [4] & (!\control|hcount [6] & !\control|hcount [5]))) ) ) )

	.dataa(!\control|hcount [9]),
	.datab(!\control|hcount [4]),
	.datac(!\control|hcount [6]),
	.datad(!\control|hcount [5]),
	.datae(!\control|hcount [7]),
	.dataf(!\control|hcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal1~3 .extended_lut = "off";
defparam \control|Equal1~3 .lut_mask = 64'h0000000010000000;
defparam \control|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \control|Equal1~4 (
// Equation(s):
// \control|Equal1~4_combout  = (!\control|Equal1~0_combout ) # (!\control|Equal1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Equal1~0_combout ),
	.datad(!\control|Equal1~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Equal1~4 .extended_lut = "off";
defparam \control|Equal1~4 .lut_mask = 64'hFFF0FFF0FFF0FFF0;
defparam \control|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \control|Add0~37 (
// Equation(s):
// \control|Add0~37_sumout  = SUM(( \control|vcount [1] ) + ( GND ) + ( \control|Add0~34  ))
// \control|Add0~38  = CARRY(( \control|vcount [1] ) + ( GND ) + ( \control|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~37_sumout ),
	.cout(\control|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~37 .extended_lut = "off";
defparam \control|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \control|Add0~21 (
// Equation(s):
// \control|Add0~21_sumout  = SUM(( \control|vcount [2] ) + ( GND ) + ( \control|Add0~38  ))
// \control|Add0~22  = CARRY(( \control|vcount [2] ) + ( GND ) + ( \control|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~21_sumout ),
	.cout(\control|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~21 .extended_lut = "off";
defparam \control|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N20
dffeas \control|vcount[2] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Equal1~4_combout ),
	.sload(vcc),
	.ena(\control|vcount[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vcount[2] .is_wysiwyg = "true";
defparam \control|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N39
cyclonev_lcell_comb \control|Add0~29 (
// Equation(s):
// \control|Add0~29_sumout  = SUM(( \control|vcount [3] ) + ( GND ) + ( \control|Add0~22  ))
// \control|Add0~30  = CARRY(( \control|vcount [3] ) + ( GND ) + ( \control|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~29_sumout ),
	.cout(\control|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~29 .extended_lut = "off";
defparam \control|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N36
cyclonev_lcell_comb \control|vcount[3]~feeder (
// Equation(s):
// \control|vcount[3]~feeder_combout  = ( \control|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|vcount[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|vcount[3]~feeder .extended_lut = "off";
defparam \control|vcount[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|vcount[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N38
dffeas \control|vcount[3] (
	.clk(\enable~q ),
	.d(\control|vcount[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\control|vcount[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vcount[3] .is_wysiwyg = "true";
defparam \control|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \control|Add0~25 (
// Equation(s):
// \control|Add0~25_sumout  = SUM(( \control|vcount [4] ) + ( GND ) + ( \control|Add0~30  ))
// \control|Add0~26  = CARRY(( \control|vcount [4] ) + ( GND ) + ( \control|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~25_sumout ),
	.cout(\control|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~25 .extended_lut = "off";
defparam \control|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N5
dffeas \control|vcount[4] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Equal1~4_combout ),
	.sload(vcc),
	.ena(\control|vcount[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vcount[4] .is_wysiwyg = "true";
defparam \control|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N45
cyclonev_lcell_comb \control|Add0~9 (
// Equation(s):
// \control|Add0~9_sumout  = SUM(( \control|vcount [5] ) + ( GND ) + ( \control|Add0~26  ))
// \control|Add0~10  = CARRY(( \control|vcount [5] ) + ( GND ) + ( \control|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~9_sumout ),
	.cout(\control|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~9 .extended_lut = "off";
defparam \control|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N11
dffeas \control|vcount[5] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Equal1~4_combout ),
	.sload(vcc),
	.ena(\control|vcount[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vcount[5] .is_wysiwyg = "true";
defparam \control|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \control|Add0~17 (
// Equation(s):
// \control|Add0~17_sumout  = SUM(( \control|vcount [6] ) + ( GND ) + ( \control|Add0~10  ))
// \control|Add0~18  = CARRY(( \control|vcount [6] ) + ( GND ) + ( \control|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|vcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~17_sumout ),
	.cout(\control|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~17 .extended_lut = "off";
defparam \control|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N53
dffeas \control|vcount[6] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Equal1~4_combout ),
	.sload(vcc),
	.ena(\control|vcount[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vcount[6] .is_wysiwyg = "true";
defparam \control|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N51
cyclonev_lcell_comb \control|Add0~13 (
// Equation(s):
// \control|Add0~13_sumout  = SUM(( \control|vcount [7] ) + ( GND ) + ( \control|Add0~18  ))
// \control|Add0~14  = CARRY(( \control|vcount [7] ) + ( GND ) + ( \control|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|vcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~13_sumout ),
	.cout(\control|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~13 .extended_lut = "off";
defparam \control|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N17
dffeas \control|vcount[7] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Equal1~4_combout ),
	.sload(vcc),
	.ena(\control|vcount[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vcount[7] .is_wysiwyg = "true";
defparam \control|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \control|Add0~5 (
// Equation(s):
// \control|Add0~5_sumout  = SUM(( \control|vcount [8] ) + ( GND ) + ( \control|Add0~14  ))
// \control|Add0~6  = CARRY(( \control|vcount [8] ) + ( GND ) + ( \control|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|vcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~5_sumout ),
	.cout(\control|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \control|Add0~5 .extended_lut = "off";
defparam \control|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N32
dffeas \control|vcount[8] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Equal1~4_combout ),
	.sload(vcc),
	.ena(\control|vcount[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vcount[8] .is_wysiwyg = "true";
defparam \control|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N57
cyclonev_lcell_comb \control|Add0~1 (
// Equation(s):
// \control|Add0~1_sumout  = SUM(( \control|vcount [9] ) + ( GND ) + ( \control|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add0~1 .extended_lut = "off";
defparam \control|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N14
dffeas \control|vcount[9] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Equal1~4_combout ),
	.sload(vcc),
	.ena(\control|vcount[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vcount[9] .is_wysiwyg = "true";
defparam \control|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N24
cyclonev_lcell_comb \control|vcount~0 (
// Equation(s):
// \control|vcount~0_combout  = ( \control|vcount [0] & ( !\control|vcount [9] & ( (!\control|vcount [5] & (\control|vcount [1] & (\control|vcount [2] & \control|vcount [8]))) ) ) )

	.dataa(!\control|vcount [5]),
	.datab(!\control|vcount [1]),
	.datac(!\control|vcount [2]),
	.datad(!\control|vcount [8]),
	.datae(!\control|vcount [0]),
	.dataf(!\control|vcount [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|vcount~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|vcount~0 .extended_lut = "off";
defparam \control|vcount~0 .lut_mask = 64'h0000000200000000;
defparam \control|vcount~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N21
cyclonev_lcell_comb \control|vcount~1 (
// Equation(s):
// \control|vcount~1_combout  = ( \control|vcount [3] & ( \control|vcount [7] & ( (\control|vcount [4] & \control|vcount [6]) ) ) )

	.dataa(!\control|vcount [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|vcount [6]),
	.datae(!\control|vcount [3]),
	.dataf(!\control|vcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|vcount~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|vcount~1 .extended_lut = "off";
defparam \control|vcount~1 .lut_mask = 64'h0000000000000055;
defparam \control|vcount~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N0
cyclonev_lcell_comb \control|vcount[8]~2 (
// Equation(s):
// \control|vcount[8]~2_combout  = ( \control|Equal1~3_combout  & ( \control|Equal1~0_combout  & ( (!\control|LessThan1~0_combout ) # ((!\power~input_o ) # ((\control|vcount~0_combout  & \control|vcount~1_combout ))) ) ) ) # ( !\control|Equal1~3_combout  & ( 
// \control|Equal1~0_combout  & ( (!\power~input_o ) # ((\control|vcount~0_combout  & (\control|vcount~1_combout  & \control|LessThan1~0_combout ))) ) ) ) # ( \control|Equal1~3_combout  & ( !\control|Equal1~0_combout  & ( (!\power~input_o ) # 
// ((\control|vcount~0_combout  & (\control|vcount~1_combout  & \control|LessThan1~0_combout ))) ) ) ) # ( !\control|Equal1~3_combout  & ( !\control|Equal1~0_combout  & ( (!\power~input_o ) # ((\control|vcount~0_combout  & (\control|vcount~1_combout  & 
// \control|LessThan1~0_combout ))) ) ) )

	.dataa(!\control|vcount~0_combout ),
	.datab(!\control|vcount~1_combout ),
	.datac(!\control|LessThan1~0_combout ),
	.datad(!\power~input_o ),
	.datae(!\control|Equal1~3_combout ),
	.dataf(!\control|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|vcount[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|vcount[8]~2 .extended_lut = "off";
defparam \control|vcount[8]~2 .lut_mask = 64'hFF01FF01FF01FFF1;
defparam \control|vcount[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N59
dffeas \control|vcount[0] (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Equal1~4_combout ),
	.sload(vcc),
	.ena(\control|vcount[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vcount[0] .is_wysiwyg = "true";
defparam \control|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N39
cyclonev_lcell_comb \control|vcount[1]~feeder (
// Equation(s):
// \control|vcount[1]~feeder_combout  = ( \control|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|vcount[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|vcount[1]~feeder .extended_lut = "off";
defparam \control|vcount[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \control|vcount[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N41
dffeas \control|vcount[1] (
	.clk(\enable~q ),
	.d(\control|vcount[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\control|Equal1~4_combout ),
	.sload(gnd),
	.ena(\control|vcount[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|vcount[1] .is_wysiwyg = "true";
defparam \control|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \control|LessThan0~0 (
// Equation(s):
// \control|LessThan0~0_combout  = ( !\control|vcount [5] & ( !\control|vcount [6] & ( (!\control|vcount [2] & (!\control|vcount [7] & (!\control|vcount [4] & !\control|vcount [3]))) ) ) )

	.dataa(!\control|vcount [2]),
	.datab(!\control|vcount [7]),
	.datac(!\control|vcount [4]),
	.datad(!\control|vcount [3]),
	.datae(!\control|vcount [5]),
	.dataf(!\control|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|LessThan0~0 .extended_lut = "off";
defparam \control|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \control|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N42
cyclonev_lcell_comb \control|LessThan0~1 (
// Equation(s):
// \control|LessThan0~1_combout  = ( \control|vcount [8] ) # ( !\control|vcount [8] & ( (((!\control|LessThan0~0_combout ) # (\control|vcount [9])) # (\control|vcount [0])) # (\control|vcount [1]) ) )

	.dataa(!\control|vcount [1]),
	.datab(!\control|vcount [0]),
	.datac(!\control|vcount [9]),
	.datad(!\control|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\control|vcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|LessThan0~1 .extended_lut = "off";
defparam \control|LessThan0~1 .lut_mask = 64'hFF7FFF7FFFFFFFFF;
defparam \control|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N43
dffeas \control|vsync (
	.clk(\enable~q ),
	.d(\control|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|vsync .is_wysiwyg = "true";
defparam \control|vsync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \bg2|LessThan14~1 (
// Equation(s):
// \bg2|LessThan14~1_combout  = ( !\control|hcount [5] & ( !\control|hcount [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|hcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|LessThan14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|LessThan14~1 .extended_lut = "off";
defparam \bg2|LessThan14~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \bg2|LessThan14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \control|bright~0 (
// Equation(s):
// \control|bright~0_combout  = ( \control|hcount [7] & ( \bg2|LessThan14~1_combout  & ( (!\control|hcount [8] & (((\control|hcount [9]) # (\control|hcount [4])))) # (\control|hcount [8] & (((!\control|hcount [9])) # (\control|bright~q ))) ) ) ) # ( 
// !\control|hcount [7] & ( \bg2|LessThan14~1_combout  & ( (!\control|hcount [8] & ((\control|hcount [9]))) # (\control|hcount [8] & ((!\control|hcount [4]) # (!\control|hcount [9]))) ) ) ) # ( \control|hcount [7] & ( !\bg2|LessThan14~1_combout  & ( 
// ((!\control|hcount [8]) # (!\control|hcount [9])) # (\control|bright~q ) ) ) ) # ( !\control|hcount [7] & ( !\bg2|LessThan14~1_combout  & ( (!\control|hcount [8] & ((\control|hcount [9]))) # (\control|hcount [8] & ((!\control|hcount [9]) # 
// (\control|bright~q ))) ) ) )

	.dataa(!\control|bright~q ),
	.datab(!\control|hcount [4]),
	.datac(!\control|hcount [8]),
	.datad(!\control|hcount [9]),
	.datae(!\control|hcount [7]),
	.dataf(!\bg2|LessThan14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|bright~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|bright~0 .extended_lut = "off";
defparam \control|bright~0 .lut_mask = 64'h0FF5FFF50FFC3FF5;
defparam \control|bright~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \control|bright (
	.clk(\enable~q ),
	.d(gnd),
	.asdata(\control|bright~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|bright~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|bright .is_wysiwyg = "true";
defparam \control|bright .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \bg2|LessThan15~0 (
// Equation(s):
// \bg2|LessThan15~0_combout  = ( !\control|hcount [7] & ( (!\control|hcount [6] & (!\control|hcount [5] & !\control|hcount [4])) ) )

	.dataa(!\control|hcount [6]),
	.datab(!\control|hcount [5]),
	.datac(!\control|hcount [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|hcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|LessThan15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|LessThan15~0 .extended_lut = "off";
defparam \bg2|LessThan15~0 .lut_mask = 64'h8080808000000000;
defparam \bg2|LessThan15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \bg2|always1~0 (
// Equation(s):
// \bg2|always1~0_combout  = ( \bg2|LessThan14~0_combout  ) # ( !\bg2|LessThan14~0_combout  & ( (\control|Equal1~1_combout  & ((!\bg2|LessThan15~0_combout ) # (\control|Equal1~0_combout ))) ) )

	.dataa(!\bg2|LessThan15~0_combout ),
	.datab(!\control|Equal1~0_combout ),
	.datac(!\control|Equal1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bg2|LessThan14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|always1~0 .extended_lut = "off";
defparam \bg2|always1~0 .lut_mask = 64'h0B0B0B0BFFFFFFFF;
defparam \bg2|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N45
cyclonev_lcell_comb \bg2|always1~6 (
// Equation(s):
// \bg2|always1~6_combout  = ( \control|vcount [2] & ( (!\control|vcount [1] & (!\control|vcount [0] & (!\control|vcount [4] & !\control|vcount [3]))) ) ) # ( !\control|vcount [2] & ( (!\control|vcount [4] & !\control|vcount [3]) ) )

	.dataa(!\control|vcount [1]),
	.datab(!\control|vcount [0]),
	.datac(!\control|vcount [4]),
	.datad(!\control|vcount [3]),
	.datae(gnd),
	.dataf(!\control|vcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|always1~6 .extended_lut = "off";
defparam \bg2|always1~6 .lut_mask = 64'hF000F00080008000;
defparam \bg2|always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N30
cyclonev_lcell_comb \VGA_R~14 (
// Equation(s):
// \VGA_R~14_combout  = ( !\control|vcount [8] & ( (\control|vcount [5] & (\control|vcount [7] & (!\bg2|always1~6_combout  & (\control|vcount [6] & !\control|vcount [9])))) ) ) # ( \control|vcount [8] & ( (((\control|LessThan0~0_combout  & ((!\control|vcount 
// [9]))))) ) )

	.dataa(!\control|vcount [5]),
	.datab(!\control|vcount [7]),
	.datac(!\control|LessThan0~0_combout ),
	.datad(!\control|vcount [6]),
	.datae(!\control|vcount [8]),
	.dataf(!\control|vcount [9]),
	.datag(!\bg2|always1~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~14 .extended_lut = "on";
defparam \VGA_R~14 .lut_mask = 64'h00100F0F00000000;
defparam \VGA_R~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N6
cyclonev_lcell_comb \bg2|L4~1 (
// Equation(s):
// \bg2|L4~1_combout  = ( \control|hcount [6] & ( \control|hcount [5] & ( (\control|hcount [8] & (!\control|hcount [9] & !\control|hcount [7])) ) ) ) # ( !\control|hcount [6] & ( \control|hcount [5] & ( (\control|hcount [8] & (!\control|hcount [9] & 
// (!\control|hcount [7] & \control|hcount [4]))) ) ) ) # ( \control|hcount [6] & ( !\control|hcount [5] & ( (\control|hcount [8] & (!\control|hcount [9] & !\control|hcount [7])) ) ) )

	.dataa(!\control|hcount [8]),
	.datab(!\control|hcount [9]),
	.datac(!\control|hcount [7]),
	.datad(!\control|hcount [4]),
	.datae(!\control|hcount [6]),
	.dataf(!\control|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|L4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|L4~1 .extended_lut = "off";
defparam \bg2|L4~1 .lut_mask = 64'h0000404000404040;
defparam \bg2|L4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \bg2|L5~0 (
// Equation(s):
// \bg2|L5~0_combout  = ( \control|hcount [3] & ( !\control|hcount [5] ) ) # ( !\control|hcount [3] & ( (!\control|hcount [5] & ((\control|hcount [4]) # (\control|hcount [7]))) ) )

	.dataa(!\control|hcount [5]),
	.datab(!\control|hcount [7]),
	.datac(gnd),
	.datad(!\control|hcount [4]),
	.datae(gnd),
	.dataf(!\control|hcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|L5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|L5~0 .extended_lut = "off";
defparam \bg2|L5~0 .lut_mask = 64'h22AA22AAAAAAAAAA;
defparam \bg2|L5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \bg2|L5~1 (
// Equation(s):
// \bg2|L5~1_combout  = ( \control|hcount [8] & ( (!\control|hcount [6] & (!\control|hcount [9] & !\control|hcount [5])) ) ) # ( !\control|hcount [8] & ( (!\control|hcount [9] & (\control|hcount [7] & ((!\control|hcount [5]) # (\control|hcount [6])))) ) )

	.dataa(!\control|hcount [6]),
	.datab(!\control|hcount [9]),
	.datac(!\control|hcount [5]),
	.datad(!\control|hcount [7]),
	.datae(gnd),
	.dataf(!\control|hcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|L5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|L5~1 .extended_lut = "off";
defparam \bg2|L5~1 .lut_mask = 64'h00C400C480808080;
defparam \bg2|L5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \bg2|L4~0 (
// Equation(s):
// \bg2|L4~0_combout  = (\control|hcount [6] & (((\control|hcount [3] & \control|hcount [4])) # (\control|hcount [5])))

	.dataa(!\control|hcount [3]),
	.datab(!\control|hcount [4]),
	.datac(!\control|hcount [6]),
	.datad(!\control|hcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|L4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|L4~0 .extended_lut = "off";
defparam \bg2|L4~0 .lut_mask = 64'h010F010F010F010F;
defparam \bg2|L4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \bg2|L3~1 (
// Equation(s):
// \bg2|L3~1_combout  = ( \control|hcount [5] & ( (!\control|hcount [3] & (!\control|hcount [4] & (!\control|hcount [9] & \control|hcount [8]))) ) ) # ( !\control|hcount [5] & ( (!\control|hcount [9] & \control|hcount [8]) ) )

	.dataa(!\control|hcount [3]),
	.datab(!\control|hcount [4]),
	.datac(!\control|hcount [9]),
	.datad(!\control|hcount [8]),
	.datae(gnd),
	.dataf(!\control|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|L3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|L3~1 .extended_lut = "off";
defparam \bg2|L3~1 .lut_mask = 64'h00F000F000800080;
defparam \bg2|L3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N12
cyclonev_lcell_comb \bg2|L3~0 (
// Equation(s):
// \bg2|L3~0_combout  = (!\control|hcount [6] & \control|hcount [7])

	.dataa(!\control|hcount [6]),
	.datab(gnd),
	.datac(!\control|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|L3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|L3~0 .extended_lut = "off";
defparam \bg2|L3~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \bg2|L3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \bg2|atAnyLightWidth~1 (
// Equation(s):
// \bg2|atAnyLightWidth~1_combout  = ( !\bg2|L3~1_combout  & ( \bg2|L3~0_combout  & ( (!\bg2|L4~1_combout  & (((!\bg2|L5~1_combout )) # (\bg2|L5~0_combout ))) # (\bg2|L4~1_combout  & (\bg2|L4~0_combout  & ((!\bg2|L5~1_combout ) # (\bg2|L5~0_combout )))) ) ) 
// ) # ( \bg2|L3~1_combout  & ( !\bg2|L3~0_combout  & ( (!\bg2|L4~1_combout  & (((!\bg2|L5~1_combout )) # (\bg2|L5~0_combout ))) # (\bg2|L4~1_combout  & (\bg2|L4~0_combout  & ((!\bg2|L5~1_combout ) # (\bg2|L5~0_combout )))) ) ) ) # ( !\bg2|L3~1_combout  & ( 
// !\bg2|L3~0_combout  & ( (!\bg2|L4~1_combout  & (((!\bg2|L5~1_combout )) # (\bg2|L5~0_combout ))) # (\bg2|L4~1_combout  & (\bg2|L4~0_combout  & ((!\bg2|L5~1_combout ) # (\bg2|L5~0_combout )))) ) ) )

	.dataa(!\bg2|L4~1_combout ),
	.datab(!\bg2|L5~0_combout ),
	.datac(!\bg2|L5~1_combout ),
	.datad(!\bg2|L4~0_combout ),
	.datae(!\bg2|L3~1_combout ),
	.dataf(!\bg2|L3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|atAnyLightWidth~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|atAnyLightWidth~1 .extended_lut = "off";
defparam \bg2|atAnyLightWidth~1 .lut_mask = 64'hA2F3A2F3A2F30000;
defparam \bg2|atAnyLightWidth~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \bg2|L1~0 (
// Equation(s):
// \bg2|L1~0_combout  = ( \control|hcount [3] & ( (\control|hcount [6] & (\control|hcount [9] & ((!\control|hcount [4]) # (!\control|hcount [5])))) ) ) # ( !\control|hcount [3] & ( (\control|hcount [6] & (\control|hcount [9] & (!\control|hcount [4] $ 
// (!\control|hcount [5])))) ) )

	.dataa(!\control|hcount [6]),
	.datab(!\control|hcount [9]),
	.datac(!\control|hcount [4]),
	.datad(!\control|hcount [5]),
	.datae(gnd),
	.dataf(!\control|hcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|L1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|L1~0 .extended_lut = "off";
defparam \bg2|L1~0 .lut_mask = 64'h0110011011101110;
defparam \bg2|L1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \bg2|L2~1 (
// Equation(s):
// \bg2|L2~1_combout  = ( \control|hcount [8] & ( !\control|hcount [9] ) ) # ( !\control|hcount [8] & ( (!\control|hcount [5] & (!\control|hcount [7] & !\control|hcount [6])) ) )

	.dataa(!\control|hcount [5]),
	.datab(!\control|hcount [7]),
	.datac(!\control|hcount [9]),
	.datad(!\control|hcount [6]),
	.datae(gnd),
	.dataf(!\control|hcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|L2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|L2~1 .extended_lut = "off";
defparam \bg2|L2~1 .lut_mask = 64'h88008800F0F0F0F0;
defparam \bg2|L2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \bg2|LessThan10~0 (
// Equation(s):
// \bg2|LessThan10~0_combout  = ( !\control|hcount [5] & ( (!\control|hcount [3]) # (!\control|hcount [4]) ) )

	.dataa(!\control|hcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|hcount [4]),
	.datae(gnd),
	.dataf(!\control|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|LessThan10~0 .extended_lut = "off";
defparam \bg2|LessThan10~0 .lut_mask = 64'hFFAAFFAA00000000;
defparam \bg2|LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N15
cyclonev_lcell_comb \bg2|L5~2 (
// Equation(s):
// \bg2|L5~2_combout  = ( !\control|hcount [8] & ( !\control|hcount [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|hcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|L5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|L5~2 .extended_lut = "off";
defparam \bg2|L5~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \bg2|L5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N48
cyclonev_lcell_comb \bg2|L2~0 (
// Equation(s):
// \bg2|L2~0_combout  = ( !\control|hcount [9] & ( \control|hcount [5] & ( (!\control|hcount [6]) # ((!\control|hcount [3]) # ((!\control|hcount [7]) # (!\control|hcount [4]))) ) ) ) # ( !\control|hcount [9] & ( !\control|hcount [5] ) )

	.dataa(!\control|hcount [6]),
	.datab(!\control|hcount [3]),
	.datac(!\control|hcount [7]),
	.datad(!\control|hcount [4]),
	.datae(!\control|hcount [9]),
	.dataf(!\control|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|L2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|L2~0 .extended_lut = "off";
defparam \bg2|L2~0 .lut_mask = 64'hFFFF0000FFFE0000;
defparam \bg2|L2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \bg2|always1~2 (
// Equation(s):
// \bg2|always1~2_combout  = ( !\control|hcount [8] & ( (!\control|hcount [6] & (\control|hcount [9] & \control|hcount [7])) ) )

	.dataa(!\control|hcount [6]),
	.datab(!\control|hcount [9]),
	.datac(gnd),
	.datad(!\control|hcount [7]),
	.datae(gnd),
	.dataf(!\control|hcount [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|always1~2 .extended_lut = "off";
defparam \bg2|always1~2 .lut_mask = 64'h0022002200000000;
defparam \bg2|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \bg2|atAnyLightWidth~0 (
// Equation(s):
// \bg2|atAnyLightWidth~0_combout  = ( \bg2|L2~0_combout  & ( \bg2|always1~2_combout  & ( (\bg2|LessThan10~0_combout  & ((!\bg2|L1~0_combout ) # (!\bg2|L5~2_combout ))) ) ) ) # ( !\bg2|L2~0_combout  & ( \bg2|always1~2_combout  & ( (!\bg2|L2~1_combout  & 
// (\bg2|LessThan10~0_combout  & ((!\bg2|L1~0_combout ) # (!\bg2|L5~2_combout )))) ) ) ) # ( \bg2|L2~0_combout  & ( !\bg2|always1~2_combout  & ( (!\bg2|L1~0_combout ) # (!\bg2|L5~2_combout ) ) ) ) # ( !\bg2|L2~0_combout  & ( !\bg2|always1~2_combout  & ( 
// (!\bg2|L2~1_combout  & ((!\bg2|L1~0_combout ) # (!\bg2|L5~2_combout ))) ) ) )

	.dataa(!\bg2|L1~0_combout ),
	.datab(!\bg2|L2~1_combout ),
	.datac(!\bg2|LessThan10~0_combout ),
	.datad(!\bg2|L5~2_combout ),
	.datae(!\bg2|L2~0_combout ),
	.dataf(!\bg2|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|atAnyLightWidth~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|atAnyLightWidth~0 .extended_lut = "off";
defparam \bg2|atAnyLightWidth~0 .lut_mask = 64'hCC88FFAA0C080F0A;
defparam \bg2|atAnyLightWidth~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N39
cyclonev_lcell_comb \VGA_R~0 (
// Equation(s):
// \VGA_R~0_combout  = ( \bg2|atAnyLightWidth~0_combout  & ( (\VGA_R~14_combout  & !\bg2|atAnyLightWidth~1_combout ) ) ) # ( !\bg2|atAnyLightWidth~0_combout  & ( \VGA_R~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_R~14_combout ),
	.datad(!\bg2|atAnyLightWidth~1_combout ),
	.datae(gnd),
	.dataf(!\bg2|atAnyLightWidth~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~0 .extended_lut = "off";
defparam \VGA_R~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \VGA_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \bitGenSelector~input (
	.i(bitGenSelector),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\bitGenSelector~input_o ));
// synopsys translate_off
defparam \bitGenSelector~input .bus_hold = "false";
defparam \bitGenSelector~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N12
cyclonev_lcell_comb \VGA_R~1 (
// Equation(s):
// \VGA_R~1_combout  = ( \switches[0]~input_o  & ( (\switches[1]~input_o  & (!\bitGenSelector~input_o  & \control|bright~q )) ) ) # ( !\switches[0]~input_o  & ( (\switches[1]~input_o  & (\switches[2]~input_o  & (!\bitGenSelector~input_o  & \control|bright~q 
// ))) ) )

	.dataa(!\switches[1]~input_o ),
	.datab(!\switches[2]~input_o ),
	.datac(!\bitGenSelector~input_o ),
	.datad(!\control|bright~q ),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~1 .extended_lut = "off";
defparam \VGA_R~1 .lut_mask = 64'h0010001000500050;
defparam \VGA_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \clockDiv|started~feeder (
// Equation(s):
// \clockDiv|started~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDiv|started~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|started~feeder .extended_lut = "off";
defparam \clockDiv|started~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \clockDiv|started~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \clockDiv|started (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|started~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|started~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|started .is_wysiwyg = "true";
defparam \clockDiv|started .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \clockDiv|Add0~5 (
// Equation(s):
// \clockDiv|Add0~5_sumout  = SUM(( \clockDiv|accumulator[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \clockDiv|Add0~6  = CARRY(( \clockDiv|accumulator[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDiv|accumulator[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~5_sumout ),
	.cout(\clockDiv|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~5 .extended_lut = "off";
defparam \clockDiv|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \clockDiv|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N2
dffeas \clockDiv|accumulator[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \clockDiv|Add0~57 (
// Equation(s):
// \clockDiv|Add0~57_sumout  = SUM(( \clockDiv|accumulator[1]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~6  ))
// \clockDiv|Add0~58  = CARRY(( \clockDiv|accumulator[1]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDiv|accumulator[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~57_sumout ),
	.cout(\clockDiv|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~57 .extended_lut = "off";
defparam \clockDiv|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDiv|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N5
dffeas \clockDiv|accumulator[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \clockDiv|Add0~61 (
// Equation(s):
// \clockDiv|Add0~61_sumout  = SUM(( \clockDiv|accumulator [2] ) + ( GND ) + ( \clockDiv|Add0~58  ))
// \clockDiv|Add0~62  = CARRY(( \clockDiv|accumulator [2] ) + ( GND ) + ( \clockDiv|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDiv|accumulator [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~61_sumout ),
	.cout(\clockDiv|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~61 .extended_lut = "off";
defparam \clockDiv|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDiv|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N11
dffeas \clockDiv|accumulator[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clockDiv|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(vcc),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[2] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N9
cyclonev_lcell_comb \clockDiv|Add0~65 (
// Equation(s):
// \clockDiv|Add0~65_sumout  = SUM(( \clockDiv|accumulator [3] ) + ( GND ) + ( \clockDiv|Add0~62  ))
// \clockDiv|Add0~66  = CARRY(( \clockDiv|accumulator [3] ) + ( GND ) + ( \clockDiv|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDiv|accumulator [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~65_sumout ),
	.cout(\clockDiv|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~65 .extended_lut = "off";
defparam \clockDiv|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDiv|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N21
cyclonev_lcell_comb \clockDiv|accumulator[3]~feeder (
// Equation(s):
// \clockDiv|accumulator[3]~feeder_combout  = ( \clockDiv|Add0~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clockDiv|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDiv|accumulator[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|accumulator[3]~feeder .extended_lut = "off";
defparam \clockDiv|accumulator[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clockDiv|accumulator[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N23
dffeas \clockDiv|accumulator[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|accumulator[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[3] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \clockDiv|Add0~69 (
// Equation(s):
// \clockDiv|Add0~69_sumout  = SUM(( \clockDiv|accumulator [4] ) + ( GND ) + ( \clockDiv|Add0~66  ))
// \clockDiv|Add0~70  = CARRY(( \clockDiv|accumulator [4] ) + ( GND ) + ( \clockDiv|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDiv|accumulator [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~69_sumout ),
	.cout(\clockDiv|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~69 .extended_lut = "off";
defparam \clockDiv|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDiv|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N2
dffeas \clockDiv|accumulator[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clockDiv|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(vcc),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[4] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N15
cyclonev_lcell_comb \clockDiv|Add0~25 (
// Equation(s):
// \clockDiv|Add0~25_sumout  = SUM(( \clockDiv|accumulator [5] ) + ( GND ) + ( \clockDiv|Add0~70  ))
// \clockDiv|Add0~26  = CARRY(( \clockDiv|accumulator [5] ) + ( GND ) + ( \clockDiv|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~25_sumout ),
	.cout(\clockDiv|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~25 .extended_lut = "off";
defparam \clockDiv|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N16
dffeas \clockDiv|accumulator[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[5] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \clockDiv|Add0~17 (
// Equation(s):
// \clockDiv|Add0~17_sumout  = SUM(( \clockDiv|accumulator [6] ) + ( GND ) + ( \clockDiv|Add0~26  ))
// \clockDiv|Add0~18  = CARRY(( \clockDiv|accumulator [6] ) + ( GND ) + ( \clockDiv|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDiv|accumulator [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~17_sumout ),
	.cout(\clockDiv|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~17 .extended_lut = "off";
defparam \clockDiv|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDiv|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N50
dffeas \clockDiv|accumulator[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clockDiv|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(vcc),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[6] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \clockDiv|Add0~33 (
// Equation(s):
// \clockDiv|Add0~33_sumout  = SUM(( \clockDiv|accumulator [7] ) + ( GND ) + ( \clockDiv|Add0~18  ))
// \clockDiv|Add0~34  = CARRY(( \clockDiv|accumulator [7] ) + ( GND ) + ( \clockDiv|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~33_sumout ),
	.cout(\clockDiv|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~33 .extended_lut = "off";
defparam \clockDiv|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N22
dffeas \clockDiv|accumulator[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[7] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \clockDiv|Add0~77 (
// Equation(s):
// \clockDiv|Add0~77_sumout  = SUM(( \clockDiv|accumulator [8] ) + ( GND ) + ( \clockDiv|Add0~34  ))
// \clockDiv|Add0~78  = CARRY(( \clockDiv|accumulator [8] ) + ( GND ) + ( \clockDiv|Add0~34  ))

	.dataa(gnd),
	.datab(!\clockDiv|accumulator [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~77_sumout ),
	.cout(\clockDiv|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~77 .extended_lut = "off";
defparam \clockDiv|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \clockDiv|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N25
dffeas \clockDiv|accumulator[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[8] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \clockDiv|Add0~73 (
// Equation(s):
// \clockDiv|Add0~73_sumout  = SUM(( \clockDiv|accumulator[9]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~78  ))
// \clockDiv|Add0~74  = CARRY(( \clockDiv|accumulator[9]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~78  ))

	.dataa(!\clockDiv|accumulator[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~73_sumout ),
	.cout(\clockDiv|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~73 .extended_lut = "off";
defparam \clockDiv|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \clockDiv|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \clockDiv|accumulator[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[9]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \clockDiv|Add0~1 (
// Equation(s):
// \clockDiv|Add0~1_sumout  = SUM(( \clockDiv|accumulator[10]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~74  ))
// \clockDiv|Add0~2  = CARRY(( \clockDiv|accumulator[10]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~1_sumout ),
	.cout(\clockDiv|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~1 .extended_lut = "off";
defparam \clockDiv|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N31
dffeas \clockDiv|accumulator[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[10]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \clockDiv|Add0~29 (
// Equation(s):
// \clockDiv|Add0~29_sumout  = SUM(( \clockDiv|accumulator[11]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~2  ))
// \clockDiv|Add0~30  = CARRY(( \clockDiv|accumulator[11]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~2  ))

	.dataa(!\clockDiv|accumulator[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~29_sumout ),
	.cout(\clockDiv|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~29 .extended_lut = "off";
defparam \clockDiv|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \clockDiv|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N35
dffeas \clockDiv|accumulator[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[11]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \clockDiv|Add0~21 (
// Equation(s):
// \clockDiv|Add0~21_sumout  = SUM(( \clockDiv|accumulator [12] ) + ( GND ) + ( \clockDiv|Add0~30  ))
// \clockDiv|Add0~22  = CARRY(( \clockDiv|accumulator [12] ) + ( GND ) + ( \clockDiv|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~21_sumout ),
	.cout(\clockDiv|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~21 .extended_lut = "off";
defparam \clockDiv|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N38
dffeas \clockDiv|accumulator[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[12] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \clockDiv|Add0~53 (
// Equation(s):
// \clockDiv|Add0~53_sumout  = SUM(( \clockDiv|accumulator [13] ) + ( GND ) + ( \clockDiv|Add0~22  ))
// \clockDiv|Add0~54  = CARRY(( \clockDiv|accumulator [13] ) + ( GND ) + ( \clockDiv|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~53_sumout ),
	.cout(\clockDiv|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~53 .extended_lut = "off";
defparam \clockDiv|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N40
dffeas \clockDiv|accumulator[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[13] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \clockDiv|Add0~125 (
// Equation(s):
// \clockDiv|Add0~125_sumout  = SUM(( \clockDiv|accumulator [14] ) + ( GND ) + ( \clockDiv|Add0~54  ))
// \clockDiv|Add0~126  = CARRY(( \clockDiv|accumulator [14] ) + ( GND ) + ( \clockDiv|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDiv|accumulator [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~125_sumout ),
	.cout(\clockDiv|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~125 .extended_lut = "off";
defparam \clockDiv|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDiv|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N43
dffeas \clockDiv|accumulator[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[14] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \clockDiv|Add0~121 (
// Equation(s):
// \clockDiv|Add0~121_sumout  = SUM(( \clockDiv|accumulator [15] ) + ( GND ) + ( \clockDiv|Add0~126  ))
// \clockDiv|Add0~122  = CARRY(( \clockDiv|accumulator [15] ) + ( GND ) + ( \clockDiv|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~121_sumout ),
	.cout(\clockDiv|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~121 .extended_lut = "off";
defparam \clockDiv|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N47
dffeas \clockDiv|accumulator[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[15] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \clockDiv|Add0~105 (
// Equation(s):
// \clockDiv|Add0~105_sumout  = SUM(( \clockDiv|accumulator [16] ) + ( GND ) + ( \clockDiv|Add0~122  ))
// \clockDiv|Add0~106  = CARRY(( \clockDiv|accumulator [16] ) + ( GND ) + ( \clockDiv|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~105_sumout ),
	.cout(\clockDiv|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~105 .extended_lut = "off";
defparam \clockDiv|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N50
dffeas \clockDiv|accumulator[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[16] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \clockDiv|Add0~117 (
// Equation(s):
// \clockDiv|Add0~117_sumout  = SUM(( \clockDiv|accumulator [17] ) + ( GND ) + ( \clockDiv|Add0~106  ))
// \clockDiv|Add0~118  = CARRY(( \clockDiv|accumulator [17] ) + ( GND ) + ( \clockDiv|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~117_sumout ),
	.cout(\clockDiv|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~117 .extended_lut = "off";
defparam \clockDiv|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N52
dffeas \clockDiv|accumulator[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[17] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \clockDiv|Add0~113 (
// Equation(s):
// \clockDiv|Add0~113_sumout  = SUM(( \clockDiv|accumulator [18] ) + ( GND ) + ( \clockDiv|Add0~118  ))
// \clockDiv|Add0~114  = CARRY(( \clockDiv|accumulator [18] ) + ( GND ) + ( \clockDiv|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDiv|accumulator [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~113_sumout ),
	.cout(\clockDiv|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~113 .extended_lut = "off";
defparam \clockDiv|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \clockDiv|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N55
dffeas \clockDiv|accumulator[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[18] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \clockDiv|Add0~109 (
// Equation(s):
// \clockDiv|Add0~109_sumout  = SUM(( \clockDiv|accumulator [19] ) + ( GND ) + ( \clockDiv|Add0~114  ))
// \clockDiv|Add0~110  = CARRY(( \clockDiv|accumulator [19] ) + ( GND ) + ( \clockDiv|Add0~114  ))

	.dataa(!\clockDiv|accumulator [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~109_sumout ),
	.cout(\clockDiv|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~109 .extended_lut = "off";
defparam \clockDiv|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \clockDiv|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N58
dffeas \clockDiv|accumulator[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[19] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \clockDiv|Add0~81 (
// Equation(s):
// \clockDiv|Add0~81_sumout  = SUM(( \clockDiv|accumulator[20]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~110  ))
// \clockDiv|Add0~82  = CARRY(( \clockDiv|accumulator[20]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~81_sumout ),
	.cout(\clockDiv|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~81 .extended_lut = "off";
defparam \clockDiv|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N1
dffeas \clockDiv|accumulator[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[20]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \clockDiv|Add0~101 (
// Equation(s):
// \clockDiv|Add0~101_sumout  = SUM(( \clockDiv|accumulator [21] ) + ( GND ) + ( \clockDiv|Add0~82  ))
// \clockDiv|Add0~102  = CARRY(( \clockDiv|accumulator [21] ) + ( GND ) + ( \clockDiv|Add0~82  ))

	.dataa(!\clockDiv|accumulator [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~101_sumout ),
	.cout(\clockDiv|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~101 .extended_lut = "off";
defparam \clockDiv|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \clockDiv|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \clockDiv|accumulator[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[21] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \clockDiv|Add0~97 (
// Equation(s):
// \clockDiv|Add0~97_sumout  = SUM(( \clockDiv|accumulator [22] ) + ( GND ) + ( \clockDiv|Add0~102  ))
// \clockDiv|Add0~98  = CARRY(( \clockDiv|accumulator [22] ) + ( GND ) + ( \clockDiv|Add0~102  ))

	.dataa(gnd),
	.datab(!\clockDiv|accumulator [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~97_sumout ),
	.cout(\clockDiv|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~97 .extended_lut = "off";
defparam \clockDiv|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \clockDiv|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N8
dffeas \clockDiv|accumulator[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[22] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \clockDiv|Add0~93 (
// Equation(s):
// \clockDiv|Add0~93_sumout  = SUM(( \clockDiv|accumulator[23]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~98  ))
// \clockDiv|Add0~94  = CARRY(( \clockDiv|accumulator[23]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~93_sumout ),
	.cout(\clockDiv|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~93 .extended_lut = "off";
defparam \clockDiv|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N11
dffeas \clockDiv|accumulator[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[23]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \clockDiv|Add0~89 (
// Equation(s):
// \clockDiv|Add0~89_sumout  = SUM(( \clockDiv|accumulator [24] ) + ( GND ) + ( \clockDiv|Add0~94  ))
// \clockDiv|Add0~90  = CARRY(( \clockDiv|accumulator [24] ) + ( GND ) + ( \clockDiv|Add0~94  ))

	.dataa(gnd),
	.datab(!\clockDiv|accumulator [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~89_sumout ),
	.cout(\clockDiv|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~89 .extended_lut = "off";
defparam \clockDiv|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \clockDiv|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N14
dffeas \clockDiv|accumulator[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[24] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N10
dffeas \clockDiv|accumulator[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[23] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N2
dffeas \clockDiv|accumulator[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[20] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \clockDiv|Add0~85 (
// Equation(s):
// \clockDiv|Add0~85_sumout  = SUM(( \clockDiv|accumulator [25] ) + ( GND ) + ( \clockDiv|Add0~90  ))
// \clockDiv|Add0~86  = CARRY(( \clockDiv|accumulator [25] ) + ( GND ) + ( \clockDiv|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~85_sumout ),
	.cout(\clockDiv|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~85 .extended_lut = "off";
defparam \clockDiv|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N17
dffeas \clockDiv|accumulator[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[25] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \clockDiv|Equal0~4 (
// Equation(s):
// \clockDiv|Equal0~4_combout  = ( \clockDiv|accumulator [20] & ( !\clockDiv|accumulator [25] & ( (\clockDiv|accumulator [21] & (!\clockDiv|accumulator [24] & (\clockDiv|accumulator [23] & !\clockDiv|accumulator [22]))) ) ) )

	.dataa(!\clockDiv|accumulator [21]),
	.datab(!\clockDiv|accumulator [24]),
	.datac(!\clockDiv|accumulator [23]),
	.datad(!\clockDiv|accumulator [22]),
	.datae(!\clockDiv|accumulator [20]),
	.dataf(!\clockDiv|accumulator [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDiv|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Equal0~4 .extended_lut = "off";
defparam \clockDiv|Equal0~4 .lut_mask = 64'h0000040000000000;
defparam \clockDiv|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \clockDiv|Add0~37 (
// Equation(s):
// \clockDiv|Add0~37_sumout  = SUM(( \clockDiv|accumulator [26] ) + ( GND ) + ( \clockDiv|Add0~86  ))
// \clockDiv|Add0~38  = CARRY(( \clockDiv|accumulator [26] ) + ( GND ) + ( \clockDiv|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~37_sumout ),
	.cout(\clockDiv|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~37 .extended_lut = "off";
defparam \clockDiv|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N20
dffeas \clockDiv|accumulator[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[26] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N29
dffeas \clockDiv|accumulator[29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[29]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \clockDiv|Add0~41 (
// Equation(s):
// \clockDiv|Add0~41_sumout  = SUM(( \clockDiv|accumulator[27]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~38  ))
// \clockDiv|Add0~42  = CARRY(( \clockDiv|accumulator[27]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~38  ))

	.dataa(!\clockDiv|accumulator[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~41_sumout ),
	.cout(\clockDiv|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~41 .extended_lut = "off";
defparam \clockDiv|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \clockDiv|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N23
dffeas \clockDiv|accumulator[27]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[27]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \clockDiv|Add0~45 (
// Equation(s):
// \clockDiv|Add0~45_sumout  = SUM(( \clockDiv|accumulator [28] ) + ( GND ) + ( \clockDiv|Add0~42  ))
// \clockDiv|Add0~46  = CARRY(( \clockDiv|accumulator [28] ) + ( GND ) + ( \clockDiv|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~45_sumout ),
	.cout(\clockDiv|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~45 .extended_lut = "off";
defparam \clockDiv|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N26
dffeas \clockDiv|accumulator[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[28] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \clockDiv|Add0~49 (
// Equation(s):
// \clockDiv|Add0~49_sumout  = SUM(( \clockDiv|accumulator[29]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~46  ))
// \clockDiv|Add0~50  = CARRY(( \clockDiv|accumulator[29]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~46  ))

	.dataa(!\clockDiv|accumulator[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~49_sumout ),
	.cout(\clockDiv|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~49 .extended_lut = "off";
defparam \clockDiv|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \clockDiv|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N28
dffeas \clockDiv|accumulator[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[29] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N22
dffeas \clockDiv|accumulator[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[27] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \clockDiv|Equal0~2 (
// Equation(s):
// \clockDiv|Equal0~2_combout  = ( !\clockDiv|accumulator [7] & ( !\clockDiv|accumulator [13] & ( (!\clockDiv|accumulator [26] & (!\clockDiv|accumulator [29] & (!\clockDiv|accumulator [28] & !\clockDiv|accumulator [27]))) ) ) )

	.dataa(!\clockDiv|accumulator [26]),
	.datab(!\clockDiv|accumulator [29]),
	.datac(!\clockDiv|accumulator [28]),
	.datad(!\clockDiv|accumulator [27]),
	.datae(!\clockDiv|accumulator [7]),
	.dataf(!\clockDiv|accumulator [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDiv|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Equal0~2 .extended_lut = "off";
defparam \clockDiv|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \clockDiv|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \clockDiv|accumulator[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[0] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \clockDiv|accumulator[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[10] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \clockDiv|Equal0~0 (
// Equation(s):
// \clockDiv|Equal0~0_combout  = ( !\clockDiv|accumulator [10] & ( !\clockDiv|accumulator [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clockDiv|accumulator [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDiv|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Equal0~0 .extended_lut = "off";
defparam \clockDiv|Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \clockDiv|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N28
dffeas \clockDiv|accumulator[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[9] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N4
dffeas \clockDiv|accumulator[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[1] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N36
cyclonev_lcell_comb \clockDiv|Equal0~3 (
// Equation(s):
// \clockDiv|Equal0~3_combout  = ( !\clockDiv|accumulator [3] & ( \clockDiv|accumulator [8] & ( (\clockDiv|accumulator [9] & (!\clockDiv|accumulator [1] & (!\clockDiv|accumulator [4] & !\clockDiv|accumulator [2]))) ) ) )

	.dataa(!\clockDiv|accumulator [9]),
	.datab(!\clockDiv|accumulator [1]),
	.datac(!\clockDiv|accumulator [4]),
	.datad(!\clockDiv|accumulator [2]),
	.datae(!\clockDiv|accumulator [3]),
	.dataf(!\clockDiv|accumulator [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDiv|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Equal0~3 .extended_lut = "off";
defparam \clockDiv|Equal0~3 .lut_mask = 64'h0000000040000000;
defparam \clockDiv|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \clockDiv|Add0~9 (
// Equation(s):
// \clockDiv|Add0~9_sumout  = SUM(( \clockDiv|accumulator [30] ) + ( GND ) + ( \clockDiv|Add0~50  ))
// \clockDiv|Add0~10  = CARRY(( \clockDiv|accumulator [30] ) + ( GND ) + ( \clockDiv|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clockDiv|accumulator [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~9_sumout ),
	.cout(\clockDiv|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~9 .extended_lut = "off";
defparam \clockDiv|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clockDiv|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N31
dffeas \clockDiv|accumulator[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[30] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N35
dffeas \clockDiv|accumulator[31]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[31]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \clockDiv|Add0~13 (
// Equation(s):
// \clockDiv|Add0~13_sumout  = SUM(( \clockDiv|accumulator[31]~DUPLICATE_q  ) + ( GND ) + ( \clockDiv|Add0~10  ))

	.dataa(!\clockDiv|accumulator[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clockDiv|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clockDiv|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Add0~13 .extended_lut = "off";
defparam \clockDiv|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \clockDiv|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N34
dffeas \clockDiv|accumulator[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[31] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N34
dffeas \clockDiv|accumulator[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[11] .is_wysiwyg = "true";
defparam \clockDiv|accumulator[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \clockDiv|Equal0~1 (
// Equation(s):
// \clockDiv|Equal0~1_combout  = ( !\clockDiv|accumulator [5] & ( \clockDiv|accumulator [12] & ( (!\clockDiv|accumulator [30] & (!\clockDiv|accumulator [31] & (!\clockDiv|accumulator [6] & \clockDiv|accumulator [11]))) ) ) )

	.dataa(!\clockDiv|accumulator [30]),
	.datab(!\clockDiv|accumulator [31]),
	.datac(!\clockDiv|accumulator [6]),
	.datad(!\clockDiv|accumulator [11]),
	.datae(!\clockDiv|accumulator [5]),
	.dataf(!\clockDiv|accumulator [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDiv|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Equal0~1 .extended_lut = "off";
defparam \clockDiv|Equal0~1 .lut_mask = 64'h0000000000800000;
defparam \clockDiv|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N49
dffeas \clockDiv|accumulator[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[16]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N46
dffeas \clockDiv|accumulator[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clockDiv|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clockDiv|Equal0~6_combout ),
	.sload(gnd),
	.ena(\clockDiv|started~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|accumulator[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|accumulator[15]~DUPLICATE .is_wysiwyg = "true";
defparam \clockDiv|accumulator[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N30
cyclonev_lcell_comb \clockDiv|Equal0~5 (
// Equation(s):
// \clockDiv|Equal0~5_combout  = ( !\clockDiv|accumulator [19] & ( \clockDiv|accumulator [18] & ( (\clockDiv|accumulator [17] & (\clockDiv|accumulator[16]~DUPLICATE_q  & (!\clockDiv|accumulator[15]~DUPLICATE_q  & !\clockDiv|accumulator [14]))) ) ) )

	.dataa(!\clockDiv|accumulator [17]),
	.datab(!\clockDiv|accumulator[16]~DUPLICATE_q ),
	.datac(!\clockDiv|accumulator[15]~DUPLICATE_q ),
	.datad(!\clockDiv|accumulator [14]),
	.datae(!\clockDiv|accumulator [19]),
	.dataf(!\clockDiv|accumulator [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDiv|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Equal0~5 .extended_lut = "off";
defparam \clockDiv|Equal0~5 .lut_mask = 64'h0000000010000000;
defparam \clockDiv|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \clockDiv|Equal0~6 (
// Equation(s):
// \clockDiv|Equal0~6_combout  = ( \clockDiv|Equal0~1_combout  & ( \clockDiv|Equal0~5_combout  & ( (\clockDiv|Equal0~4_combout  & (\clockDiv|Equal0~2_combout  & (\clockDiv|Equal0~0_combout  & \clockDiv|Equal0~3_combout ))) ) ) )

	.dataa(!\clockDiv|Equal0~4_combout ),
	.datab(!\clockDiv|Equal0~2_combout ),
	.datac(!\clockDiv|Equal0~0_combout ),
	.datad(!\clockDiv|Equal0~3_combout ),
	.datae(!\clockDiv|Equal0~1_combout ),
	.dataf(!\clockDiv|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDiv|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|Equal0~6 .extended_lut = "off";
defparam \clockDiv|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \clockDiv|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \clockDiv|clock_out~0 (
// Equation(s):
// \clockDiv|clock_out~0_combout  = ( \clockDiv|clock_out~q  & ( (!\clockDiv|started~q ) # (!\clockDiv|Equal0~6_combout ) ) ) # ( !\clockDiv|clock_out~q  & ( (\clockDiv|started~q  & \clockDiv|Equal0~6_combout ) ) )

	.dataa(!\clockDiv|started~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clockDiv|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\clockDiv|clock_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clockDiv|clock_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clockDiv|clock_out~0 .extended_lut = "off";
defparam \clockDiv|clock_out~0 .lut_mask = 64'h00550055FFAAFFAA;
defparam \clockDiv|clock_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N59
dffeas \clockDiv|clock_out (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\clockDiv|clock_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clockDiv|clock_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clockDiv|clock_out .is_wysiwyg = "true";
defparam \clockDiv|clock_out .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \buttons[0]~input (
	.i(buttons[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buttons[0]~input_o ));
// synopsys translate_off
defparam \buttons[0]~input .bus_hold = "false";
defparam \buttons[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \buttons[1]~input (
	.i(buttons[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buttons[1]~input_o ));
// synopsys translate_off
defparam \buttons[1]~input .bus_hold = "false";
defparam \buttons[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \buttons[3]~input (
	.i(buttons[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buttons[3]~input_o ));
// synopsys translate_off
defparam \buttons[3]~input .bus_hold = "false";
defparam \buttons[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \buttons[2]~input (
	.i(buttons[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\buttons[2]~input_o ));
// synopsys translate_off
defparam \buttons[2]~input .bus_hold = "false";
defparam \buttons[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N54
cyclonev_lcell_comb \fsm|Mux6~0 (
// Equation(s):
// \fsm|Mux6~0_combout  = ( \fsm|current_state~1_q  & ( \fsm|unclocked_next_state~0_combout  ) ) # ( !\fsm|current_state~1_q  & ( \fsm|unclocked_next_state~0_combout  & ( (!\buttons[0]~input_o ) # ((!\buttons[1]~input_o ) # ((!\buttons[2]~input_o ) # 
// (\buttons[3]~input_o ))) ) ) ) # ( \fsm|current_state~1_q  & ( !\fsm|unclocked_next_state~0_combout  ) ) # ( !\fsm|current_state~1_q  & ( !\fsm|unclocked_next_state~0_combout  ) )

	.dataa(!\buttons[0]~input_o ),
	.datab(!\buttons[1]~input_o ),
	.datac(!\buttons[3]~input_o ),
	.datad(!\buttons[2]~input_o ),
	.datae(!\fsm|current_state~1_q ),
	.dataf(!\fsm|unclocked_next_state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux6~0 .extended_lut = "off";
defparam \fsm|Mux6~0 .lut_mask = 64'hFFFFFFFFFFEFFFFF;
defparam \fsm|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N45
cyclonev_lcell_comb \fsm|unclocked_next_state.s2_311 (
// Equation(s):
// \fsm|unclocked_next_state.s2_311~combout  = ( \fsm|Mux6~0_combout  & ( (!\fsm|Mux1~1_combout  & \fsm|unclocked_next_state.s2_311~combout ) ) ) # ( !\fsm|Mux6~0_combout  & ( (\fsm|unclocked_next_state.s2_311~combout ) # (\fsm|Mux1~1_combout ) ) )

	.dataa(!\fsm|Mux1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fsm|unclocked_next_state.s2_311~combout ),
	.datae(gnd),
	.dataf(!\fsm|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s2_311~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s2_311 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s2_311 .lut_mask = 64'h55FF55FF00AA00AA;
defparam \fsm|unclocked_next_state.s2_311 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N46
dffeas \fsm|next_state.s2 (
	.clk(\clockDiv|clock_out~q ),
	.d(\fsm|unclocked_next_state.s2_311~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|next_state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|next_state.s2 .is_wysiwyg = "true";
defparam \fsm|next_state.s2 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N59
dffeas \fsm|current_state~1 (
	.clk(!\clockDiv|clock_out~q ),
	.d(gnd),
	.asdata(\fsm|next_state.s2~q ),
	.clrn(\buttons[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state~1 .is_wysiwyg = "true";
defparam \fsm|current_state~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N12
cyclonev_lcell_comb \fsm|Mux7~0 (
// Equation(s):
// \fsm|Mux7~0_combout  = ( \fsm|current_state~1_q  & ( \fsm|unclocked_next_state~0_combout  & ( (!\buttons[3]~input_o ) # ((!\buttons[0]~input_o  & ((!\buttons[1]~input_o ) # (!\buttons[2]~input_o ))) # (\buttons[0]~input_o  & (!\buttons[1]~input_o  $ 
// (\buttons[2]~input_o )))) ) ) ) # ( \fsm|current_state~1_q  & ( !\fsm|unclocked_next_state~0_combout  & ( (!\buttons[0]~input_o  & ((!\buttons[1]~input_o ) # ((!\buttons[3]~input_o ) # (!\buttons[2]~input_o )))) # (\buttons[0]~input_o  & 
// ((!\buttons[1]~input_o  & ((!\buttons[3]~input_o ) # (!\buttons[2]~input_o ))) # (\buttons[1]~input_o  & (!\buttons[3]~input_o  $ (\buttons[2]~input_o ))))) ) ) )

	.dataa(!\buttons[0]~input_o ),
	.datab(!\buttons[1]~input_o ),
	.datac(!\buttons[3]~input_o ),
	.datad(!\buttons[2]~input_o ),
	.datae(!\fsm|current_state~1_q ),
	.dataf(!\fsm|unclocked_next_state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux7~0 .extended_lut = "off";
defparam \fsm|Mux7~0 .lut_mask = 64'h0000FEE90000FEF9;
defparam \fsm|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N42
cyclonev_lcell_comb \fsm|unclocked_next_state.s1_332 (
// Equation(s):
// \fsm|unclocked_next_state.s1_332~combout  = ( \fsm|Mux7~0_combout  & ( (\fsm|unclocked_next_state.s1_332~combout ) # (\fsm|Mux1~1_combout ) ) ) # ( !\fsm|Mux7~0_combout  & ( (!\fsm|Mux1~1_combout  & \fsm|unclocked_next_state.s1_332~combout ) ) )

	.dataa(!\fsm|Mux1~1_combout ),
	.datab(!\fsm|unclocked_next_state.s1_332~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsm|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s1_332~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s1_332 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s1_332 .lut_mask = 64'h2222222277777777;
defparam \fsm|unclocked_next_state.s1_332 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N43
dffeas \fsm|next_state.s1 (
	.clk(\clockDiv|clock_out~q ),
	.d(\fsm|unclocked_next_state.s1_332~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|next_state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|next_state.s1 .is_wysiwyg = "true";
defparam \fsm|next_state.s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N17
dffeas \fsm|current_state~0 (
	.clk(!\clockDiv|clock_out~q ),
	.d(gnd),
	.asdata(\fsm|next_state.s1~q ),
	.clrn(\buttons[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state~0 .is_wysiwyg = "true";
defparam \fsm|current_state~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N15
cyclonev_lcell_comb \fsm|Mux8~0 (
// Equation(s):
// \fsm|Mux8~0_combout  = ( \fsm|current_state~0_q  & ( \buttons[0]~input_o  & ( (!\buttons[1]~input_o  & ((!\fsm|current_state~1_q ))) # (\buttons[1]~input_o  & (!\fsm|current_state~6_q )) ) ) ) # ( \fsm|current_state~0_q  & ( !\buttons[0]~input_o  & ( 
// !\fsm|current_state~1_q  ) ) )

	.dataa(!\fsm|current_state~6_q ),
	.datab(!\fsm|current_state~1_q ),
	.datac(!\buttons[1]~input_o ),
	.datad(gnd),
	.datae(!\fsm|current_state~0_q ),
	.dataf(!\buttons[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux8~0 .extended_lut = "off";
defparam \fsm|Mux8~0 .lut_mask = 64'h0000CCCC0000CACA;
defparam \fsm|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N6
cyclonev_lcell_comb \fsm|unclocked_next_state.s0~0 (
// Equation(s):
// \fsm|unclocked_next_state.s0~0_combout  = ( \fsm|current_state~0_q  & ( !\fsm|current_state~1_q  ) )

	.dataa(gnd),
	.datab(!\fsm|current_state~1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fsm|current_state~0_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s0~0 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s0~0 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \fsm|unclocked_next_state.s0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \fsm|Mux8~1 (
// Equation(s):
// \fsm|Mux8~1_combout  = ( \buttons[3]~input_o  & ( \fsm|unclocked_next_state.s0~0_combout  & ( (!\buttons[2]~input_o  & ((!\buttons[0]~input_o ) # (!\buttons[1]~input_o ))) # (\buttons[2]~input_o  & (!\buttons[0]~input_o  $ (\buttons[1]~input_o ))) ) ) ) # 
// ( !\buttons[3]~input_o  & ( \fsm|unclocked_next_state.s0~0_combout  & ( (!\buttons[2]~input_o ) # (\fsm|Mux8~0_combout ) ) ) ) # ( !\buttons[3]~input_o  & ( !\fsm|unclocked_next_state.s0~0_combout  & ( (\fsm|Mux8~0_combout  & \buttons[2]~input_o ) ) ) )

	.dataa(!\fsm|Mux8~0_combout ),
	.datab(!\buttons[2]~input_o ),
	.datac(!\buttons[0]~input_o ),
	.datad(!\buttons[1]~input_o ),
	.datae(!\buttons[3]~input_o ),
	.dataf(!\fsm|unclocked_next_state.s0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux8~1 .extended_lut = "off";
defparam \fsm|Mux8~1 .lut_mask = 64'h11110000DDDDFCC3;
defparam \fsm|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N33
cyclonev_lcell_comb \fsm|unclocked_next_state.s0_353 (
// Equation(s):
// \fsm|unclocked_next_state.s0_353~combout  = ( \fsm|Mux1~1_combout  & ( \fsm|Mux8~1_combout  ) ) # ( !\fsm|Mux1~1_combout  & ( \fsm|Mux8~1_combout  & ( \fsm|unclocked_next_state.s0_353~combout  ) ) ) # ( !\fsm|Mux1~1_combout  & ( !\fsm|Mux8~1_combout  & ( 
// \fsm|unclocked_next_state.s0_353~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fsm|unclocked_next_state.s0_353~combout ),
	.datae(!\fsm|Mux1~1_combout ),
	.dataf(!\fsm|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s0_353~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s0_353 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s0_353 .lut_mask = 64'h00FF000000FFFFFF;
defparam \fsm|unclocked_next_state.s0_353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N39
cyclonev_lcell_comb \fsm|next_state.s0~0 (
// Equation(s):
// \fsm|next_state.s0~0_combout  = ( !\fsm|unclocked_next_state.s0_353~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsm|unclocked_next_state.s0_353~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|next_state.s0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|next_state.s0~0 .extended_lut = "off";
defparam \fsm|next_state.s0~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fsm|next_state.s0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N41
dffeas \fsm|next_state.s0 (
	.clk(\clockDiv|clock_out~q ),
	.d(\fsm|next_state.s0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|next_state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|next_state.s0 .is_wysiwyg = "true";
defparam \fsm|next_state.s0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \fsm|current_state~16 (
// Equation(s):
// \fsm|current_state~16_combout  = !\fsm|next_state.s0~q 

	.dataa(gnd),
	.datab(!\fsm|next_state.s0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|current_state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|current_state~16 .extended_lut = "off";
defparam \fsm|current_state~16 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \fsm|current_state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N50
dffeas \fsm|current_state~6 (
	.clk(!\clockDiv|clock_out~q ),
	.d(\fsm|current_state~16_combout ),
	.asdata(vcc),
	.clrn(\buttons[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state~6 .is_wysiwyg = "true";
defparam \fsm|current_state~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N6
cyclonev_lcell_comb \fsm|unclocked_next_state~0 (
// Equation(s):
// \fsm|unclocked_next_state~0_combout  = ( !\fsm|current_state~0_q  & ( !\fsm|current_state~6_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|current_state~6_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsm|current_state~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state~0 .extended_lut = "off";
defparam \fsm|unclocked_next_state~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \fsm|unclocked_next_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N12
cyclonev_lcell_comb \fsm|Mux3~0 (
// Equation(s):
// \fsm|Mux3~0_combout  = ( \buttons[2]~input_o  & ( \buttons[0]~input_o  ) ) # ( !\buttons[2]~input_o  & ( \buttons[0]~input_o  ) ) # ( \buttons[2]~input_o  & ( !\buttons[0]~input_o  & ( (!\buttons[1]~input_o ) # ((!\fsm|WideOr2~0_combout ) # 
// (!\buttons[3]~input_o )) ) ) ) # ( !\buttons[2]~input_o  & ( !\buttons[0]~input_o  ) )

	.dataa(!\buttons[1]~input_o ),
	.datab(!\fsm|WideOr2~0_combout ),
	.datac(!\buttons[3]~input_o ),
	.datad(gnd),
	.datae(!\buttons[2]~input_o ),
	.dataf(!\buttons[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux3~0 .extended_lut = "off";
defparam \fsm|Mux3~0 .lut_mask = 64'hFFFFFEFEFFFFFFFF;
defparam \fsm|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N0
cyclonev_lcell_comb \fsm|unclocked_next_state.s5_248 (
// Equation(s):
// \fsm|unclocked_next_state.s5_248~combout  = ( \fsm|Mux3~0_combout  & ( (\fsm|unclocked_next_state.s5_248~combout  & !\fsm|Mux1~1_combout ) ) ) # ( !\fsm|Mux3~0_combout  & ( (\fsm|Mux1~1_combout ) # (\fsm|unclocked_next_state.s5_248~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|unclocked_next_state.s5_248~combout ),
	.datad(!\fsm|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\fsm|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s5_248~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s5_248 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s5_248 .lut_mask = 64'h0FFF0FFF0F000F00;
defparam \fsm|unclocked_next_state.s5_248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N1
dffeas \fsm|next_state.s5 (
	.clk(\clockDiv|clock_out~q ),
	.d(\fsm|unclocked_next_state.s5_248~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|next_state.s5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|next_state.s5 .is_wysiwyg = "true";
defparam \fsm|next_state.s5 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N59
dffeas \fsm|current_state~4 (
	.clk(!\clockDiv|clock_out~q ),
	.d(gnd),
	.asdata(\fsm|next_state.s5~q ),
	.clrn(\buttons[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state~4 .is_wysiwyg = "true";
defparam \fsm|current_state~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N24
cyclonev_lcell_comb \fsm|unclocked_next_state~2 (
// Equation(s):
// \fsm|unclocked_next_state~2_combout  = ( !\fsm|current_state~3_q  & ( \fsm|current_state~4_q  & ( !\fsm|current_state~2_q  ) ) )

	.dataa(!\fsm|current_state~2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fsm|current_state~3_q ),
	.dataf(!\fsm|current_state~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state~2 .extended_lut = "off";
defparam \fsm|unclocked_next_state~2 .lut_mask = 64'h00000000AAAA0000;
defparam \fsm|unclocked_next_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N30
cyclonev_lcell_comb \fsm|unclocked_next_state.s4~0 (
// Equation(s):
// \fsm|unclocked_next_state.s4~0_combout  = ( \fsm|current_state~4_q  & ( (!\fsm|current_state~6_q  & (!\fsm|current_state~1_q  & !\fsm|current_state~0_q )) ) )

	.dataa(!\fsm|current_state~6_q ),
	.datab(gnd),
	.datac(!\fsm|current_state~1_q ),
	.datad(!\fsm|current_state~0_q ),
	.datae(gnd),
	.dataf(!\fsm|current_state~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s4~0 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s4~0 .lut_mask = 64'h00000000A000A000;
defparam \fsm|unclocked_next_state.s4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N42
cyclonev_lcell_comb \fsm|Mux4~0 (
// Equation(s):
// \fsm|Mux4~0_combout  = ( \fsm|unclocked_next_state~2_combout  & ( \fsm|unclocked_next_state.s4~0_combout  & ( (!\buttons[0]~input_o ) # ((!\buttons[1]~input_o  & ((!\buttons[3]~input_o ) # (!\buttons[2]~input_o ))) # (\buttons[1]~input_o  & 
// (!\buttons[3]~input_o  $ (\buttons[2]~input_o )))) ) ) ) # ( !\fsm|unclocked_next_state~2_combout  & ( \fsm|unclocked_next_state.s4~0_combout  & ( (!\buttons[0]~input_o  & ((!\buttons[1]~input_o ) # ((!\buttons[3]~input_o ) # (!\buttons[2]~input_o )))) # 
// (\buttons[0]~input_o  & ((!\buttons[1]~input_o  & ((!\buttons[3]~input_o ) # (!\buttons[2]~input_o ))) # (\buttons[1]~input_o  & (!\buttons[3]~input_o  $ (\buttons[2]~input_o ))))) ) ) ) # ( \fsm|unclocked_next_state~2_combout  & ( 
// !\fsm|unclocked_next_state.s4~0_combout  & ( (!\buttons[0]~input_o  & (\buttons[1]~input_o  & (\buttons[3]~input_o  & \buttons[2]~input_o ))) ) ) )

	.dataa(!\buttons[0]~input_o ),
	.datab(!\buttons[1]~input_o ),
	.datac(!\buttons[3]~input_o ),
	.datad(!\buttons[2]~input_o ),
	.datae(!\fsm|unclocked_next_state~2_combout ),
	.dataf(!\fsm|unclocked_next_state.s4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux4~0 .extended_lut = "off";
defparam \fsm|Mux4~0 .lut_mask = 64'h00000002FEE9FEEB;
defparam \fsm|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N33
cyclonev_lcell_comb \fsm|unclocked_next_state.s4_269 (
// Equation(s):
// \fsm|unclocked_next_state.s4_269~combout  = ( \fsm|unclocked_next_state.s4_269~combout  & ( (!\fsm|Mux1~1_combout ) # (\fsm|Mux4~0_combout ) ) ) # ( !\fsm|unclocked_next_state.s4_269~combout  & ( (\fsm|Mux4~0_combout  & \fsm|Mux1~1_combout ) ) )

	.dataa(gnd),
	.datab(!\fsm|Mux4~0_combout ),
	.datac(gnd),
	.datad(!\fsm|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\fsm|unclocked_next_state.s4_269~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s4_269~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s4_269 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s4_269 .lut_mask = 64'h00330033FF33FF33;
defparam \fsm|unclocked_next_state.s4_269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N35
dffeas \fsm|next_state.s4 (
	.clk(\clockDiv|clock_out~q ),
	.d(\fsm|unclocked_next_state.s4_269~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|next_state.s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|next_state.s4 .is_wysiwyg = "true";
defparam \fsm|next_state.s4 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N29
dffeas \fsm|current_state~3 (
	.clk(!\clockDiv|clock_out~q ),
	.d(gnd),
	.asdata(\fsm|next_state.s4~q ),
	.clrn(\buttons[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state~3 .is_wysiwyg = "true";
defparam \fsm|current_state~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N39
cyclonev_lcell_comb \fsm|unclocked_next_state~1 (
// Equation(s):
// \fsm|unclocked_next_state~1_combout  = (\fsm|current_state~3_q  & !\fsm|current_state~2_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|current_state~3_q ),
	.datad(!\fsm|current_state~2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state~1 .extended_lut = "off";
defparam \fsm|unclocked_next_state~1 .lut_mask = 64'h0F000F000F000F00;
defparam \fsm|unclocked_next_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N6
cyclonev_lcell_comb \fsm|unclocked_next_state.s3~0 (
// Equation(s):
// \fsm|unclocked_next_state.s3~0_combout  = ( \fsm|current_state~3_q  & ( (!\fsm|current_state~4_q  & (!\fsm|current_state~6_q  & (!\fsm|current_state~0_q  & !\fsm|current_state~1_q ))) ) )

	.dataa(!\fsm|current_state~4_q ),
	.datab(!\fsm|current_state~6_q ),
	.datac(!\fsm|current_state~0_q ),
	.datad(!\fsm|current_state~1_q ),
	.datae(gnd),
	.dataf(!\fsm|current_state~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s3~0 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s3~0 .lut_mask = 64'h0000000080008000;
defparam \fsm|unclocked_next_state.s3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N45
cyclonev_lcell_comb \fsm|Mux5~0 (
// Equation(s):
// \fsm|Mux5~0_combout  = ( \fsm|unclocked_next_state~1_combout  & ( \fsm|unclocked_next_state.s3~0_combout  & ( (!\buttons[0]~input_o ) # ((!\buttons[1]~input_o  & ((!\buttons[2]~input_o ) # (!\buttons[3]~input_o ))) # (\buttons[1]~input_o  & 
// (!\buttons[2]~input_o  $ (\buttons[3]~input_o )))) ) ) ) # ( !\fsm|unclocked_next_state~1_combout  & ( \fsm|unclocked_next_state.s3~0_combout  & ( (!\buttons[0]~input_o  & ((!\buttons[1]~input_o ) # ((!\buttons[2]~input_o ) # (!\buttons[3]~input_o )))) # 
// (\buttons[0]~input_o  & ((!\buttons[1]~input_o  & ((!\buttons[2]~input_o ) # (!\buttons[3]~input_o ))) # (\buttons[1]~input_o  & (!\buttons[2]~input_o  $ (\buttons[3]~input_o ))))) ) ) ) # ( \fsm|unclocked_next_state~1_combout  & ( 
// !\fsm|unclocked_next_state.s3~0_combout  & ( (!\buttons[0]~input_o  & (\buttons[1]~input_o  & (\buttons[2]~input_o  & \buttons[3]~input_o ))) ) ) )

	.dataa(!\buttons[0]~input_o ),
	.datab(!\buttons[1]~input_o ),
	.datac(!\buttons[2]~input_o ),
	.datad(!\buttons[3]~input_o ),
	.datae(!\fsm|unclocked_next_state~1_combout ),
	.dataf(!\fsm|unclocked_next_state.s3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux5~0 .extended_lut = "off";
defparam \fsm|Mux5~0 .lut_mask = 64'h00000002FEE9FEEB;
defparam \fsm|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N9
cyclonev_lcell_comb \fsm|unclocked_next_state.s3_290 (
// Equation(s):
// \fsm|unclocked_next_state.s3_290~combout  = ( \fsm|Mux5~0_combout  & ( (\fsm|Mux1~1_combout ) # (\fsm|unclocked_next_state.s3_290~combout ) ) ) # ( !\fsm|Mux5~0_combout  & ( (\fsm|unclocked_next_state.s3_290~combout  & !\fsm|Mux1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|unclocked_next_state.s3_290~combout ),
	.datad(!\fsm|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\fsm|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s3_290~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s3_290 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s3_290 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \fsm|unclocked_next_state.s3_290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N10
dffeas \fsm|next_state.s3 (
	.clk(\clockDiv|clock_out~q ),
	.d(\fsm|unclocked_next_state.s3_290~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|next_state.s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|next_state.s3 .is_wysiwyg = "true";
defparam \fsm|next_state.s3 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N38
dffeas \fsm|current_state~2 (
	.clk(!\clockDiv|clock_out~q ),
	.d(gnd),
	.asdata(\fsm|next_state.s3~q ),
	.clrn(\buttons[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state~2 .is_wysiwyg = "true";
defparam \fsm|current_state~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N48
cyclonev_lcell_comb \fsm|WideOr2~0 (
// Equation(s):
// \fsm|WideOr2~0_combout  = (!\fsm|current_state~4_q  & (!\fsm|current_state~2_q  & !\fsm|current_state~3_q ))

	.dataa(gnd),
	.datab(!\fsm|current_state~4_q ),
	.datac(!\fsm|current_state~2_q ),
	.datad(!\fsm|current_state~3_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|WideOr2~0 .extended_lut = "off";
defparam \fsm|WideOr2~0 .lut_mask = 64'hC000C000C000C000;
defparam \fsm|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N21
cyclonev_lcell_comb \fsm|Mux1~0 (
// Equation(s):
// \fsm|Mux1~0_combout  = ( \buttons[0]~input_o  & ( (!\buttons[3]~input_o  & (\buttons[2]~input_o  & \buttons[1]~input_o )) # (\buttons[3]~input_o  & (!\buttons[2]~input_o  $ (!\buttons[1]~input_o ))) ) ) # ( !\buttons[0]~input_o  & ( (\buttons[3]~input_o  
// & (\buttons[2]~input_o  & \buttons[1]~input_o )) ) )

	.dataa(!\buttons[3]~input_o ),
	.datab(gnd),
	.datac(!\buttons[2]~input_o ),
	.datad(!\buttons[1]~input_o ),
	.datae(gnd),
	.dataf(!\buttons[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux1~0 .extended_lut = "off";
defparam \fsm|Mux1~0 .lut_mask = 64'h00050005055A055A;
defparam \fsm|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N9
cyclonev_lcell_comb \fsm|unclocked_next_state.s7~0 (
// Equation(s):
// \fsm|unclocked_next_state.s7~0_combout  = ( !\fsm|current_state~1_q  & ( (!\fsm|current_state~0_q  & (((!\fsm|current_state~4_q  & !\fsm|current_state~3_q )) # (\fsm|current_state~6_q ))) ) )

	.dataa(!\fsm|current_state~6_q ),
	.datab(!\fsm|current_state~0_q ),
	.datac(!\fsm|current_state~4_q ),
	.datad(!\fsm|current_state~3_q ),
	.datae(gnd),
	.dataf(!\fsm|current_state~1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s7~0 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s7~0 .lut_mask = 64'hC444C44400000000;
defparam \fsm|unclocked_next_state.s7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N27
cyclonev_lcell_comb \fsm|Mux0~2 (
// Equation(s):
// \fsm|Mux0~2_combout  = ( \buttons[0]~input_o  & ( (!\fsm|unclocked_next_state.s7~0_combout  & \buttons[1]~input_o ) ) ) # ( !\buttons[0]~input_o  & ( (!\buttons[1]~input_o  & ((!\fsm|unclocked_next_state.s7~0_combout ))) # (\buttons[1]~input_o  & 
// (!\fsm|current_state~2_q )) ) )

	.dataa(!\fsm|current_state~2_q ),
	.datab(!\fsm|unclocked_next_state.s7~0_combout ),
	.datac(gnd),
	.datad(!\buttons[1]~input_o ),
	.datae(gnd),
	.dataf(!\buttons[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux0~2 .extended_lut = "off";
defparam \fsm|Mux0~2 .lut_mask = 64'hCCAACCAA00CC00CC;
defparam \fsm|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N3
cyclonev_lcell_comb \fsm|Mux0~1 (
// Equation(s):
// \fsm|Mux0~1_combout  = ( \fsm|current_state~5_q  & ( ((\buttons[0]~input_o  & \buttons[1]~input_o )) # (\fsm|unclocked_next_state.s7~0_combout ) ) ) # ( !\fsm|current_state~5_q  & ( (\fsm|unclocked_next_state.s7~0_combout  & ((!\buttons[0]~input_o ) # 
// (!\buttons[1]~input_o ))) ) )

	.dataa(!\buttons[0]~input_o ),
	.datab(!\fsm|unclocked_next_state.s7~0_combout ),
	.datac(gnd),
	.datad(!\buttons[1]~input_o ),
	.datae(gnd),
	.dataf(!\fsm|current_state~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux0~1 .extended_lut = "off";
defparam \fsm|Mux0~1 .lut_mask = 64'h3322332233773377;
defparam \fsm|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N33
cyclonev_lcell_comb \fsm|Mux0~0 (
// Equation(s):
// \fsm|Mux0~0_combout  = ( \buttons[0]~input_o  & ( \fsm|current_state~6_q  & ( (\fsm|unclocked_next_state.s7~0_combout ) # (\buttons[1]~input_o ) ) ) ) # ( !\buttons[0]~input_o  & ( \fsm|current_state~6_q  & ( \fsm|unclocked_next_state.s7~0_combout  ) ) ) 
// # ( \buttons[0]~input_o  & ( !\fsm|current_state~6_q  & ( (!\buttons[1]~input_o  & \fsm|unclocked_next_state.s7~0_combout ) ) ) ) # ( !\buttons[0]~input_o  & ( !\fsm|current_state~6_q  & ( \fsm|unclocked_next_state.s7~0_combout  ) ) )

	.dataa(!\buttons[1]~input_o ),
	.datab(!\fsm|unclocked_next_state.s7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\buttons[0]~input_o ),
	.dataf(!\fsm|current_state~6_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux0~0 .extended_lut = "off";
defparam \fsm|Mux0~0 .lut_mask = 64'h3333222233337777;
defparam \fsm|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N36
cyclonev_lcell_comb \fsm|Mux0~3 (
// Equation(s):
// \fsm|Mux0~3_combout  = ( \fsm|Mux0~1_combout  & ( \fsm|Mux0~0_combout  & ( (!\buttons[3]~input_o  & (((\buttons[2]~input_o ) # (\fsm|unclocked_next_state.s7~0_combout )))) # (\buttons[3]~input_o  & ((!\fsm|Mux0~2_combout ) # ((!\buttons[2]~input_o )))) ) 
// ) ) # ( !\fsm|Mux0~1_combout  & ( \fsm|Mux0~0_combout  & ( (!\buttons[3]~input_o  & (((\buttons[2]~input_o ) # (\fsm|unclocked_next_state.s7~0_combout )))) # (\buttons[3]~input_o  & (!\fsm|Mux0~2_combout  & ((\buttons[2]~input_o )))) ) ) ) # ( 
// \fsm|Mux0~1_combout  & ( !\fsm|Mux0~0_combout  & ( (!\buttons[3]~input_o  & (((\fsm|unclocked_next_state.s7~0_combout  & !\buttons[2]~input_o )))) # (\buttons[3]~input_o  & ((!\fsm|Mux0~2_combout ) # ((!\buttons[2]~input_o )))) ) ) ) # ( 
// !\fsm|Mux0~1_combout  & ( !\fsm|Mux0~0_combout  & ( (!\buttons[3]~input_o  & (((\fsm|unclocked_next_state.s7~0_combout  & !\buttons[2]~input_o )))) # (\buttons[3]~input_o  & (!\fsm|Mux0~2_combout  & ((\buttons[2]~input_o )))) ) ) )

	.dataa(!\buttons[3]~input_o ),
	.datab(!\fsm|Mux0~2_combout ),
	.datac(!\fsm|unclocked_next_state.s7~0_combout ),
	.datad(!\buttons[2]~input_o ),
	.datae(!\fsm|Mux0~1_combout ),
	.dataf(!\fsm|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux0~3 .extended_lut = "off";
defparam \fsm|Mux0~3 .lut_mask = 64'h0A445F440AEE5FEE;
defparam \fsm|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N51
cyclonev_lcell_comb \fsm|unclocked_next_state.s7_206 (
// Equation(s):
// \fsm|unclocked_next_state.s7_206~combout  = ( \fsm|Mux0~3_combout  & ( (\fsm|Mux1~1_combout ) # (\fsm|unclocked_next_state.s7_206~combout ) ) ) # ( !\fsm|Mux0~3_combout  & ( (\fsm|unclocked_next_state.s7_206~combout  & !\fsm|Mux1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|unclocked_next_state.s7_206~combout ),
	.datad(!\fsm|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\fsm|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s7_206~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s7_206 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s7_206 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \fsm|unclocked_next_state.s7_206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N53
dffeas \fsm|next_state.s7 (
	.clk(\clockDiv|clock_out~q ),
	.d(\fsm|unclocked_next_state.s7_206~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|next_state.s7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|next_state.s7 .is_wysiwyg = "true";
defparam \fsm|next_state.s7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N24
cyclonev_lcell_comb \fsm|current_state~17 (
// Equation(s):
// \fsm|current_state~17_combout  = ( !\fsm|next_state.s7~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsm|next_state.s7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|current_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|current_state~17 .extended_lut = "off";
defparam \fsm|current_state~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fsm|current_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N26
dffeas \fsm|current_state~7 (
	.clk(!\clockDiv|clock_out~q ),
	.d(\fsm|current_state~17_combout ),
	.asdata(vcc),
	.clrn(\buttons[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state~7 .is_wysiwyg = "true";
defparam \fsm|current_state~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N48
cyclonev_lcell_comb \fsm|Mux1~1 (
// Equation(s):
// \fsm|Mux1~1_combout  = ( \fsm|current_state~7_q  ) # ( !\fsm|current_state~7_q  & ( (!\fsm|unclocked_next_state~0_combout ) # (((!\fsm|WideOr2~0_combout ) # (\fsm|Mux1~0_combout )) # (\fsm|current_state~1_q )) ) )

	.dataa(!\fsm|unclocked_next_state~0_combout ),
	.datab(!\fsm|current_state~1_q ),
	.datac(!\fsm|WideOr2~0_combout ),
	.datad(!\fsm|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\fsm|current_state~7_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux1~1 .extended_lut = "off";
defparam \fsm|Mux1~1 .lut_mask = 64'hFBFFFBFFFFFFFFFF;
defparam \fsm|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N18
cyclonev_lcell_comb \fsm|Mux2~0 (
// Equation(s):
// \fsm|Mux2~0_combout  = ( \buttons[0]~input_o  & ( (!\buttons[1]~input_o ) # (((!\buttons[3]~input_o ) # (\buttons[2]~input_o )) # (\fsm|current_state~5_q )) ) ) # ( !\buttons[0]~input_o  )

	.dataa(!\buttons[1]~input_o ),
	.datab(!\fsm|current_state~5_q ),
	.datac(!\buttons[3]~input_o ),
	.datad(!\buttons[2]~input_o ),
	.datae(gnd),
	.dataf(!\buttons[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Mux2~0 .extended_lut = "off";
defparam \fsm|Mux2~0 .lut_mask = 64'hFFFFFFFFFBFFFBFF;
defparam \fsm|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N0
cyclonev_lcell_comb \fsm|unclocked_next_state.s6_227 (
// Equation(s):
// \fsm|unclocked_next_state.s6_227~combout  = ( \fsm|Mux2~0_combout  & ( (!\fsm|Mux1~1_combout  & \fsm|unclocked_next_state.s6_227~combout ) ) ) # ( !\fsm|Mux2~0_combout  & ( (\fsm|unclocked_next_state.s6_227~combout ) # (\fsm|Mux1~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|Mux1~1_combout ),
	.datad(!\fsm|unclocked_next_state.s6_227~combout ),
	.datae(gnd),
	.dataf(!\fsm|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|unclocked_next_state.s6_227~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|unclocked_next_state.s6_227 .extended_lut = "off";
defparam \fsm|unclocked_next_state.s6_227 .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \fsm|unclocked_next_state.s6_227 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N1
dffeas \fsm|next_state.s6 (
	.clk(\clockDiv|clock_out~q ),
	.d(\fsm|unclocked_next_state.s6_227~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|next_state.s6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|next_state.s6 .is_wysiwyg = "true";
defparam \fsm|next_state.s6 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N23
dffeas \fsm|current_state~5 (
	.clk(!\clockDiv|clock_out~q ),
	.d(gnd),
	.asdata(\fsm|next_state.s6~q ),
	.clrn(\buttons[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|current_state~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|current_state~5 .is_wysiwyg = "true";
defparam \fsm|current_state~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \bg2|VGA_R~1 (
// Equation(s):
// \bg2|VGA_R~1_combout  = ( \bg2|L1~0_combout  & ( (\bg2|L5~2_combout  & (((\fsm|current_state~3_q ) # (\fsm|current_state~2_q )) # (\fsm|current_state~5_q ))) ) )

	.dataa(!\fsm|current_state~5_q ),
	.datab(!\fsm|current_state~2_q ),
	.datac(!\bg2|L5~2_combout ),
	.datad(!\fsm|current_state~3_q ),
	.datae(gnd),
	.dataf(!\bg2|L1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|VGA_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|VGA_R~1 .extended_lut = "off";
defparam \bg2|VGA_R~1 .lut_mask = 64'h00000000070F070F;
defparam \bg2|VGA_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N54
cyclonev_lcell_comb \bg2|always1~5 (
// Equation(s):
// \bg2|always1~5_combout  = ( !\bg2|L2~0_combout  & ( \bg2|L2~1_combout  & ( (\fsm|unclocked_next_state~0_combout  & (!\fsm|current_state~1_q  & ((!\fsm|WideOr2~0_combout ) # (\fsm|current_state~5_q )))) ) ) )

	.dataa(!\fsm|current_state~5_q ),
	.datab(!\fsm|WideOr2~0_combout ),
	.datac(!\fsm|unclocked_next_state~0_combout ),
	.datad(!\fsm|current_state~1_q ),
	.datae(!\bg2|L2~0_combout ),
	.dataf(!\bg2|L2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|always1~5 .extended_lut = "off";
defparam \bg2|always1~5 .lut_mask = 64'h000000000D000000;
defparam \bg2|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \bg2|always1~3 (
// Equation(s):
// \bg2|always1~3_combout  = ( \bg2|always1~2_combout  & ( (!\bg2|LessThan10~0_combout  & ((\fsm|current_state~2_q ) # (\fsm|current_state~5_q ))) ) )

	.dataa(!\fsm|current_state~5_q ),
	.datab(!\fsm|current_state~2_q ),
	.datac(!\bg2|LessThan10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bg2|always1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|always1~3 .extended_lut = "off";
defparam \bg2|always1~3 .lut_mask = 64'h0000000070707070;
defparam \bg2|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \bg2|always1~1 (
// Equation(s):
// \bg2|always1~1_combout  = ( \fsm|current_state~6_q  & ( \bg2|L3~0_combout  & ( \bg2|L3~1_combout  ) ) ) # ( !\fsm|current_state~6_q  & ( \bg2|L3~0_combout  & ( (\bg2|L3~1_combout  & (((\fsm|current_state~0_q ) # (\fsm|current_state~1_q )) # 
// (\fsm|current_state~5_q ))) ) ) )

	.dataa(!\bg2|L3~1_combout ),
	.datab(!\fsm|current_state~5_q ),
	.datac(!\fsm|current_state~1_q ),
	.datad(!\fsm|current_state~0_q ),
	.datae(!\fsm|current_state~6_q ),
	.dataf(!\bg2|L3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|always1~1 .extended_lut = "off";
defparam \bg2|always1~1 .lut_mask = 64'h0000000015555555;
defparam \bg2|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \bg2|VGA_R~0 (
// Equation(s):
// \bg2|VGA_R~0_combout  = ( \fsm|current_state~5_q  & ( \fsm|current_state~6_q  & ( (!\bg2|L5~1_combout  & (((\bg2|L4~1_combout  & !\bg2|L4~0_combout )))) # (\bg2|L5~1_combout  & ((!\bg2|L5~0_combout ) # ((\bg2|L4~1_combout  & !\bg2|L4~0_combout )))) ) ) ) 
// # ( !\fsm|current_state~5_q  & ( \fsm|current_state~6_q  & ( (!\bg2|L5~1_combout  & (((\bg2|L4~1_combout  & !\bg2|L4~0_combout )))) # (\bg2|L5~1_combout  & ((!\bg2|L5~0_combout ) # ((\bg2|L4~1_combout  & !\bg2|L4~0_combout )))) ) ) ) # ( 
// \fsm|current_state~5_q  & ( !\fsm|current_state~6_q  & ( (!\bg2|L5~1_combout  & (((\bg2|L4~1_combout  & !\bg2|L4~0_combout )))) # (\bg2|L5~1_combout  & ((!\bg2|L5~0_combout ) # ((\bg2|L4~1_combout  & !\bg2|L4~0_combout )))) ) ) )

	.dataa(!\bg2|L5~1_combout ),
	.datab(!\bg2|L5~0_combout ),
	.datac(!\bg2|L4~1_combout ),
	.datad(!\bg2|L4~0_combout ),
	.datae(!\fsm|current_state~5_q ),
	.dataf(!\fsm|current_state~6_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|VGA_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|VGA_R~0 .extended_lut = "off";
defparam \bg2|VGA_R~0 .lut_mask = 64'h00004F444F444F44;
defparam \bg2|VGA_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N51
cyclonev_lcell_comb \bg2|always1~4 (
// Equation(s):
// \bg2|always1~4_combout  = (!\bg2|L4~0_combout  & (\bg2|L4~1_combout  & \fsm|current_state~0_q ))

	.dataa(!\bg2|L4~0_combout ),
	.datab(gnd),
	.datac(!\bg2|L4~1_combout ),
	.datad(!\fsm|current_state~0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|always1~4 .extended_lut = "off";
defparam \bg2|always1~4 .lut_mask = 64'h000A000A000A000A;
defparam \bg2|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \bg2|VGA_R~2 (
// Equation(s):
// \bg2|VGA_R~2_combout  = ( \bg2|VGA_R~0_combout  & ( \bg2|always1~4_combout  ) ) # ( !\bg2|VGA_R~0_combout  & ( \bg2|always1~4_combout  ) ) # ( \bg2|VGA_R~0_combout  & ( !\bg2|always1~4_combout  ) ) # ( !\bg2|VGA_R~0_combout  & ( !\bg2|always1~4_combout  & 
// ( (((\bg2|always1~1_combout ) # (\bg2|always1~3_combout )) # (\bg2|always1~5_combout )) # (\bg2|VGA_R~1_combout ) ) ) )

	.dataa(!\bg2|VGA_R~1_combout ),
	.datab(!\bg2|always1~5_combout ),
	.datac(!\bg2|always1~3_combout ),
	.datad(!\bg2|always1~1_combout ),
	.datae(!\bg2|VGA_R~0_combout ),
	.dataf(!\bg2|always1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg2|VGA_R~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg2|VGA_R~2 .extended_lut = "off";
defparam \bg2|VGA_R~2 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \bg2|VGA_R~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N21
cyclonev_lcell_comb \VGA_R~2 (
// Equation(s):
// \VGA_R~2_combout  = ( \bg2|VGA_R~2_combout  & ( (!\bg2|always1~0_combout  & (((\VGA_R~0_combout  & \bitGenSelector~input_o )) # (\VGA_R~1_combout ))) ) ) # ( !\bg2|VGA_R~2_combout  & ( (!\bg2|always1~0_combout  & \VGA_R~1_combout ) ) )

	.dataa(!\bg2|always1~0_combout ),
	.datab(!\VGA_R~0_combout ),
	.datac(!\VGA_R~1_combout ),
	.datad(!\bitGenSelector~input_o ),
	.datae(gnd),
	.dataf(!\bg2|VGA_R~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~2 .extended_lut = "off";
defparam \VGA_R~2 .lut_mask = 64'h0A0A0A0A0A2A0A2A;
defparam \VGA_R~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N51
cyclonev_lcell_comb \VGA_R~3 (
// Equation(s):
// \VGA_R~3_combout  = ( \switches[0]~input_o  & ( (\switches[2]~input_o ) # (\switches[1]~input_o ) ) ) # ( !\switches[0]~input_o  & ( (\switches[1]~input_o  & \switches[2]~input_o ) ) )

	.dataa(!\switches[1]~input_o ),
	.datab(!\switches[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~3 .extended_lut = "off";
defparam \VGA_R~3 .lut_mask = 64'h1111111177777777;
defparam \VGA_R~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N45
cyclonev_lcell_comb \VGA_R~4 (
// Equation(s):
// \VGA_R~4_combout  = ( \VGA_R~3_combout  & ( (!\bg2|always1~0_combout  & ((!\bitGenSelector~input_o  & (\control|bright~q )) # (\bitGenSelector~input_o  & ((\VGA_R~0_combout ))))) ) ) # ( !\VGA_R~3_combout  & ( (!\bg2|always1~0_combout  & 
// (\bitGenSelector~input_o  & \VGA_R~0_combout )) ) )

	.dataa(!\bg2|always1~0_combout ),
	.datab(!\bitGenSelector~input_o ),
	.datac(!\control|bright~q ),
	.datad(!\VGA_R~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_R~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~4 .extended_lut = "off";
defparam \VGA_R~4 .lut_mask = 64'h00220022082A082A;
defparam \VGA_R~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \VGA_R~5 (
// Equation(s):
// \VGA_R~5_combout  = ( \switches[0]~input_o  & ( (!\switches[2]~input_o  & !\switches[1]~input_o ) ) ) # ( !\switches[0]~input_o  & ( !\switches[2]~input_o  $ (!\switches[1]~input_o ) ) )

	.dataa(!\switches[2]~input_o ),
	.datab(!\switches[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~5 .extended_lut = "off";
defparam \VGA_R~5 .lut_mask = 64'h6666666688888888;
defparam \VGA_R~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \VGA_R~6 (
// Equation(s):
// \VGA_R~6_combout  = ( \control|bright~q  & ( \bg2|VGA_R~2_combout  & ( (!\bg2|always1~0_combout  & ((!\bitGenSelector~input_o  & ((!\VGA_R~5_combout ))) # (\bitGenSelector~input_o  & (\VGA_R~0_combout )))) ) ) ) # ( !\control|bright~q  & ( 
// \bg2|VGA_R~2_combout  & ( (\VGA_R~0_combout  & (\bitGenSelector~input_o  & !\bg2|always1~0_combout )) ) ) ) # ( \control|bright~q  & ( !\bg2|VGA_R~2_combout  & ( (!\bitGenSelector~input_o  & (!\VGA_R~5_combout  & !\bg2|always1~0_combout )) ) ) )

	.dataa(!\VGA_R~0_combout ),
	.datab(!\bitGenSelector~input_o ),
	.datac(!\VGA_R~5_combout ),
	.datad(!\bg2|always1~0_combout ),
	.datae(!\control|bright~q ),
	.dataf(!\bg2|VGA_R~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~6 .extended_lut = "off";
defparam \VGA_R~6 .lut_mask = 64'h0000C0001100D100;
defparam \VGA_R~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N48
cyclonev_lcell_comb \VGA_R~7 (
// Equation(s):
// \VGA_R~7_combout  = ( \switches[0]~input_o  & ( \switches[2]~input_o  ) ) # ( !\switches[0]~input_o  & ( !\switches[1]~input_o  $ (\switches[2]~input_o ) ) )

	.dataa(!\switches[1]~input_o ),
	.datab(!\switches[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~7 .extended_lut = "off";
defparam \VGA_R~7 .lut_mask = 64'h9999999933333333;
defparam \VGA_R~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N0
cyclonev_lcell_comb \VGA_R~8 (
// Equation(s):
// \VGA_R~8_combout  = ( \bitGenSelector~input_o  & ( (!\bg2|always1~0_combout  & \VGA_R~0_combout ) ) ) # ( !\bitGenSelector~input_o  & ( (!\bg2|always1~0_combout  & (\control|bright~q  & \VGA_R~7_combout )) ) )

	.dataa(!\bg2|always1~0_combout ),
	.datab(!\control|bright~q ),
	.datac(!\VGA_R~7_combout ),
	.datad(!\VGA_R~0_combout ),
	.datae(gnd),
	.dataf(!\bitGenSelector~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~8 .extended_lut = "off";
defparam \VGA_R~8 .lut_mask = 64'h0202020200AA00AA;
defparam \VGA_R~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N33
cyclonev_lcell_comb \bg1|WideOr3~0 (
// Equation(s):
// \bg1|WideOr3~0_combout  = ( \switches[0]~input_o  & ( (\switches[1]~input_o  & (\control|bright~q  & \switches[2]~input_o )) ) ) # ( !\switches[0]~input_o  & ( (\control|bright~q  & (!\switches[1]~input_o  $ (\switches[2]~input_o ))) ) )

	.dataa(!\switches[1]~input_o ),
	.datab(!\control|bright~q ),
	.datac(!\switches[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|WideOr3~0 .extended_lut = "off";
defparam \bg1|WideOr3~0 .lut_mask = 64'h2121212101010101;
defparam \bg1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \VGA_R~9 (
// Equation(s):
// \VGA_R~9_combout  = ( \VGA_R~14_combout  & ( \bg1|WideOr3~0_combout  & ( (!\bg2|always1~0_combout  & ((!\bg2|atAnyLightWidth~1_combout ) # ((!\bitGenSelector~input_o ) # (!\bg2|atAnyLightWidth~0_combout )))) ) ) ) # ( !\VGA_R~14_combout  & ( 
// \bg1|WideOr3~0_combout  & ( (!\bitGenSelector~input_o  & !\bg2|always1~0_combout ) ) ) ) # ( \VGA_R~14_combout  & ( !\bg1|WideOr3~0_combout  & ( (\bitGenSelector~input_o  & (!\bg2|always1~0_combout  & ((!\bg2|atAnyLightWidth~1_combout ) # 
// (!\bg2|atAnyLightWidth~0_combout )))) ) ) )

	.dataa(!\bg2|atAnyLightWidth~1_combout ),
	.datab(!\bitGenSelector~input_o ),
	.datac(!\bg2|atAnyLightWidth~0_combout ),
	.datad(!\bg2|always1~0_combout ),
	.datae(!\VGA_R~14_combout ),
	.dataf(!\bg1|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~9 .extended_lut = "off";
defparam \VGA_R~9 .lut_mask = 64'h00003200CC00FE00;
defparam \VGA_R~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N39
cyclonev_lcell_comb \VGA_R~10 (
// Equation(s):
// \VGA_R~10_combout  = ( \switches[0]~input_o  & ( \switches[2]~input_o  ) ) # ( !\switches[0]~input_o  & ( (\switches[1]~input_o  & \switches[2]~input_o ) ) )

	.dataa(!\switches[1]~input_o ),
	.datab(!\switches[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~10 .extended_lut = "off";
defparam \VGA_R~10 .lut_mask = 64'h1111111133333333;
defparam \VGA_R~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N6
cyclonev_lcell_comb \VGA_R~11 (
// Equation(s):
// \VGA_R~11_combout  = ( \control|bright~q  & ( !\bg2|always1~0_combout  & ( (!\bitGenSelector~input_o  & (\VGA_R~10_combout )) # (\bitGenSelector~input_o  & (((\bg2|VGA_R~2_combout  & \VGA_R~0_combout )))) ) ) ) # ( !\control|bright~q  & ( 
// !\bg2|always1~0_combout  & ( (\bitGenSelector~input_o  & (\bg2|VGA_R~2_combout  & \VGA_R~0_combout )) ) ) )

	.dataa(!\bitGenSelector~input_o ),
	.datab(!\VGA_R~10_combout ),
	.datac(!\bg2|VGA_R~2_combout ),
	.datad(!\VGA_R~0_combout ),
	.datae(!\control|bright~q ),
	.dataf(!\bg2|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~11 .extended_lut = "off";
defparam \VGA_R~11 .lut_mask = 64'h0005222700000000;
defparam \VGA_R~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \VGA_R~12 (
// Equation(s):
// \VGA_R~12_combout  = ( \switches[0]~input_o  & ( (!\switches[2]~input_o  & !\switches[1]~input_o ) ) ) # ( !\switches[0]~input_o  & ( !\switches[2]~input_o  ) )

	.dataa(!\switches[2]~input_o ),
	.datab(!\switches[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~12 .extended_lut = "off";
defparam \VGA_R~12 .lut_mask = 64'hAAAAAAAA88888888;
defparam \VGA_R~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \VGA_R~13 (
// Equation(s):
// \VGA_R~13_combout  = ( \VGA_R~12_combout  & ( \bg2|VGA_R~2_combout  & ( (!\bg2|always1~0_combout  & (\VGA_R~0_combout  & \bitGenSelector~input_o )) # (\bg2|always1~0_combout  & ((!\bitGenSelector~input_o ))) ) ) ) # ( !\VGA_R~12_combout  & ( 
// \bg2|VGA_R~2_combout  & ( (!\bg2|always1~0_combout  & ((!\bitGenSelector~input_o  & (\control|bright~q )) # (\bitGenSelector~input_o  & ((\VGA_R~0_combout ))))) # (\bg2|always1~0_combout  & (((!\bitGenSelector~input_o )))) ) ) ) # ( \VGA_R~12_combout  & ( 
// !\bg2|VGA_R~2_combout  & ( (\bg2|always1~0_combout  & !\bitGenSelector~input_o ) ) ) ) # ( !\VGA_R~12_combout  & ( !\bg2|VGA_R~2_combout  & ( (!\bitGenSelector~input_o  & ((\control|bright~q ) # (\bg2|always1~0_combout ))) ) ) )

	.dataa(!\bg2|always1~0_combout ),
	.datab(!\control|bright~q ),
	.datac(!\VGA_R~0_combout ),
	.datad(!\bitGenSelector~input_o ),
	.datae(!\VGA_R~12_combout ),
	.dataf(!\bg2|VGA_R~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_R~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_R~13 .extended_lut = "off";
defparam \VGA_R~13 .lut_mask = 64'h77005500770A550A;
defparam \VGA_R~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \VGA_G~5 (
// Equation(s):
// \VGA_G~5_combout  = ( !\bitGenSelector~input_o  & ( (\switches[2]~input_o  & (!\bg2|always1~0_combout  & (\control|bright~q  & (\switches[1]~input_o )))) ) ) # ( \bitGenSelector~input_o  & ( ((!\bg2|always1~0_combout  & (\bg2|VGA_R~2_combout  & 
// ((\VGA_R~0_combout ))))) ) )

	.dataa(!\switches[2]~input_o ),
	.datab(!\bg2|always1~0_combout ),
	.datac(!\bg2|VGA_R~2_combout ),
	.datad(!\switches[1]~input_o ),
	.datae(!\bitGenSelector~input_o ),
	.dataf(!\VGA_R~0_combout ),
	.datag(!\control|bright~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~5 .extended_lut = "on";
defparam \VGA_G~5 .lut_mask = 64'h0004000000040C0C;
defparam \VGA_G~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N30
cyclonev_lcell_comb \bg1|WideOr8~0 (
// Equation(s):
// \bg1|WideOr8~0_combout  = (\control|bright~q  & (!\switches[1]~input_o  $ (((\switches[2]~input_o ) # (\switches[0]~input_o )))))

	.dataa(!\switches[1]~input_o ),
	.datab(!\control|bright~q ),
	.datac(!\switches[0]~input_o ),
	.datad(!\switches[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|WideOr8~0 .extended_lut = "off";
defparam \bg1|WideOr8~0 .lut_mask = 64'h2111211121112111;
defparam \bg1|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N45
cyclonev_lcell_comb \VGA_G~0 (
// Equation(s):
// \VGA_G~0_combout  = ( \VGA_R~14_combout  & ( \bg1|WideOr8~0_combout  & ( (!\bg2|always1~0_combout  & ((!\bg2|atAnyLightWidth~1_combout ) # ((!\bitGenSelector~input_o ) # (!\bg2|atAnyLightWidth~0_combout )))) ) ) ) # ( !\VGA_R~14_combout  & ( 
// \bg1|WideOr8~0_combout  & ( (!\bitGenSelector~input_o  & !\bg2|always1~0_combout ) ) ) ) # ( \VGA_R~14_combout  & ( !\bg1|WideOr8~0_combout  & ( (\bitGenSelector~input_o  & (!\bg2|always1~0_combout  & ((!\bg2|atAnyLightWidth~1_combout ) # 
// (!\bg2|atAnyLightWidth~0_combout )))) ) ) )

	.dataa(!\bg2|atAnyLightWidth~1_combout ),
	.datab(!\bitGenSelector~input_o ),
	.datac(!\bg2|always1~0_combout ),
	.datad(!\bg2|atAnyLightWidth~0_combout ),
	.datae(!\VGA_R~14_combout ),
	.dataf(!\bg1|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~0 .extended_lut = "off";
defparam \VGA_G~0 .lut_mask = 64'h00003020C0C0F0E0;
defparam \VGA_G~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N42
cyclonev_lcell_comb \VGA_G~1 (
// Equation(s):
// \VGA_G~1_combout  = ( \bg1|WideOr8~0_combout  & ( (!\bg2|always1~0_combout  & ((!\bitGenSelector~input_o ) # ((\bg2|VGA_R~2_combout  & \VGA_R~0_combout )))) ) ) # ( !\bg1|WideOr8~0_combout  & ( (!\bg2|always1~0_combout  & (\bitGenSelector~input_o  & 
// (\bg2|VGA_R~2_combout  & \VGA_R~0_combout ))) ) )

	.dataa(!\bg2|always1~0_combout ),
	.datab(!\bitGenSelector~input_o ),
	.datac(!\bg2|VGA_R~2_combout ),
	.datad(!\VGA_R~0_combout ),
	.datae(gnd),
	.dataf(!\bg1|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~1 .extended_lut = "off";
defparam \VGA_G~1 .lut_mask = 64'h00020002888A888A;
defparam \VGA_G~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N18
cyclonev_lcell_comb \VGA_G~2 (
// Equation(s):
// \VGA_G~2_combout  = ( \bg1|WideOr3~0_combout  & ( (!\bg2|always1~0_combout  & ((!\bitGenSelector~input_o ) # ((\VGA_R~0_combout  & \bg2|VGA_R~2_combout )))) ) ) # ( !\bg1|WideOr3~0_combout  & ( (!\bg2|always1~0_combout  & (\VGA_R~0_combout  & 
// (\bg2|VGA_R~2_combout  & \bitGenSelector~input_o ))) ) )

	.dataa(!\bg2|always1~0_combout ),
	.datab(!\VGA_R~0_combout ),
	.datac(!\bg2|VGA_R~2_combout ),
	.datad(!\bitGenSelector~input_o ),
	.datae(gnd),
	.dataf(!\bg1|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~2 .extended_lut = "off";
defparam \VGA_G~2 .lut_mask = 64'h00020002AA02AA02;
defparam \VGA_G~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N36
cyclonev_lcell_comb \VGA_G~3 (
// Equation(s):
// \VGA_G~3_combout  = ( \switches[0]~input_o  & ( (!\switches[1]~input_o  & !\switches[2]~input_o ) ) ) # ( !\switches[0]~input_o  & ( !\switches[1]~input_o  ) )

	.dataa(!\switches[1]~input_o ),
	.datab(!\switches[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~3 .extended_lut = "off";
defparam \VGA_G~3 .lut_mask = 64'hAAAAAAAA88888888;
defparam \VGA_G~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N3
cyclonev_lcell_comb \VGA_G~4 (
// Equation(s):
// \VGA_G~4_combout  = ( \bitGenSelector~input_o  & ( (!\bg2|always1~0_combout  & \VGA_R~0_combout ) ) ) # ( !\bitGenSelector~input_o  & ( (!\bg2|always1~0_combout  & (\control|bright~q  & !\VGA_G~3_combout )) ) )

	.dataa(!\bg2|always1~0_combout ),
	.datab(!\control|bright~q ),
	.datac(!\VGA_R~0_combout ),
	.datad(!\VGA_G~3_combout ),
	.datae(gnd),
	.dataf(!\bitGenSelector~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_G~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_G~4 .extended_lut = "off";
defparam \VGA_G~4 .lut_mask = 64'h220022000A0A0A0A;
defparam \VGA_G~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \VGA_B~7 (
// Equation(s):
// \VGA_B~7_combout  = ( !\bitGenSelector~input_o  & ( ((!\bg2|always1~0_combout  & (\control|bright~q  & (\switches[1]~input_o  & \switches[0]~input_o )))) ) ) # ( \bitGenSelector~input_o  & ( (\VGA_R~0_combout  & (!\bg2|always1~0_combout  & 
// (!\bg2|VGA_R~2_combout ))) ) )

	.dataa(!\VGA_R~0_combout ),
	.datab(!\bg2|always1~0_combout ),
	.datac(!\bg2|VGA_R~2_combout ),
	.datad(!\switches[1]~input_o ),
	.datae(!\bitGenSelector~input_o ),
	.dataf(!\switches[0]~input_o ),
	.datag(!\control|bright~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~7 .extended_lut = "on";
defparam \VGA_B~7 .lut_mask = 64'h00004040000C4040;
defparam \VGA_B~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \bg1|WideOr9~0 (
// Equation(s):
// \bg1|WideOr9~0_combout  = ( \switches[1]~input_o  & ( (\control|bright~q  & \switches[0]~input_o ) ) ) # ( !\switches[1]~input_o  & ( (\control|bright~q  & (\switches[0]~input_o  & \switches[2]~input_o )) ) )

	.dataa(gnd),
	.datab(!\control|bright~q ),
	.datac(!\switches[0]~input_o ),
	.datad(!\switches[2]~input_o ),
	.datae(gnd),
	.dataf(!\switches[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|WideOr9~0 .extended_lut = "off";
defparam \bg1|WideOr9~0 .lut_mask = 64'h0003000303030303;
defparam \bg1|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \VGA_B~0 (
// Equation(s):
// \VGA_B~0_combout  = ( !\bitGenSelector~input_o  & ( \bg1|WideOr9~0_combout  & ( (!\bg2|LessThan14~0_combout  & ((!\control|Equal1~1_combout ) # ((\bg2|LessThan15~0_combout  & !\control|Equal1~0_combout )))) ) ) )

	.dataa(!\bg2|LessThan15~0_combout ),
	.datab(!\control|Equal1~1_combout ),
	.datac(!\control|Equal1~0_combout ),
	.datad(!\bg2|LessThan14~0_combout ),
	.datae(!\bitGenSelector~input_o ),
	.dataf(!\bg1|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~0 .extended_lut = "off";
defparam \VGA_B~0 .lut_mask = 64'h00000000DC000000;
defparam \VGA_B~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N24
cyclonev_lcell_comb \VGA_B~1 (
// Equation(s):
// \VGA_B~1_combout  = ( \switches[2]~input_o  & ( \switches[0]~input_o  ) ) # ( !\switches[2]~input_o  & ( (!\switches[1]~input_o  & !\switches[0]~input_o ) ) )

	.dataa(!\switches[1]~input_o ),
	.datab(gnd),
	.datac(!\switches[0]~input_o ),
	.datad(gnd),
	.datae(!\switches[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~1 .extended_lut = "off";
defparam \VGA_B~1 .lut_mask = 64'hA0A00F0FA0A00F0F;
defparam \VGA_B~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N54
cyclonev_lcell_comb \VGA_B~2 (
// Equation(s):
// \VGA_B~2_combout  = ( \control|bright~q  & ( \VGA_B~1_combout  & ( (!\bg2|always1~0_combout  & ((!\bitGenSelector~input_o ) # ((\VGA_R~0_combout  & !\bg2|VGA_R~2_combout )))) ) ) ) # ( !\control|bright~q  & ( \VGA_B~1_combout  & ( (!\bg2|always1~0_combout 
//  & (\VGA_R~0_combout  & (!\bg2|VGA_R~2_combout  & \bitGenSelector~input_o ))) ) ) ) # ( \control|bright~q  & ( !\VGA_B~1_combout  & ( (!\bg2|always1~0_combout  & (\VGA_R~0_combout  & (!\bg2|VGA_R~2_combout  & \bitGenSelector~input_o ))) ) ) ) # ( 
// !\control|bright~q  & ( !\VGA_B~1_combout  & ( (!\bg2|always1~0_combout  & (\VGA_R~0_combout  & (!\bg2|VGA_R~2_combout  & \bitGenSelector~input_o ))) ) ) )

	.dataa(!\bg2|always1~0_combout ),
	.datab(!\VGA_R~0_combout ),
	.datac(!\bg2|VGA_R~2_combout ),
	.datad(!\bitGenSelector~input_o ),
	.datae(!\control|bright~q ),
	.dataf(!\VGA_B~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~2 .extended_lut = "off";
defparam \VGA_B~2 .lut_mask = 64'h002000200020AA20;
defparam \VGA_B~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \bg1|WideOr10~0 (
// Equation(s):
// \bg1|WideOr10~0_combout  = ( \switches[1]~input_o  & ( (\switches[0]~input_o  & \control|bright~q ) ) ) # ( !\switches[1]~input_o  & ( (\control|bright~q  & (!\switches[0]~input_o  $ (\switches[2]~input_o ))) ) )

	.dataa(!\switches[0]~input_o ),
	.datab(!\control|bright~q ),
	.datac(!\switches[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bg1|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bg1|WideOr10~0 .extended_lut = "off";
defparam \bg1|WideOr10~0 .lut_mask = 64'h2121212111111111;
defparam \bg1|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \VGA_B~3 (
// Equation(s):
// \VGA_B~3_combout  = ( !\bitGenSelector~input_o  & ( \bg1|WideOr10~0_combout  & ( (!\bg2|LessThan14~0_combout  & ((!\control|Equal1~1_combout ) # ((\bg2|LessThan15~0_combout  & !\control|Equal1~0_combout )))) ) ) )

	.dataa(!\bg2|LessThan15~0_combout ),
	.datab(!\control|Equal1~1_combout ),
	.datac(!\bg2|LessThan14~0_combout ),
	.datad(!\control|Equal1~0_combout ),
	.datae(!\bitGenSelector~input_o ),
	.dataf(!\bg1|WideOr10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~3 .extended_lut = "off";
defparam \VGA_B~3 .lut_mask = 64'h00000000D0C00000;
defparam \VGA_B~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N15
cyclonev_lcell_comb \VGA_B~4 (
// Equation(s):
// \VGA_B~4_combout  = ( \switches[0]~input_o  & ( (\switches[1]~input_o  & \switches[2]~input_o ) ) ) # ( !\switches[0]~input_o  & ( (!\switches[1]~input_o  & !\switches[2]~input_o ) ) )

	.dataa(!\switches[1]~input_o ),
	.datab(!\switches[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~4 .extended_lut = "off";
defparam \VGA_B~4 .lut_mask = 64'h8888888811111111;
defparam \VGA_B~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y77_N57
cyclonev_lcell_comb \VGA_B~5 (
// Equation(s):
// \VGA_B~5_combout  = ( \control|bright~q  & ( \VGA_B~4_combout  & ( (!\bg2|always1~0_combout  & ((!\bitGenSelector~input_o ) # ((\VGA_R~0_combout  & !\bg2|VGA_R~2_combout )))) ) ) ) # ( !\control|bright~q  & ( \VGA_B~4_combout  & ( (!\bg2|always1~0_combout 
//  & (\VGA_R~0_combout  & (\bitGenSelector~input_o  & !\bg2|VGA_R~2_combout ))) ) ) ) # ( \control|bright~q  & ( !\VGA_B~4_combout  & ( (!\bg2|always1~0_combout  & (\VGA_R~0_combout  & (\bitGenSelector~input_o  & !\bg2|VGA_R~2_combout ))) ) ) ) # ( 
// !\control|bright~q  & ( !\VGA_B~4_combout  & ( (!\bg2|always1~0_combout  & (\VGA_R~0_combout  & (\bitGenSelector~input_o  & !\bg2|VGA_R~2_combout ))) ) ) )

	.dataa(!\bg2|always1~0_combout ),
	.datab(!\VGA_R~0_combout ),
	.datac(!\bitGenSelector~input_o ),
	.datad(!\bg2|VGA_R~2_combout ),
	.datae(!\control|bright~q ),
	.dataf(!\VGA_B~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~5 .extended_lut = "off";
defparam \VGA_B~5 .lut_mask = 64'h020002000200A2A0;
defparam \VGA_B~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \VGA_B~6 (
// Equation(s):
// \VGA_B~6_combout  = ( \control|bright~q  & ( \bg2|VGA_R~2_combout  & ( (!\bg2|always1~0_combout  & ((!\bitGenSelector~input_o  & ((\switches[0]~input_o ))) # (\bitGenSelector~input_o  & (!\VGA_R~0_combout )))) ) ) ) # ( !\control|bright~q  & ( 
// \bg2|VGA_R~2_combout  & ( (!\VGA_R~0_combout  & (!\bg2|always1~0_combout  & \bitGenSelector~input_o )) ) ) ) # ( \control|bright~q  & ( !\bg2|VGA_R~2_combout  & ( (!\bg2|always1~0_combout  & ((\switches[0]~input_o ) # (\bitGenSelector~input_o ))) ) ) ) # 
// ( !\control|bright~q  & ( !\bg2|VGA_R~2_combout  & ( (!\bg2|always1~0_combout  & \bitGenSelector~input_o ) ) ) )

	.dataa(!\VGA_R~0_combout ),
	.datab(!\bg2|always1~0_combout ),
	.datac(!\bitGenSelector~input_o ),
	.datad(!\switches[0]~input_o ),
	.datae(!\control|bright~q ),
	.dataf(!\bg2|VGA_R~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_B~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_B~6 .extended_lut = "off";
defparam \VGA_B~6 .lut_mask = 64'h0C0C0CCC080808C8;
defparam \VGA_B~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N3
cyclonev_lcell_comb \LEDs~0 (
// Equation(s):
// \LEDs~0_combout  = ( \fsm|current_state~5_q  & ( \bitGenSelector~input_o  ) ) # ( !\fsm|current_state~5_q  & ( (\fsm|current_state~2_q  & \bitGenSelector~input_o ) ) )

	.dataa(!\fsm|current_state~2_q ),
	.datab(!\bitGenSelector~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsm|current_state~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDs~0 .extended_lut = "off";
defparam \LEDs~0 .lut_mask = 64'h1111111133333333;
defparam \LEDs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N54
cyclonev_lcell_comb \LEDs~1 (
// Equation(s):
// \LEDs~1_combout  = ( \fsm|current_state~2_q  & ( \fsm|current_state~5_q  & ( \bitGenSelector~input_o  ) ) ) # ( !\fsm|current_state~2_q  & ( \fsm|current_state~5_q  & ( \bitGenSelector~input_o  ) ) ) # ( \fsm|current_state~2_q  & ( !\fsm|current_state~5_q 
//  & ( \bitGenSelector~input_o  ) ) ) # ( !\fsm|current_state~2_q  & ( !\fsm|current_state~5_q  & ( (\fsm|current_state~3_q  & \bitGenSelector~input_o ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|current_state~3_q ),
	.datad(!\bitGenSelector~input_o ),
	.datae(!\fsm|current_state~2_q ),
	.dataf(!\fsm|current_state~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDs~1 .extended_lut = "off";
defparam \LEDs~1 .lut_mask = 64'h000F00FF00FF00FF;
defparam \LEDs~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N36
cyclonev_lcell_comb \LEDs~2 (
// Equation(s):
// \LEDs~2_combout  = ( \fsm|current_state~5_q  & ( (!\fsm|current_state~1_q  & (\fsm|unclocked_next_state~0_combout  & \bitGenSelector~input_o )) ) ) # ( !\fsm|current_state~5_q  & ( (!\fsm|WideOr2~0_combout  & (!\fsm|current_state~1_q  & 
// (\fsm|unclocked_next_state~0_combout  & \bitGenSelector~input_o ))) ) )

	.dataa(!\fsm|WideOr2~0_combout ),
	.datab(!\fsm|current_state~1_q ),
	.datac(!\fsm|unclocked_next_state~0_combout ),
	.datad(!\bitGenSelector~input_o ),
	.datae(gnd),
	.dataf(!\fsm|current_state~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDs~2 .extended_lut = "off";
defparam \LEDs~2 .lut_mask = 64'h00080008000C000C;
defparam \LEDs~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N51
cyclonev_lcell_comb \LEDs~3 (
// Equation(s):
// \LEDs~3_combout  = ( \fsm|current_state~5_q  & ( \bitGenSelector~input_o  ) ) # ( !\fsm|current_state~5_q  & ( (\bitGenSelector~input_o  & ((!\fsm|unclocked_next_state~0_combout ) # (\fsm|current_state~1_q ))) ) )

	.dataa(!\fsm|unclocked_next_state~0_combout ),
	.datab(gnd),
	.datac(!\bitGenSelector~input_o ),
	.datad(!\fsm|current_state~1_q ),
	.datae(gnd),
	.dataf(!\fsm|current_state~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDs~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDs~3 .extended_lut = "off";
defparam \LEDs~3 .lut_mask = 64'h0A0F0A0F0F0F0F0F;
defparam \LEDs~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N21
cyclonev_lcell_comb \LEDs~4 (
// Equation(s):
// \LEDs~4_combout  = (\bitGenSelector~input_o  & ((!\fsm|unclocked_next_state~0_combout ) # (\fsm|current_state~5_q )))

	.dataa(gnd),
	.datab(!\fsm|current_state~5_q ),
	.datac(!\bitGenSelector~input_o ),
	.datad(!\fsm|unclocked_next_state~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDs~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDs~4 .extended_lut = "off";
defparam \LEDs~4 .lut_mask = 64'h0F030F030F030F03;
defparam \LEDs~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \LEDs~5 (
// Equation(s):
// \LEDs~5_combout  = (\bitGenSelector~input_o  & ((\fsm|current_state~5_q ) # (\fsm|current_state~6_q )))

	.dataa(!\fsm|current_state~6_q ),
	.datab(gnd),
	.datac(!\bitGenSelector~input_o ),
	.datad(!\fsm|current_state~5_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDs~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDs~5 .extended_lut = "off";
defparam \LEDs~5 .lut_mask = 64'h050F050F050F050F;
defparam \LEDs~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
