// Seed: 649741089
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_2.id_6 = 0;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd38,
    parameter id_3 = 32'd57
) (
    id_1,
    _id_2,
    _id_3
);
  output wire _id_3;
  output wire _id_2;
  output wire id_1;
  logic [id_3 : id_2] id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_4,
      id_4,
      id_1
  );
endmodule
module module_2 (
    output wor id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    output uwire id_8,
    output wor id_9,
    output uwire id_10,
    input tri0 id_11,
    output wand id_12,
    output wor id_13,
    output supply1 id_14,
    input tri0 id_15,
    output tri0 id_16,
    input tri0 id_17,
    output supply0 id_18,
    output wor id_19
);
  tri1 id_21 = -1;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
  logic id_22;
  ;
endmodule
