INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noahm/Desktop/sr_latch/sr_latch.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noahm/Desktop/sr_latch/sr_latch.srcs/sim_1/new/sr_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/noahm/Desktop/sr_latch/sr_latch.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
