<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>aic7xxx_reg.h source code [netbsd/sys/dev/microcode/aic7xxx/aic7xxx_reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ahc_reg_parse_entry "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/microcode/aic7xxx/aic7xxx_reg.h'; var root_path = '../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>netbsd</a>/<a href='../../..'>sys</a>/<a href='../..'>dev</a>/<a href='..'>microcode</a>/<a href='./'>aic7xxx</a>/<a href='aic7xxx_reg.h.html'>aic7xxx_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * DO NOT EDIT - This file is automatically generated</i></td></tr>
<tr><th id="3">3</th><td><i> *		 from the following source files:</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * $NetBSD: aic7xxx_reg.h,v 1.2 2003/04/19 19:27:50 fvdl Exp $</i></td></tr>
<tr><th id="6">6</th><td><i> * $NetBSD: aic7xxx_reg.h,v 1.2 2003/04/19 19:27:50 fvdl Exp $</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td><b>typedef</b> <em>int</em> (<dfn class="typedef" id="ahc_reg_print_t" title='ahc_reg_print_t' data-type='int (u_int, u_int *, u_int)' data-ref="ahc_reg_print_t" data-ref-filename="ahc_reg_print_t">ahc_reg_print_t</dfn>)(<a class="typedef" href="../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a>, <a class="typedef" href="../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a> *, <a class="typedef" href="../../../sys/types.h.html#u_int" title='u_int' data-type='unsigned int' data-ref="u_int" data-ref-filename="u_int">u_int</a>);</td></tr>
<tr><th id="9">9</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="ahc_reg_parse_entry" title='ahc_reg_parse_entry' data-ref="ahc_reg_parse_entry" data-ref-filename="ahc_reg_parse_entry"><a class="type" href="#ahc_reg_parse_entry" title='ahc_reg_parse_entry' data-ref="ahc_reg_parse_entry" data-ref-filename="ahc_reg_parse_entry">ahc_reg_parse_entry</a></dfn> {</td></tr>
<tr><th id="10">10</th><td>	<em>char</em>	*<dfn class="decl field" id="ahc_reg_parse_entry::name" title='ahc_reg_parse_entry::name' data-ref="ahc_reg_parse_entry::name" data-ref-filename="ahc_reg_parse_entry..name">name</dfn>;</td></tr>
<tr><th id="11">11</th><td>	<a class="typedef" href="../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	 <dfn class="decl field" id="ahc_reg_parse_entry::value" title='ahc_reg_parse_entry::value' data-ref="ahc_reg_parse_entry::value" data-ref-filename="ahc_reg_parse_entry..value">value</dfn>;</td></tr>
<tr><th id="12">12</th><td>	<a class="typedef" href="../../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	 <dfn class="decl field" id="ahc_reg_parse_entry::mask" title='ahc_reg_parse_entry::mask' data-ref="ahc_reg_parse_entry::mask" data-ref-filename="ahc_reg_parse_entry..mask">mask</dfn>;</td></tr>
<tr><th id="13">13</th><td>} <dfn class="typedef" id="ahc_reg_parse_entry_t" title='ahc_reg_parse_entry_t' data-type='struct ahc_reg_parse_entry' data-ref="ahc_reg_parse_entry_t" data-ref-filename="ahc_reg_parse_entry_t">ahc_reg_parse_entry_t</dfn>;</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="16">16</th><td>ahc_reg_print_t ahc_scsiseq_print;</td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="15">else</span></u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/ahc_scsiseq_print" data-ref="_M/ahc_scsiseq_print">ahc_scsiseq_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="19">19</th><td><u>    ahc_print_register(NULL, 0, "SCSISEQ", 0x00, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="23">23</th><td>ahc_reg_print_t ahc_sxfrctl0_print;</td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="22">else</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/ahc_sxfrctl0_print" data-ref="_M/ahc_sxfrctl0_print">ahc_sxfrctl0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="26">26</th><td><u>    ahc_print_register(NULL, 0, "SXFRCTL0", 0x01, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="27">27</th><td><u>#<span data-ppcond="22">endif</span></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="30">30</th><td>ahc_reg_print_t ahc_sxfrctl1_print;</td></tr>
<tr><th id="31">31</th><td><u>#<span data-ppcond="29">else</span></u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/ahc_sxfrctl1_print" data-ref="_M/ahc_sxfrctl1_print">ahc_sxfrctl1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="33">33</th><td><u>    ahc_print_register(NULL, 0, "SXFRCTL1", 0x02, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#<span data-ppcond="36">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="37">37</th><td>ahc_reg_print_t ahc_scsisigo_print;</td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="36">else</span></u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/ahc_scsisigo_print" data-ref="_M/ahc_scsisigo_print">ahc_scsisigo_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="40">40</th><td><u>    ahc_print_register(NULL, 0, "SCSISIGO", 0x03, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="36">endif</span></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="43">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="44">44</th><td>ahc_reg_print_t ahc_scsisigi_print;</td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="43">else</span></u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/ahc_scsisigi_print" data-ref="_M/ahc_scsisigi_print">ahc_scsisigi_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="47">47</th><td><u>    ahc_print_register(NULL, 0, "SCSISIGI", 0x03, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="48">48</th><td><u>#<span data-ppcond="43">endif</span></u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#<span data-ppcond="50">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="51">51</th><td>ahc_reg_print_t ahc_scsirate_print;</td></tr>
<tr><th id="52">52</th><td><u>#<span data-ppcond="50">else</span></u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/ahc_scsirate_print" data-ref="_M/ahc_scsirate_print">ahc_scsirate_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="54">54</th><td><u>    ahc_print_register(NULL, 0, "SCSIRATE", 0x04, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="55">55</th><td><u>#<span data-ppcond="50">endif</span></u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#<span data-ppcond="57">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="58">58</th><td>ahc_reg_print_t ahc_scsiid_print;</td></tr>
<tr><th id="59">59</th><td><u>#<span data-ppcond="57">else</span></u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ahc_scsiid_print" data-ref="_M/ahc_scsiid_print">ahc_scsiid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="61">61</th><td><u>    ahc_print_register(NULL, 0, "SCSIID", 0x05, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="62">62</th><td><u>#<span data-ppcond="57">endif</span></u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#<span data-ppcond="64">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="65">65</th><td>ahc_reg_print_t ahc_scsidatl_print;</td></tr>
<tr><th id="66">66</th><td><u>#<span data-ppcond="64">else</span></u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ahc_scsidatl_print" data-ref="_M/ahc_scsidatl_print">ahc_scsidatl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="68">68</th><td><u>    ahc_print_register(NULL, 0, "SCSIDATL", 0x06, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="69">69</th><td><u>#<span data-ppcond="64">endif</span></u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#<span data-ppcond="71">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="72">72</th><td>ahc_reg_print_t ahc_scsidath_print;</td></tr>
<tr><th id="73">73</th><td><u>#<span data-ppcond="71">else</span></u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/ahc_scsidath_print" data-ref="_M/ahc_scsidath_print">ahc_scsidath_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="75">75</th><td><u>    ahc_print_register(NULL, 0, "SCSIDATH", 0x07, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="76">76</th><td><u>#<span data-ppcond="71">endif</span></u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#<span data-ppcond="78">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="79">79</th><td>ahc_reg_print_t ahc_stcnt_print;</td></tr>
<tr><th id="80">80</th><td><u>#<span data-ppcond="78">else</span></u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ahc_stcnt_print" data-ref="_M/ahc_stcnt_print">ahc_stcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="82">82</th><td><u>    ahc_print_register(NULL, 0, "STCNT", 0x08, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="78">endif</span></u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#<span data-ppcond="85">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="86">86</th><td>ahc_reg_print_t ahc_optionmode_print;</td></tr>
<tr><th id="87">87</th><td><u>#<span data-ppcond="85">else</span></u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ahc_optionmode_print" data-ref="_M/ahc_optionmode_print">ahc_optionmode_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="89">89</th><td><u>    ahc_print_register(NULL, 0, "OPTIONMODE", 0x08, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="90">90</th><td><u>#<span data-ppcond="85">endif</span></u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#<span data-ppcond="92">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="93">93</th><td>ahc_reg_print_t ahc_targcrccnt_print;</td></tr>
<tr><th id="94">94</th><td><u>#<span data-ppcond="92">else</span></u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ahc_targcrccnt_print" data-ref="_M/ahc_targcrccnt_print">ahc_targcrccnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="96">96</th><td><u>    ahc_print_register(NULL, 0, "TARGCRCCNT", 0x0a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="97">97</th><td><u>#<span data-ppcond="92">endif</span></u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#<span data-ppcond="99">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="100">100</th><td>ahc_reg_print_t ahc_clrsint0_print;</td></tr>
<tr><th id="101">101</th><td><u>#<span data-ppcond="99">else</span></u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/ahc_clrsint0_print" data-ref="_M/ahc_clrsint0_print">ahc_clrsint0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="103">103</th><td><u>    ahc_print_register(NULL, 0, "CLRSINT0", 0x0b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="104">104</th><td><u>#<span data-ppcond="99">endif</span></u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#<span data-ppcond="106">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="107">107</th><td>ahc_reg_print_t ahc_sstat0_print;</td></tr>
<tr><th id="108">108</th><td><u>#<span data-ppcond="106">else</span></u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/ahc_sstat0_print" data-ref="_M/ahc_sstat0_print">ahc_sstat0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="110">110</th><td><u>    ahc_print_register(NULL, 0, "SSTAT0", 0x0b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="111">111</th><td><u>#<span data-ppcond="106">endif</span></u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#<span data-ppcond="113">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="114">114</th><td>ahc_reg_print_t ahc_clrsint1_print;</td></tr>
<tr><th id="115">115</th><td><u>#<span data-ppcond="113">else</span></u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ahc_clrsint1_print" data-ref="_M/ahc_clrsint1_print">ahc_clrsint1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="117">117</th><td><u>    ahc_print_register(NULL, 0, "CLRSINT1", 0x0c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="118">118</th><td><u>#<span data-ppcond="113">endif</span></u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#<span data-ppcond="120">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="121">121</th><td>ahc_reg_print_t ahc_sstat1_print;</td></tr>
<tr><th id="122">122</th><td><u>#<span data-ppcond="120">else</span></u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/ahc_sstat1_print" data-ref="_M/ahc_sstat1_print">ahc_sstat1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="124">124</th><td><u>    ahc_print_register(NULL, 0, "SSTAT1", 0x0c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="125">125</th><td><u>#<span data-ppcond="120">endif</span></u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#<span data-ppcond="127">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="128">128</th><td>ahc_reg_print_t ahc_sstat2_print;</td></tr>
<tr><th id="129">129</th><td><u>#<span data-ppcond="127">else</span></u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/ahc_sstat2_print" data-ref="_M/ahc_sstat2_print">ahc_sstat2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="131">131</th><td><u>    ahc_print_register(NULL, 0, "SSTAT2", 0x0d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="132">132</th><td><u>#<span data-ppcond="127">endif</span></u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#<span data-ppcond="134">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="135">135</th><td>ahc_reg_print_t ahc_sstat3_print;</td></tr>
<tr><th id="136">136</th><td><u>#<span data-ppcond="134">else</span></u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ahc_sstat3_print" data-ref="_M/ahc_sstat3_print">ahc_sstat3_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="138">138</th><td><u>    ahc_print_register(NULL, 0, "SSTAT3", 0x0e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="139">139</th><td><u>#<span data-ppcond="134">endif</span></u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#<span data-ppcond="141">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="142">142</th><td>ahc_reg_print_t ahc_scsiid_ultra2_print;</td></tr>
<tr><th id="143">143</th><td><u>#<span data-ppcond="141">else</span></u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/ahc_scsiid_ultra2_print" data-ref="_M/ahc_scsiid_ultra2_print">ahc_scsiid_ultra2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="145">145</th><td><u>    ahc_print_register(NULL, 0, "SCSIID_ULTRA2", 0x0f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="146">146</th><td><u>#<span data-ppcond="141">endif</span></u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><u>#<span data-ppcond="148">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="149">149</th><td>ahc_reg_print_t ahc_simode0_print;</td></tr>
<tr><th id="150">150</th><td><u>#<span data-ppcond="148">else</span></u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ahc_simode0_print" data-ref="_M/ahc_simode0_print">ahc_simode0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="152">152</th><td><u>    ahc_print_register(NULL, 0, "SIMODE0", 0x10, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="153">153</th><td><u>#<span data-ppcond="148">endif</span></u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><u>#<span data-ppcond="155">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="156">156</th><td>ahc_reg_print_t ahc_simode1_print;</td></tr>
<tr><th id="157">157</th><td><u>#<span data-ppcond="155">else</span></u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ahc_simode1_print" data-ref="_M/ahc_simode1_print">ahc_simode1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="159">159</th><td><u>    ahc_print_register(NULL, 0, "SIMODE1", 0x11, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="160">160</th><td><u>#<span data-ppcond="155">endif</span></u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#<span data-ppcond="162">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="163">163</th><td>ahc_reg_print_t ahc_scsibusl_print;</td></tr>
<tr><th id="164">164</th><td><u>#<span data-ppcond="162">else</span></u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/ahc_scsibusl_print" data-ref="_M/ahc_scsibusl_print">ahc_scsibusl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="166">166</th><td><u>    ahc_print_register(NULL, 0, "SCSIBUSL", 0x12, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="167">167</th><td><u>#<span data-ppcond="162">endif</span></u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#<span data-ppcond="169">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="170">170</th><td>ahc_reg_print_t ahc_sxfrctl2_print;</td></tr>
<tr><th id="171">171</th><td><u>#<span data-ppcond="169">else</span></u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/ahc_sxfrctl2_print" data-ref="_M/ahc_sxfrctl2_print">ahc_sxfrctl2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="173">173</th><td><u>    ahc_print_register(NULL, 0, "SXFRCTL2", 0x13, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="174">174</th><td><u>#<span data-ppcond="169">endif</span></u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#<span data-ppcond="176">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="177">177</th><td>ahc_reg_print_t ahc_scsibush_print;</td></tr>
<tr><th id="178">178</th><td><u>#<span data-ppcond="176">else</span></u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/ahc_scsibush_print" data-ref="_M/ahc_scsibush_print">ahc_scsibush_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="180">180</th><td><u>    ahc_print_register(NULL, 0, "SCSIBUSH", 0x13, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="181">181</th><td><u>#<span data-ppcond="176">endif</span></u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#<span data-ppcond="183">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="184">184</th><td>ahc_reg_print_t ahc_shaddr_print;</td></tr>
<tr><th id="185">185</th><td><u>#<span data-ppcond="183">else</span></u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/ahc_shaddr_print" data-ref="_M/ahc_shaddr_print">ahc_shaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="187">187</th><td><u>    ahc_print_register(NULL, 0, "SHADDR", 0x14, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="188">188</th><td><u>#<span data-ppcond="183">endif</span></u></td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><u>#<span data-ppcond="190">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="191">191</th><td>ahc_reg_print_t ahc_seltimer_print;</td></tr>
<tr><th id="192">192</th><td><u>#<span data-ppcond="190">else</span></u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/ahc_seltimer_print" data-ref="_M/ahc_seltimer_print">ahc_seltimer_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="194">194</th><td><u>    ahc_print_register(NULL, 0, "SELTIMER", 0x18, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="195">195</th><td><u>#<span data-ppcond="190">endif</span></u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#<span data-ppcond="197">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="198">198</th><td>ahc_reg_print_t ahc_selid_print;</td></tr>
<tr><th id="199">199</th><td><u>#<span data-ppcond="197">else</span></u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/ahc_selid_print" data-ref="_M/ahc_selid_print">ahc_selid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="201">201</th><td><u>    ahc_print_register(NULL, 0, "SELID", 0x19, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="202">202</th><td><u>#<span data-ppcond="197">endif</span></u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#<span data-ppcond="204">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="205">205</th><td>ahc_reg_print_t ahc_scamctl_print;</td></tr>
<tr><th id="206">206</th><td><u>#<span data-ppcond="204">else</span></u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/ahc_scamctl_print" data-ref="_M/ahc_scamctl_print">ahc_scamctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="208">208</th><td><u>    ahc_print_register(NULL, 0, "SCAMCTL", 0x1a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="209">209</th><td><u>#<span data-ppcond="204">endif</span></u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#<span data-ppcond="211">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="212">212</th><td>ahc_reg_print_t ahc_targid_print;</td></tr>
<tr><th id="213">213</th><td><u>#<span data-ppcond="211">else</span></u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/ahc_targid_print" data-ref="_M/ahc_targid_print">ahc_targid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="215">215</th><td><u>    ahc_print_register(NULL, 0, "TARGID", 0x1b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="216">216</th><td><u>#<span data-ppcond="211">endif</span></u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><u>#<span data-ppcond="218">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="219">219</th><td>ahc_reg_print_t ahc_spiocap_print;</td></tr>
<tr><th id="220">220</th><td><u>#<span data-ppcond="218">else</span></u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/ahc_spiocap_print" data-ref="_M/ahc_spiocap_print">ahc_spiocap_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="222">222</th><td><u>    ahc_print_register(NULL, 0, "SPIOCAP", 0x1b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="223">223</th><td><u>#<span data-ppcond="218">endif</span></u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#<span data-ppcond="225">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="226">226</th><td>ahc_reg_print_t ahc_brdctl_print;</td></tr>
<tr><th id="227">227</th><td><u>#<span data-ppcond="225">else</span></u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/ahc_brdctl_print" data-ref="_M/ahc_brdctl_print">ahc_brdctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="229">229</th><td><u>    ahc_print_register(NULL, 0, "BRDCTL", 0x1d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="230">230</th><td><u>#<span data-ppcond="225">endif</span></u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#<span data-ppcond="232">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="233">233</th><td>ahc_reg_print_t ahc_seectl_print;</td></tr>
<tr><th id="234">234</th><td><u>#<span data-ppcond="232">else</span></u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/ahc_seectl_print" data-ref="_M/ahc_seectl_print">ahc_seectl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="236">236</th><td><u>    ahc_print_register(NULL, 0, "SEECTL", 0x1e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="237">237</th><td><u>#<span data-ppcond="232">endif</span></u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#<span data-ppcond="239">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="240">240</th><td>ahc_reg_print_t ahc_sblkctl_print;</td></tr>
<tr><th id="241">241</th><td><u>#<span data-ppcond="239">else</span></u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/ahc_sblkctl_print" data-ref="_M/ahc_sblkctl_print">ahc_sblkctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="243">243</th><td><u>    ahc_print_register(NULL, 0, "SBLKCTL", 0x1f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="244">244</th><td><u>#<span data-ppcond="239">endif</span></u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><u>#<span data-ppcond="246">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="247">247</th><td>ahc_reg_print_t ahc_busy_targets_print;</td></tr>
<tr><th id="248">248</th><td><u>#<span data-ppcond="246">else</span></u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/ahc_busy_targets_print" data-ref="_M/ahc_busy_targets_print">ahc_busy_targets_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="250">250</th><td><u>    ahc_print_register(NULL, 0, "BUSY_TARGETS", 0x20, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="251">251</th><td><u>#<span data-ppcond="246">endif</span></u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#<span data-ppcond="253">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="254">254</th><td>ahc_reg_print_t ahc_ultra_enb_print;</td></tr>
<tr><th id="255">255</th><td><u>#<span data-ppcond="253">else</span></u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/ahc_ultra_enb_print" data-ref="_M/ahc_ultra_enb_print">ahc_ultra_enb_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="257">257</th><td><u>    ahc_print_register(NULL, 0, "ULTRA_ENB", 0x30, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="258">258</th><td><u>#<span data-ppcond="253">endif</span></u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#<span data-ppcond="260">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="261">261</th><td>ahc_reg_print_t ahc_disc_dsb_print;</td></tr>
<tr><th id="262">262</th><td><u>#<span data-ppcond="260">else</span></u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/ahc_disc_dsb_print" data-ref="_M/ahc_disc_dsb_print">ahc_disc_dsb_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="264">264</th><td><u>    ahc_print_register(NULL, 0, "DISC_DSB", 0x32, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="265">265</th><td><u>#<span data-ppcond="260">endif</span></u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td><u>#<span data-ppcond="267">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="268">268</th><td>ahc_reg_print_t ahc_cmdsize_table_tail_print;</td></tr>
<tr><th id="269">269</th><td><u>#<span data-ppcond="267">else</span></u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/ahc_cmdsize_table_tail_print" data-ref="_M/ahc_cmdsize_table_tail_print">ahc_cmdsize_table_tail_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="271">271</th><td><u>    ahc_print_register(NULL, 0, "CMDSIZE_TABLE_TAIL", 0x34, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="272">272</th><td><u>#<span data-ppcond="267">endif</span></u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#<span data-ppcond="274">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="275">275</th><td>ahc_reg_print_t ahc_mwi_residual_print;</td></tr>
<tr><th id="276">276</th><td><u>#<span data-ppcond="274">else</span></u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/ahc_mwi_residual_print" data-ref="_M/ahc_mwi_residual_print">ahc_mwi_residual_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="278">278</th><td><u>    ahc_print_register(NULL, 0, "MWI_RESIDUAL", 0x38, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="279">279</th><td><u>#<span data-ppcond="274">endif</span></u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><u>#<span data-ppcond="281">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="282">282</th><td>ahc_reg_print_t ahc_next_queued_scb_print;</td></tr>
<tr><th id="283">283</th><td><u>#<span data-ppcond="281">else</span></u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/ahc_next_queued_scb_print" data-ref="_M/ahc_next_queued_scb_print">ahc_next_queued_scb_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="285">285</th><td><u>    ahc_print_register(NULL, 0, "NEXT_QUEUED_SCB", 0x39, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="286">286</th><td><u>#<span data-ppcond="281">endif</span></u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#<span data-ppcond="288">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="289">289</th><td>ahc_reg_print_t ahc_msg_out_print;</td></tr>
<tr><th id="290">290</th><td><u>#<span data-ppcond="288">else</span></u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/ahc_msg_out_print" data-ref="_M/ahc_msg_out_print">ahc_msg_out_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="292">292</th><td><u>    ahc_print_register(NULL, 0, "MSG_OUT", 0x3a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="293">293</th><td><u>#<span data-ppcond="288">endif</span></u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><u>#<span data-ppcond="295">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="296">296</th><td>ahc_reg_print_t ahc_dmaparams_print;</td></tr>
<tr><th id="297">297</th><td><u>#<span data-ppcond="295">else</span></u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/ahc_dmaparams_print" data-ref="_M/ahc_dmaparams_print">ahc_dmaparams_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="299">299</th><td><u>    ahc_print_register(NULL, 0, "DMAPARAMS", 0x3b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="300">300</th><td><u>#<span data-ppcond="295">endif</span></u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#<span data-ppcond="302">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="303">303</th><td>ahc_reg_print_t ahc_seq_flags_print;</td></tr>
<tr><th id="304">304</th><td><u>#<span data-ppcond="302">else</span></u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/ahc_seq_flags_print" data-ref="_M/ahc_seq_flags_print">ahc_seq_flags_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="306">306</th><td><u>    ahc_print_register(NULL, 0, "SEQ_FLAGS", 0x3c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="307">307</th><td><u>#<span data-ppcond="302">endif</span></u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><u>#<span data-ppcond="309">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="310">310</th><td>ahc_reg_print_t ahc_saved_scsiid_print;</td></tr>
<tr><th id="311">311</th><td><u>#<span data-ppcond="309">else</span></u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/ahc_saved_scsiid_print" data-ref="_M/ahc_saved_scsiid_print">ahc_saved_scsiid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="313">313</th><td><u>    ahc_print_register(NULL, 0, "SAVED_SCSIID", 0x3d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="314">314</th><td><u>#<span data-ppcond="309">endif</span></u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><u>#<span data-ppcond="316">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="317">317</th><td>ahc_reg_print_t ahc_saved_lun_print;</td></tr>
<tr><th id="318">318</th><td><u>#<span data-ppcond="316">else</span></u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/ahc_saved_lun_print" data-ref="_M/ahc_saved_lun_print">ahc_saved_lun_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="320">320</th><td><u>    ahc_print_register(NULL, 0, "SAVED_LUN", 0x3e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="321">321</th><td><u>#<span data-ppcond="316">endif</span></u></td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><u>#<span data-ppcond="323">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="324">324</th><td>ahc_reg_print_t ahc_lastphase_print;</td></tr>
<tr><th id="325">325</th><td><u>#<span data-ppcond="323">else</span></u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/ahc_lastphase_print" data-ref="_M/ahc_lastphase_print">ahc_lastphase_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="327">327</th><td><u>    ahc_print_register(NULL, 0, "LASTPHASE", 0x3f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="328">328</th><td><u>#<span data-ppcond="323">endif</span></u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#<span data-ppcond="330">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="331">331</th><td>ahc_reg_print_t ahc_waiting_scbh_print;</td></tr>
<tr><th id="332">332</th><td><u>#<span data-ppcond="330">else</span></u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/ahc_waiting_scbh_print" data-ref="_M/ahc_waiting_scbh_print">ahc_waiting_scbh_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="334">334</th><td><u>    ahc_print_register(NULL, 0, "WAITING_SCBH", 0x40, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="335">335</th><td><u>#<span data-ppcond="330">endif</span></u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><u>#<span data-ppcond="337">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="338">338</th><td>ahc_reg_print_t ahc_disconnected_scbh_print;</td></tr>
<tr><th id="339">339</th><td><u>#<span data-ppcond="337">else</span></u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/ahc_disconnected_scbh_print" data-ref="_M/ahc_disconnected_scbh_print">ahc_disconnected_scbh_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="341">341</th><td><u>    ahc_print_register(NULL, 0, "DISCONNECTED_SCBH", 0x41, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="342">342</th><td><u>#<span data-ppcond="337">endif</span></u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#<span data-ppcond="344">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="345">345</th><td>ahc_reg_print_t ahc_free_scbh_print;</td></tr>
<tr><th id="346">346</th><td><u>#<span data-ppcond="344">else</span></u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/ahc_free_scbh_print" data-ref="_M/ahc_free_scbh_print">ahc_free_scbh_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="348">348</th><td><u>    ahc_print_register(NULL, 0, "FREE_SCBH", 0x42, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="349">349</th><td><u>#<span data-ppcond="344">endif</span></u></td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><u>#<span data-ppcond="351">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="352">352</th><td>ahc_reg_print_t ahc_complete_scbh_print;</td></tr>
<tr><th id="353">353</th><td><u>#<span data-ppcond="351">else</span></u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/ahc_complete_scbh_print" data-ref="_M/ahc_complete_scbh_print">ahc_complete_scbh_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="355">355</th><td><u>    ahc_print_register(NULL, 0, "COMPLETE_SCBH", 0x43, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="356">356</th><td><u>#<span data-ppcond="351">endif</span></u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#<span data-ppcond="358">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="359">359</th><td>ahc_reg_print_t ahc_hscb_addr_print;</td></tr>
<tr><th id="360">360</th><td><u>#<span data-ppcond="358">else</span></u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/ahc_hscb_addr_print" data-ref="_M/ahc_hscb_addr_print">ahc_hscb_addr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="362">362</th><td><u>    ahc_print_register(NULL, 0, "HSCB_ADDR", 0x44, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="363">363</th><td><u>#<span data-ppcond="358">endif</span></u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><u>#<span data-ppcond="365">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="366">366</th><td>ahc_reg_print_t ahc_shared_data_addr_print;</td></tr>
<tr><th id="367">367</th><td><u>#<span data-ppcond="365">else</span></u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/ahc_shared_data_addr_print" data-ref="_M/ahc_shared_data_addr_print">ahc_shared_data_addr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="369">369</th><td><u>    ahc_print_register(NULL, 0, "SHARED_DATA_ADDR", 0x48, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="370">370</th><td><u>#<span data-ppcond="365">endif</span></u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#<span data-ppcond="372">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="373">373</th><td>ahc_reg_print_t ahc_kernel_qinpos_print;</td></tr>
<tr><th id="374">374</th><td><u>#<span data-ppcond="372">else</span></u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/ahc_kernel_qinpos_print" data-ref="_M/ahc_kernel_qinpos_print">ahc_kernel_qinpos_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="376">376</th><td><u>    ahc_print_register(NULL, 0, "KERNEL_QINPOS", 0x4c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="377">377</th><td><u>#<span data-ppcond="372">endif</span></u></td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><u>#<span data-ppcond="379">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="380">380</th><td>ahc_reg_print_t ahc_qinpos_print;</td></tr>
<tr><th id="381">381</th><td><u>#<span data-ppcond="379">else</span></u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/ahc_qinpos_print" data-ref="_M/ahc_qinpos_print">ahc_qinpos_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="383">383</th><td><u>    ahc_print_register(NULL, 0, "QINPOS", 0x4d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="384">384</th><td><u>#<span data-ppcond="379">endif</span></u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#<span data-ppcond="386">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="387">387</th><td>ahc_reg_print_t ahc_qoutpos_print;</td></tr>
<tr><th id="388">388</th><td><u>#<span data-ppcond="386">else</span></u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/ahc_qoutpos_print" data-ref="_M/ahc_qoutpos_print">ahc_qoutpos_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="390">390</th><td><u>    ahc_print_register(NULL, 0, "QOUTPOS", 0x4e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="391">391</th><td><u>#<span data-ppcond="386">endif</span></u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><u>#<span data-ppcond="393">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="394">394</th><td>ahc_reg_print_t ahc_kernel_tqinpos_print;</td></tr>
<tr><th id="395">395</th><td><u>#<span data-ppcond="393">else</span></u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/ahc_kernel_tqinpos_print" data-ref="_M/ahc_kernel_tqinpos_print">ahc_kernel_tqinpos_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="397">397</th><td><u>    ahc_print_register(NULL, 0, "KERNEL_TQINPOS", 0x4f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="398">398</th><td><u>#<span data-ppcond="393">endif</span></u></td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><u>#<span data-ppcond="400">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="401">401</th><td>ahc_reg_print_t ahc_tqinpos_print;</td></tr>
<tr><th id="402">402</th><td><u>#<span data-ppcond="400">else</span></u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/ahc_tqinpos_print" data-ref="_M/ahc_tqinpos_print">ahc_tqinpos_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="404">404</th><td><u>    ahc_print_register(NULL, 0, "TQINPOS", 0x50, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="405">405</th><td><u>#<span data-ppcond="400">endif</span></u></td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><u>#<span data-ppcond="407">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="408">408</th><td>ahc_reg_print_t ahc_arg_1_print;</td></tr>
<tr><th id="409">409</th><td><u>#<span data-ppcond="407">else</span></u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/ahc_arg_1_print" data-ref="_M/ahc_arg_1_print">ahc_arg_1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="411">411</th><td><u>    ahc_print_register(NULL, 0, "ARG_1", 0x51, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="412">412</th><td><u>#<span data-ppcond="407">endif</span></u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><u>#<span data-ppcond="414">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="415">415</th><td>ahc_reg_print_t ahc_arg_2_print;</td></tr>
<tr><th id="416">416</th><td><u>#<span data-ppcond="414">else</span></u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/ahc_arg_2_print" data-ref="_M/ahc_arg_2_print">ahc_arg_2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="418">418</th><td><u>    ahc_print_register(NULL, 0, "ARG_2", 0x52, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="419">419</th><td><u>#<span data-ppcond="414">endif</span></u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><u>#<span data-ppcond="421">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="422">422</th><td>ahc_reg_print_t ahc_last_msg_print;</td></tr>
<tr><th id="423">423</th><td><u>#<span data-ppcond="421">else</span></u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/ahc_last_msg_print" data-ref="_M/ahc_last_msg_print">ahc_last_msg_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="425">425</th><td><u>    ahc_print_register(NULL, 0, "LAST_MSG", 0x53, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="426">426</th><td><u>#<span data-ppcond="421">endif</span></u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td><u>#<span data-ppcond="428">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="429">429</th><td>ahc_reg_print_t ahc_scsiseq_template_print;</td></tr>
<tr><th id="430">430</th><td><u>#<span data-ppcond="428">else</span></u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/ahc_scsiseq_template_print" data-ref="_M/ahc_scsiseq_template_print">ahc_scsiseq_template_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="432">432</th><td><u>    ahc_print_register(NULL, 0, "SCSISEQ_TEMPLATE", 0x54, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="433">433</th><td><u>#<span data-ppcond="428">endif</span></u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><u>#<span data-ppcond="435">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="436">436</th><td>ahc_reg_print_t ahc_data_count_odd_print;</td></tr>
<tr><th id="437">437</th><td><u>#<span data-ppcond="435">else</span></u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/ahc_data_count_odd_print" data-ref="_M/ahc_data_count_odd_print">ahc_data_count_odd_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="439">439</th><td><u>    ahc_print_register(NULL, 0, "DATA_COUNT_ODD", 0x55, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="440">440</th><td><u>#<span data-ppcond="435">endif</span></u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><u>#<span data-ppcond="442">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="443">443</th><td>ahc_reg_print_t ahc_ha_274_biosglobal_print;</td></tr>
<tr><th id="444">444</th><td><u>#<span data-ppcond="442">else</span></u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/ahc_ha_274_biosglobal_print" data-ref="_M/ahc_ha_274_biosglobal_print">ahc_ha_274_biosglobal_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="446">446</th><td><u>    ahc_print_register(NULL, 0, "HA_274_BIOSGLOBAL", 0x56, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="447">447</th><td><u>#<span data-ppcond="442">endif</span></u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#<span data-ppcond="449">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="450">450</th><td>ahc_reg_print_t ahc_seq_flags2_print;</td></tr>
<tr><th id="451">451</th><td><u>#<span data-ppcond="449">else</span></u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/ahc_seq_flags2_print" data-ref="_M/ahc_seq_flags2_print">ahc_seq_flags2_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="453">453</th><td><u>    ahc_print_register(NULL, 0, "SEQ_FLAGS2", 0x57, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="454">454</th><td><u>#<span data-ppcond="449">endif</span></u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#<span data-ppcond="456">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="457">457</th><td>ahc_reg_print_t ahc_scsiconf_print;</td></tr>
<tr><th id="458">458</th><td><u>#<span data-ppcond="456">else</span></u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/ahc_scsiconf_print" data-ref="_M/ahc_scsiconf_print">ahc_scsiconf_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="460">460</th><td><u>    ahc_print_register(NULL, 0, "SCSICONF", 0x5a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="461">461</th><td><u>#<span data-ppcond="456">endif</span></u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#<span data-ppcond="463">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="464">464</th><td>ahc_reg_print_t ahc_intdef_print;</td></tr>
<tr><th id="465">465</th><td><u>#<span data-ppcond="463">else</span></u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/ahc_intdef_print" data-ref="_M/ahc_intdef_print">ahc_intdef_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="467">467</th><td><u>    ahc_print_register(NULL, 0, "INTDEF", 0x5c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="468">468</th><td><u>#<span data-ppcond="463">endif</span></u></td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td><u>#<span data-ppcond="470">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="471">471</th><td>ahc_reg_print_t ahc_hostconf_print;</td></tr>
<tr><th id="472">472</th><td><u>#<span data-ppcond="470">else</span></u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/ahc_hostconf_print" data-ref="_M/ahc_hostconf_print">ahc_hostconf_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="474">474</th><td><u>    ahc_print_register(NULL, 0, "HOSTCONF", 0x5d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="475">475</th><td><u>#<span data-ppcond="470">endif</span></u></td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td><u>#<span data-ppcond="477">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="478">478</th><td>ahc_reg_print_t ahc_ha_274_biosctrl_print;</td></tr>
<tr><th id="479">479</th><td><u>#<span data-ppcond="477">else</span></u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/ahc_ha_274_biosctrl_print" data-ref="_M/ahc_ha_274_biosctrl_print">ahc_ha_274_biosctrl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="481">481</th><td><u>    ahc_print_register(NULL, 0, "HA_274_BIOSCTRL", 0x5f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="482">482</th><td><u>#<span data-ppcond="477">endif</span></u></td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><u>#<span data-ppcond="484">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="485">485</th><td>ahc_reg_print_t ahc_seqctl_print;</td></tr>
<tr><th id="486">486</th><td><u>#<span data-ppcond="484">else</span></u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/ahc_seqctl_print" data-ref="_M/ahc_seqctl_print">ahc_seqctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="488">488</th><td><u>    ahc_print_register(NULL, 0, "SEQCTL", 0x60, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="489">489</th><td><u>#<span data-ppcond="484">endif</span></u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><u>#<span data-ppcond="491">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="492">492</th><td>ahc_reg_print_t ahc_seqram_print;</td></tr>
<tr><th id="493">493</th><td><u>#<span data-ppcond="491">else</span></u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/ahc_seqram_print" data-ref="_M/ahc_seqram_print">ahc_seqram_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="495">495</th><td><u>    ahc_print_register(NULL, 0, "SEQRAM", 0x61, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="496">496</th><td><u>#<span data-ppcond="491">endif</span></u></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><u>#<span data-ppcond="498">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="499">499</th><td>ahc_reg_print_t ahc_seqaddr0_print;</td></tr>
<tr><th id="500">500</th><td><u>#<span data-ppcond="498">else</span></u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/ahc_seqaddr0_print" data-ref="_M/ahc_seqaddr0_print">ahc_seqaddr0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="502">502</th><td><u>    ahc_print_register(NULL, 0, "SEQADDR0", 0x62, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="503">503</th><td><u>#<span data-ppcond="498">endif</span></u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#<span data-ppcond="505">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="506">506</th><td>ahc_reg_print_t ahc_seqaddr1_print;</td></tr>
<tr><th id="507">507</th><td><u>#<span data-ppcond="505">else</span></u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/ahc_seqaddr1_print" data-ref="_M/ahc_seqaddr1_print">ahc_seqaddr1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="509">509</th><td><u>    ahc_print_register(NULL, 0, "SEQADDR1", 0x63, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="510">510</th><td><u>#<span data-ppcond="505">endif</span></u></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><u>#<span data-ppcond="512">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="513">513</th><td>ahc_reg_print_t ahc_accum_print;</td></tr>
<tr><th id="514">514</th><td><u>#<span data-ppcond="512">else</span></u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/ahc_accum_print" data-ref="_M/ahc_accum_print">ahc_accum_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="516">516</th><td><u>    ahc_print_register(NULL, 0, "ACCUM", 0x64, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="517">517</th><td><u>#<span data-ppcond="512">endif</span></u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><u>#<span data-ppcond="519">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="520">520</th><td>ahc_reg_print_t ahc_sindex_print;</td></tr>
<tr><th id="521">521</th><td><u>#<span data-ppcond="519">else</span></u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/ahc_sindex_print" data-ref="_M/ahc_sindex_print">ahc_sindex_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="523">523</th><td><u>    ahc_print_register(NULL, 0, "SINDEX", 0x65, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="524">524</th><td><u>#<span data-ppcond="519">endif</span></u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><u>#<span data-ppcond="526">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="527">527</th><td>ahc_reg_print_t ahc_dindex_print;</td></tr>
<tr><th id="528">528</th><td><u>#<span data-ppcond="526">else</span></u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/ahc_dindex_print" data-ref="_M/ahc_dindex_print">ahc_dindex_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="530">530</th><td><u>    ahc_print_register(NULL, 0, "DINDEX", 0x66, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="531">531</th><td><u>#<span data-ppcond="526">endif</span></u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><u>#<span data-ppcond="533">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="534">534</th><td>ahc_reg_print_t ahc_allones_print;</td></tr>
<tr><th id="535">535</th><td><u>#<span data-ppcond="533">else</span></u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/ahc_allones_print" data-ref="_M/ahc_allones_print">ahc_allones_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="537">537</th><td><u>    ahc_print_register(NULL, 0, "ALLONES", 0x69, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="538">538</th><td><u>#<span data-ppcond="533">endif</span></u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><u>#<span data-ppcond="540">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="541">541</th><td>ahc_reg_print_t ahc_none_print;</td></tr>
<tr><th id="542">542</th><td><u>#<span data-ppcond="540">else</span></u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/ahc_none_print" data-ref="_M/ahc_none_print">ahc_none_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="544">544</th><td><u>    ahc_print_register(NULL, 0, "NONE", 0x6a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="545">545</th><td><u>#<span data-ppcond="540">endif</span></u></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><u>#<span data-ppcond="547">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="548">548</th><td>ahc_reg_print_t ahc_allzeros_print;</td></tr>
<tr><th id="549">549</th><td><u>#<span data-ppcond="547">else</span></u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/ahc_allzeros_print" data-ref="_M/ahc_allzeros_print">ahc_allzeros_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="551">551</th><td><u>    ahc_print_register(NULL, 0, "ALLZEROS", 0x6a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="552">552</th><td><u>#<span data-ppcond="547">endif</span></u></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><u>#<span data-ppcond="554">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="555">555</th><td>ahc_reg_print_t ahc_flags_print;</td></tr>
<tr><th id="556">556</th><td><u>#<span data-ppcond="554">else</span></u></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/ahc_flags_print" data-ref="_M/ahc_flags_print">ahc_flags_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="558">558</th><td><u>    ahc_print_register(NULL, 0, "FLAGS", 0x6b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="559">559</th><td><u>#<span data-ppcond="554">endif</span></u></td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><u>#<span data-ppcond="561">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="562">562</th><td>ahc_reg_print_t ahc_sindir_print;</td></tr>
<tr><th id="563">563</th><td><u>#<span data-ppcond="561">else</span></u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/ahc_sindir_print" data-ref="_M/ahc_sindir_print">ahc_sindir_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="565">565</th><td><u>    ahc_print_register(NULL, 0, "SINDIR", 0x6c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="566">566</th><td><u>#<span data-ppcond="561">endif</span></u></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><u>#<span data-ppcond="568">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="569">569</th><td>ahc_reg_print_t ahc_dindir_print;</td></tr>
<tr><th id="570">570</th><td><u>#<span data-ppcond="568">else</span></u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/ahc_dindir_print" data-ref="_M/ahc_dindir_print">ahc_dindir_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="572">572</th><td><u>    ahc_print_register(NULL, 0, "DINDIR", 0x6d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="573">573</th><td><u>#<span data-ppcond="568">endif</span></u></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><u>#<span data-ppcond="575">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="576">576</th><td>ahc_reg_print_t ahc_function1_print;</td></tr>
<tr><th id="577">577</th><td><u>#<span data-ppcond="575">else</span></u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/ahc_function1_print" data-ref="_M/ahc_function1_print">ahc_function1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="579">579</th><td><u>    ahc_print_register(NULL, 0, "FUNCTION1", 0x6e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="580">580</th><td><u>#<span data-ppcond="575">endif</span></u></td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td><u>#<span data-ppcond="582">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="583">583</th><td>ahc_reg_print_t ahc_stack_print;</td></tr>
<tr><th id="584">584</th><td><u>#<span data-ppcond="582">else</span></u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/ahc_stack_print" data-ref="_M/ahc_stack_print">ahc_stack_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="586">586</th><td><u>    ahc_print_register(NULL, 0, "STACK", 0x6f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="587">587</th><td><u>#<span data-ppcond="582">endif</span></u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><u>#<span data-ppcond="589">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="590">590</th><td>ahc_reg_print_t ahc_targ_offset_print;</td></tr>
<tr><th id="591">591</th><td><u>#<span data-ppcond="589">else</span></u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/ahc_targ_offset_print" data-ref="_M/ahc_targ_offset_print">ahc_targ_offset_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="593">593</th><td><u>    ahc_print_register(NULL, 0, "TARG_OFFSET", 0x70, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="594">594</th><td><u>#<span data-ppcond="589">endif</span></u></td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><u>#<span data-ppcond="596">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="597">597</th><td>ahc_reg_print_t ahc_sram_base_print;</td></tr>
<tr><th id="598">598</th><td><u>#<span data-ppcond="596">else</span></u></td></tr>
<tr><th id="599">599</th><td><u>#define <dfn class="macro" id="_M/ahc_sram_base_print" data-ref="_M/ahc_sram_base_print">ahc_sram_base_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="600">600</th><td><u>    ahc_print_register(NULL, 0, "SRAM_BASE", 0x70, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="601">601</th><td><u>#<span data-ppcond="596">endif</span></u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#<span data-ppcond="603">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="604">604</th><td>ahc_reg_print_t ahc_bctl_print;</td></tr>
<tr><th id="605">605</th><td><u>#<span data-ppcond="603">else</span></u></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/ahc_bctl_print" data-ref="_M/ahc_bctl_print">ahc_bctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="607">607</th><td><u>    ahc_print_register(NULL, 0, "BCTL", 0x84, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="608">608</th><td><u>#<span data-ppcond="603">endif</span></u></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><u>#<span data-ppcond="610">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="611">611</th><td>ahc_reg_print_t ahc_dscommand0_print;</td></tr>
<tr><th id="612">612</th><td><u>#<span data-ppcond="610">else</span></u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/ahc_dscommand0_print" data-ref="_M/ahc_dscommand0_print">ahc_dscommand0_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="614">614</th><td><u>    ahc_print_register(NULL, 0, "DSCOMMAND0", 0x84, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="615">615</th><td><u>#<span data-ppcond="610">endif</span></u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><u>#<span data-ppcond="617">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="618">618</th><td>ahc_reg_print_t ahc_bustime_print;</td></tr>
<tr><th id="619">619</th><td><u>#<span data-ppcond="617">else</span></u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/ahc_bustime_print" data-ref="_M/ahc_bustime_print">ahc_bustime_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="621">621</th><td><u>    ahc_print_register(NULL, 0, "BUSTIME", 0x85, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="622">622</th><td><u>#<span data-ppcond="617">endif</span></u></td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><u>#<span data-ppcond="624">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="625">625</th><td>ahc_reg_print_t ahc_dscommand1_print;</td></tr>
<tr><th id="626">626</th><td><u>#<span data-ppcond="624">else</span></u></td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/ahc_dscommand1_print" data-ref="_M/ahc_dscommand1_print">ahc_dscommand1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="628">628</th><td><u>    ahc_print_register(NULL, 0, "DSCOMMAND1", 0x85, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="629">629</th><td><u>#<span data-ppcond="624">endif</span></u></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><u>#<span data-ppcond="631">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="632">632</th><td>ahc_reg_print_t ahc_busspd_print;</td></tr>
<tr><th id="633">633</th><td><u>#<span data-ppcond="631">else</span></u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/ahc_busspd_print" data-ref="_M/ahc_busspd_print">ahc_busspd_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="635">635</th><td><u>    ahc_print_register(NULL, 0, "BUSSPD", 0x86, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="636">636</th><td><u>#<span data-ppcond="631">endif</span></u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><u>#<span data-ppcond="638">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="639">639</th><td>ahc_reg_print_t ahc_dspcistatus_print;</td></tr>
<tr><th id="640">640</th><td><u>#<span data-ppcond="638">else</span></u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/ahc_dspcistatus_print" data-ref="_M/ahc_dspcistatus_print">ahc_dspcistatus_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="642">642</th><td><u>    ahc_print_register(NULL, 0, "DSPCISTATUS", 0x86, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="643">643</th><td><u>#<span data-ppcond="638">endif</span></u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#<span data-ppcond="645">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="646">646</th><td>ahc_reg_print_t ahc_hs_mailbox_print;</td></tr>
<tr><th id="647">647</th><td><u>#<span data-ppcond="645">else</span></u></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/ahc_hs_mailbox_print" data-ref="_M/ahc_hs_mailbox_print">ahc_hs_mailbox_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="649">649</th><td><u>    ahc_print_register(NULL, 0, "HS_MAILBOX", 0x86, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="650">650</th><td><u>#<span data-ppcond="645">endif</span></u></td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><u>#<span data-ppcond="652">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="653">653</th><td>ahc_reg_print_t ahc_hcntrl_print;</td></tr>
<tr><th id="654">654</th><td><u>#<span data-ppcond="652">else</span></u></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/ahc_hcntrl_print" data-ref="_M/ahc_hcntrl_print">ahc_hcntrl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="656">656</th><td><u>    ahc_print_register(NULL, 0, "HCNTRL", 0x87, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="657">657</th><td><u>#<span data-ppcond="652">endif</span></u></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><u>#<span data-ppcond="659">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="660">660</th><td>ahc_reg_print_t ahc_haddr_print;</td></tr>
<tr><th id="661">661</th><td><u>#<span data-ppcond="659">else</span></u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/ahc_haddr_print" data-ref="_M/ahc_haddr_print">ahc_haddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="663">663</th><td><u>    ahc_print_register(NULL, 0, "HADDR", 0x88, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="664">664</th><td><u>#<span data-ppcond="659">endif</span></u></td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><u>#<span data-ppcond="666">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="667">667</th><td>ahc_reg_print_t ahc_hcnt_print;</td></tr>
<tr><th id="668">668</th><td><u>#<span data-ppcond="666">else</span></u></td></tr>
<tr><th id="669">669</th><td><u>#define <dfn class="macro" id="_M/ahc_hcnt_print" data-ref="_M/ahc_hcnt_print">ahc_hcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="670">670</th><td><u>    ahc_print_register(NULL, 0, "HCNT", 0x8c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="671">671</th><td><u>#<span data-ppcond="666">endif</span></u></td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><u>#<span data-ppcond="673">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="674">674</th><td>ahc_reg_print_t ahc_scbptr_print;</td></tr>
<tr><th id="675">675</th><td><u>#<span data-ppcond="673">else</span></u></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/ahc_scbptr_print" data-ref="_M/ahc_scbptr_print">ahc_scbptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="677">677</th><td><u>    ahc_print_register(NULL, 0, "SCBPTR", 0x90, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="678">678</th><td><u>#<span data-ppcond="673">endif</span></u></td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td><u>#<span data-ppcond="680">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="681">681</th><td>ahc_reg_print_t ahc_intstat_print;</td></tr>
<tr><th id="682">682</th><td><u>#<span data-ppcond="680">else</span></u></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/ahc_intstat_print" data-ref="_M/ahc_intstat_print">ahc_intstat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="684">684</th><td><u>    ahc_print_register(NULL, 0, "INTSTAT", 0x91, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="685">685</th><td><u>#<span data-ppcond="680">endif</span></u></td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td><u>#<span data-ppcond="687">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="688">688</th><td>ahc_reg_print_t ahc_error_print;</td></tr>
<tr><th id="689">689</th><td><u>#<span data-ppcond="687">else</span></u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/ahc_error_print" data-ref="_M/ahc_error_print">ahc_error_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="691">691</th><td><u>    ahc_print_register(NULL, 0, "ERROR", 0x92, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="692">692</th><td><u>#<span data-ppcond="687">endif</span></u></td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td><u>#<span data-ppcond="694">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="695">695</th><td>ahc_reg_print_t ahc_clrint_print;</td></tr>
<tr><th id="696">696</th><td><u>#<span data-ppcond="694">else</span></u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/ahc_clrint_print" data-ref="_M/ahc_clrint_print">ahc_clrint_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="698">698</th><td><u>    ahc_print_register(NULL, 0, "CLRINT", 0x92, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="699">699</th><td><u>#<span data-ppcond="694">endif</span></u></td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td><u>#<span data-ppcond="701">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="702">702</th><td>ahc_reg_print_t ahc_dfcntrl_print;</td></tr>
<tr><th id="703">703</th><td><u>#<span data-ppcond="701">else</span></u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/ahc_dfcntrl_print" data-ref="_M/ahc_dfcntrl_print">ahc_dfcntrl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="705">705</th><td><u>    ahc_print_register(NULL, 0, "DFCNTRL", 0x93, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="706">706</th><td><u>#<span data-ppcond="701">endif</span></u></td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><u>#<span data-ppcond="708">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="709">709</th><td>ahc_reg_print_t ahc_dfstatus_print;</td></tr>
<tr><th id="710">710</th><td><u>#<span data-ppcond="708">else</span></u></td></tr>
<tr><th id="711">711</th><td><u>#define <dfn class="macro" id="_M/ahc_dfstatus_print" data-ref="_M/ahc_dfstatus_print">ahc_dfstatus_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="712">712</th><td><u>    ahc_print_register(NULL, 0, "DFSTATUS", 0x94, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="713">713</th><td><u>#<span data-ppcond="708">endif</span></u></td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td><u>#<span data-ppcond="715">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="716">716</th><td>ahc_reg_print_t ahc_dfwaddr_print;</td></tr>
<tr><th id="717">717</th><td><u>#<span data-ppcond="715">else</span></u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/ahc_dfwaddr_print" data-ref="_M/ahc_dfwaddr_print">ahc_dfwaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="719">719</th><td><u>    ahc_print_register(NULL, 0, "DFWADDR", 0x95, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="720">720</th><td><u>#<span data-ppcond="715">endif</span></u></td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><u>#<span data-ppcond="722">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="723">723</th><td>ahc_reg_print_t ahc_dfraddr_print;</td></tr>
<tr><th id="724">724</th><td><u>#<span data-ppcond="722">else</span></u></td></tr>
<tr><th id="725">725</th><td><u>#define <dfn class="macro" id="_M/ahc_dfraddr_print" data-ref="_M/ahc_dfraddr_print">ahc_dfraddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="726">726</th><td><u>    ahc_print_register(NULL, 0, "DFRADDR", 0x97, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="727">727</th><td><u>#<span data-ppcond="722">endif</span></u></td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><u>#<span data-ppcond="729">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="730">730</th><td>ahc_reg_print_t ahc_dfdat_print;</td></tr>
<tr><th id="731">731</th><td><u>#<span data-ppcond="729">else</span></u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/ahc_dfdat_print" data-ref="_M/ahc_dfdat_print">ahc_dfdat_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="733">733</th><td><u>    ahc_print_register(NULL, 0, "DFDAT", 0x99, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="734">734</th><td><u>#<span data-ppcond="729">endif</span></u></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><u>#<span data-ppcond="736">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="737">737</th><td>ahc_reg_print_t ahc_scbcnt_print;</td></tr>
<tr><th id="738">738</th><td><u>#<span data-ppcond="736">else</span></u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/ahc_scbcnt_print" data-ref="_M/ahc_scbcnt_print">ahc_scbcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="740">740</th><td><u>    ahc_print_register(NULL, 0, "SCBCNT", 0x9a, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="741">741</th><td><u>#<span data-ppcond="736">endif</span></u></td></tr>
<tr><th id="742">742</th><td></td></tr>
<tr><th id="743">743</th><td><u>#<span data-ppcond="743">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="744">744</th><td>ahc_reg_print_t ahc_qinfifo_print;</td></tr>
<tr><th id="745">745</th><td><u>#<span data-ppcond="743">else</span></u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/ahc_qinfifo_print" data-ref="_M/ahc_qinfifo_print">ahc_qinfifo_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="747">747</th><td><u>    ahc_print_register(NULL, 0, "QINFIFO", 0x9b, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="748">748</th><td><u>#<span data-ppcond="743">endif</span></u></td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><u>#<span data-ppcond="750">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="751">751</th><td>ahc_reg_print_t ahc_qincnt_print;</td></tr>
<tr><th id="752">752</th><td><u>#<span data-ppcond="750">else</span></u></td></tr>
<tr><th id="753">753</th><td><u>#define <dfn class="macro" id="_M/ahc_qincnt_print" data-ref="_M/ahc_qincnt_print">ahc_qincnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="754">754</th><td><u>    ahc_print_register(NULL, 0, "QINCNT", 0x9c, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="755">755</th><td><u>#<span data-ppcond="750">endif</span></u></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><u>#<span data-ppcond="757">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="758">758</th><td>ahc_reg_print_t ahc_crccontrol1_print;</td></tr>
<tr><th id="759">759</th><td><u>#<span data-ppcond="757">else</span></u></td></tr>
<tr><th id="760">760</th><td><u>#define <dfn class="macro" id="_M/ahc_crccontrol1_print" data-ref="_M/ahc_crccontrol1_print">ahc_crccontrol1_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="761">761</th><td><u>    ahc_print_register(NULL, 0, "CRCCONTROL1", 0x9d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="762">762</th><td><u>#<span data-ppcond="757">endif</span></u></td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td><u>#<span data-ppcond="764">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="765">765</th><td>ahc_reg_print_t ahc_qoutfifo_print;</td></tr>
<tr><th id="766">766</th><td><u>#<span data-ppcond="764">else</span></u></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/ahc_qoutfifo_print" data-ref="_M/ahc_qoutfifo_print">ahc_qoutfifo_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="768">768</th><td><u>    ahc_print_register(NULL, 0, "QOUTFIFO", 0x9d, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="769">769</th><td><u>#<span data-ppcond="764">endif</span></u></td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><u>#<span data-ppcond="771">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="772">772</th><td>ahc_reg_print_t ahc_scsiphase_print;</td></tr>
<tr><th id="773">773</th><td><u>#<span data-ppcond="771">else</span></u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/ahc_scsiphase_print" data-ref="_M/ahc_scsiphase_print">ahc_scsiphase_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="775">775</th><td><u>    ahc_print_register(NULL, 0, "SCSIPHASE", 0x9e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="776">776</th><td><u>#<span data-ppcond="771">endif</span></u></td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><u>#<span data-ppcond="778">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="779">779</th><td>ahc_reg_print_t ahc_qoutcnt_print;</td></tr>
<tr><th id="780">780</th><td><u>#<span data-ppcond="778">else</span></u></td></tr>
<tr><th id="781">781</th><td><u>#define <dfn class="macro" id="_M/ahc_qoutcnt_print" data-ref="_M/ahc_qoutcnt_print">ahc_qoutcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="782">782</th><td><u>    ahc_print_register(NULL, 0, "QOUTCNT", 0x9e, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="783">783</th><td><u>#<span data-ppcond="778">endif</span></u></td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td><u>#<span data-ppcond="785">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="786">786</th><td>ahc_reg_print_t ahc_sfunct_print;</td></tr>
<tr><th id="787">787</th><td><u>#<span data-ppcond="785">else</span></u></td></tr>
<tr><th id="788">788</th><td><u>#define <dfn class="macro" id="_M/ahc_sfunct_print" data-ref="_M/ahc_sfunct_print">ahc_sfunct_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="789">789</th><td><u>    ahc_print_register(NULL, 0, "SFUNCT", 0x9f, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="790">790</th><td><u>#<span data-ppcond="785">endif</span></u></td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td><u>#<span data-ppcond="792">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="793">793</th><td>ahc_reg_print_t ahc_scb_base_print;</td></tr>
<tr><th id="794">794</th><td><u>#<span data-ppcond="792">else</span></u></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_base_print" data-ref="_M/ahc_scb_base_print">ahc_scb_base_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="796">796</th><td><u>    ahc_print_register(NULL, 0, "SCB_BASE", 0xa0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="797">797</th><td><u>#<span data-ppcond="792">endif</span></u></td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td><u>#<span data-ppcond="799">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="800">800</th><td>ahc_reg_print_t ahc_scb_cdb_ptr_print;</td></tr>
<tr><th id="801">801</th><td><u>#<span data-ppcond="799">else</span></u></td></tr>
<tr><th id="802">802</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_cdb_ptr_print" data-ref="_M/ahc_scb_cdb_ptr_print">ahc_scb_cdb_ptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="803">803</th><td><u>    ahc_print_register(NULL, 0, "SCB_CDB_PTR", 0xa0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="804">804</th><td><u>#<span data-ppcond="799">endif</span></u></td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td><u>#<span data-ppcond="806">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="807">807</th><td>ahc_reg_print_t ahc_scb_residual_sgptr_print;</td></tr>
<tr><th id="808">808</th><td><u>#<span data-ppcond="806">else</span></u></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_residual_sgptr_print" data-ref="_M/ahc_scb_residual_sgptr_print">ahc_scb_residual_sgptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="810">810</th><td><u>    ahc_print_register(NULL, 0, "SCB_RESIDUAL_SGPTR", 0xa4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="811">811</th><td><u>#<span data-ppcond="806">endif</span></u></td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td><u>#<span data-ppcond="813">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="814">814</th><td>ahc_reg_print_t ahc_scb_scsi_status_print;</td></tr>
<tr><th id="815">815</th><td><u>#<span data-ppcond="813">else</span></u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_scsi_status_print" data-ref="_M/ahc_scb_scsi_status_print">ahc_scb_scsi_status_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="817">817</th><td><u>    ahc_print_register(NULL, 0, "SCB_SCSI_STATUS", 0xa8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="818">818</th><td><u>#<span data-ppcond="813">endif</span></u></td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><u>#<span data-ppcond="820">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="821">821</th><td>ahc_reg_print_t ahc_scb_target_phases_print;</td></tr>
<tr><th id="822">822</th><td><u>#<span data-ppcond="820">else</span></u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_target_phases_print" data-ref="_M/ahc_scb_target_phases_print">ahc_scb_target_phases_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="824">824</th><td><u>    ahc_print_register(NULL, 0, "SCB_TARGET_PHASES", 0xa9, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="825">825</th><td><u>#<span data-ppcond="820">endif</span></u></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><u>#<span data-ppcond="827">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="828">828</th><td>ahc_reg_print_t ahc_scb_target_data_dir_print;</td></tr>
<tr><th id="829">829</th><td><u>#<span data-ppcond="827">else</span></u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_target_data_dir_print" data-ref="_M/ahc_scb_target_data_dir_print">ahc_scb_target_data_dir_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="831">831</th><td><u>    ahc_print_register(NULL, 0, "SCB_TARGET_DATA_DIR", 0xaa, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="832">832</th><td><u>#<span data-ppcond="827">endif</span></u></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><u>#<span data-ppcond="834">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="835">835</th><td>ahc_reg_print_t ahc_scb_target_itag_print;</td></tr>
<tr><th id="836">836</th><td><u>#<span data-ppcond="834">else</span></u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_target_itag_print" data-ref="_M/ahc_scb_target_itag_print">ahc_scb_target_itag_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="838">838</th><td><u>    ahc_print_register(NULL, 0, "SCB_TARGET_ITAG", 0xab, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="839">839</th><td><u>#<span data-ppcond="834">endif</span></u></td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td><u>#<span data-ppcond="841">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="842">842</th><td>ahc_reg_print_t ahc_scb_dataptr_print;</td></tr>
<tr><th id="843">843</th><td><u>#<span data-ppcond="841">else</span></u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_dataptr_print" data-ref="_M/ahc_scb_dataptr_print">ahc_scb_dataptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="845">845</th><td><u>    ahc_print_register(NULL, 0, "SCB_DATAPTR", 0xac, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="846">846</th><td><u>#<span data-ppcond="841">endif</span></u></td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><u>#<span data-ppcond="848">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="849">849</th><td>ahc_reg_print_t ahc_scb_datacnt_print;</td></tr>
<tr><th id="850">850</th><td><u>#<span data-ppcond="848">else</span></u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_datacnt_print" data-ref="_M/ahc_scb_datacnt_print">ahc_scb_datacnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="852">852</th><td><u>    ahc_print_register(NULL, 0, "SCB_DATACNT", 0xb0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="853">853</th><td><u>#<span data-ppcond="848">endif</span></u></td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td><u>#<span data-ppcond="855">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="856">856</th><td>ahc_reg_print_t ahc_scb_sgptr_print;</td></tr>
<tr><th id="857">857</th><td><u>#<span data-ppcond="855">else</span></u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_sgptr_print" data-ref="_M/ahc_scb_sgptr_print">ahc_scb_sgptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="859">859</th><td><u>    ahc_print_register(NULL, 0, "SCB_SGPTR", 0xb4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="860">860</th><td><u>#<span data-ppcond="855">endif</span></u></td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td><u>#<span data-ppcond="862">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="863">863</th><td>ahc_reg_print_t ahc_scb_control_print;</td></tr>
<tr><th id="864">864</th><td><u>#<span data-ppcond="862">else</span></u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_control_print" data-ref="_M/ahc_scb_control_print">ahc_scb_control_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="866">866</th><td><u>    ahc_print_register(NULL, 0, "SCB_CONTROL", 0xb8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="867">867</th><td><u>#<span data-ppcond="862">endif</span></u></td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td><u>#<span data-ppcond="869">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="870">870</th><td>ahc_reg_print_t ahc_scb_scsiid_print;</td></tr>
<tr><th id="871">871</th><td><u>#<span data-ppcond="869">else</span></u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_scsiid_print" data-ref="_M/ahc_scb_scsiid_print">ahc_scb_scsiid_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="873">873</th><td><u>    ahc_print_register(NULL, 0, "SCB_SCSIID", 0xb9, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="874">874</th><td><u>#<span data-ppcond="869">endif</span></u></td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><u>#<span data-ppcond="876">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="877">877</th><td>ahc_reg_print_t ahc_scb_lun_print;</td></tr>
<tr><th id="878">878</th><td><u>#<span data-ppcond="876">else</span></u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_lun_print" data-ref="_M/ahc_scb_lun_print">ahc_scb_lun_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="880">880</th><td><u>    ahc_print_register(NULL, 0, "SCB_LUN", 0xba, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="881">881</th><td><u>#<span data-ppcond="876">endif</span></u></td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><u>#<span data-ppcond="883">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="884">884</th><td>ahc_reg_print_t ahc_scb_tag_print;</td></tr>
<tr><th id="885">885</th><td><u>#<span data-ppcond="883">else</span></u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_tag_print" data-ref="_M/ahc_scb_tag_print">ahc_scb_tag_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="887">887</th><td><u>    ahc_print_register(NULL, 0, "SCB_TAG", 0xbb, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="888">888</th><td><u>#<span data-ppcond="883">endif</span></u></td></tr>
<tr><th id="889">889</th><td></td></tr>
<tr><th id="890">890</th><td><u>#<span data-ppcond="890">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="891">891</th><td>ahc_reg_print_t ahc_scb_cdb_len_print;</td></tr>
<tr><th id="892">892</th><td><u>#<span data-ppcond="890">else</span></u></td></tr>
<tr><th id="893">893</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_cdb_len_print" data-ref="_M/ahc_scb_cdb_len_print">ahc_scb_cdb_len_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="894">894</th><td><u>    ahc_print_register(NULL, 0, "SCB_CDB_LEN", 0xbc, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="895">895</th><td><u>#<span data-ppcond="890">endif</span></u></td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><u>#<span data-ppcond="897">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="898">898</th><td>ahc_reg_print_t ahc_scb_scsirate_print;</td></tr>
<tr><th id="899">899</th><td><u>#<span data-ppcond="897">else</span></u></td></tr>
<tr><th id="900">900</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_scsirate_print" data-ref="_M/ahc_scb_scsirate_print">ahc_scb_scsirate_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="901">901</th><td><u>    ahc_print_register(NULL, 0, "SCB_SCSIRATE", 0xbd, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="902">902</th><td><u>#<span data-ppcond="897">endif</span></u></td></tr>
<tr><th id="903">903</th><td></td></tr>
<tr><th id="904">904</th><td><u>#<span data-ppcond="904">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="905">905</th><td>ahc_reg_print_t ahc_scb_scsioffset_print;</td></tr>
<tr><th id="906">906</th><td><u>#<span data-ppcond="904">else</span></u></td></tr>
<tr><th id="907">907</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_scsioffset_print" data-ref="_M/ahc_scb_scsioffset_print">ahc_scb_scsioffset_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="908">908</th><td><u>    ahc_print_register(NULL, 0, "SCB_SCSIOFFSET", 0xbe, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="909">909</th><td><u>#<span data-ppcond="904">endif</span></u></td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td><u>#<span data-ppcond="911">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="912">912</th><td>ahc_reg_print_t ahc_scb_next_print;</td></tr>
<tr><th id="913">913</th><td><u>#<span data-ppcond="911">else</span></u></td></tr>
<tr><th id="914">914</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_next_print" data-ref="_M/ahc_scb_next_print">ahc_scb_next_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="915">915</th><td><u>    ahc_print_register(NULL, 0, "SCB_NEXT", 0xbf, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="916">916</th><td><u>#<span data-ppcond="911">endif</span></u></td></tr>
<tr><th id="917">917</th><td></td></tr>
<tr><th id="918">918</th><td><u>#<span data-ppcond="918">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="919">919</th><td>ahc_reg_print_t ahc_scb_64_spare_print;</td></tr>
<tr><th id="920">920</th><td><u>#<span data-ppcond="918">else</span></u></td></tr>
<tr><th id="921">921</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_64_spare_print" data-ref="_M/ahc_scb_64_spare_print">ahc_scb_64_spare_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="922">922</th><td><u>    ahc_print_register(NULL, 0, "SCB_64_SPARE", 0xc0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="923">923</th><td><u>#<span data-ppcond="918">endif</span></u></td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><u>#<span data-ppcond="925">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="926">926</th><td>ahc_reg_print_t ahc_seectl_2840_print;</td></tr>
<tr><th id="927">927</th><td><u>#<span data-ppcond="925">else</span></u></td></tr>
<tr><th id="928">928</th><td><u>#define <dfn class="macro" id="_M/ahc_seectl_2840_print" data-ref="_M/ahc_seectl_2840_print">ahc_seectl_2840_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="929">929</th><td><u>    ahc_print_register(NULL, 0, "SEECTL_2840", 0xc0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="930">930</th><td><u>#<span data-ppcond="925">endif</span></u></td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td><u>#<span data-ppcond="932">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="933">933</th><td>ahc_reg_print_t ahc_status_2840_print;</td></tr>
<tr><th id="934">934</th><td><u>#<span data-ppcond="932">else</span></u></td></tr>
<tr><th id="935">935</th><td><u>#define <dfn class="macro" id="_M/ahc_status_2840_print" data-ref="_M/ahc_status_2840_print">ahc_status_2840_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="936">936</th><td><u>    ahc_print_register(NULL, 0, "STATUS_2840", 0xc1, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="937">937</th><td><u>#<span data-ppcond="932">endif</span></u></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><u>#<span data-ppcond="939">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="940">940</th><td>ahc_reg_print_t ahc_scb_64_btt_print;</td></tr>
<tr><th id="941">941</th><td><u>#<span data-ppcond="939">else</span></u></td></tr>
<tr><th id="942">942</th><td><u>#define <dfn class="macro" id="_M/ahc_scb_64_btt_print" data-ref="_M/ahc_scb_64_btt_print">ahc_scb_64_btt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="943">943</th><td><u>    ahc_print_register(NULL, 0, "SCB_64_BTT", 0xd0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="944">944</th><td><u>#<span data-ppcond="939">endif</span></u></td></tr>
<tr><th id="945">945</th><td></td></tr>
<tr><th id="946">946</th><td><u>#<span data-ppcond="946">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="947">947</th><td>ahc_reg_print_t ahc_cchaddr_print;</td></tr>
<tr><th id="948">948</th><td><u>#<span data-ppcond="946">else</span></u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/ahc_cchaddr_print" data-ref="_M/ahc_cchaddr_print">ahc_cchaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="950">950</th><td><u>    ahc_print_register(NULL, 0, "CCHADDR", 0xe0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="951">951</th><td><u>#<span data-ppcond="946">endif</span></u></td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td><u>#<span data-ppcond="953">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="954">954</th><td>ahc_reg_print_t ahc_cchcnt_print;</td></tr>
<tr><th id="955">955</th><td><u>#<span data-ppcond="953">else</span></u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/ahc_cchcnt_print" data-ref="_M/ahc_cchcnt_print">ahc_cchcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="957">957</th><td><u>    ahc_print_register(NULL, 0, "CCHCNT", 0xe8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="958">958</th><td><u>#<span data-ppcond="953">endif</span></u></td></tr>
<tr><th id="959">959</th><td></td></tr>
<tr><th id="960">960</th><td><u>#<span data-ppcond="960">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="961">961</th><td>ahc_reg_print_t ahc_ccsgram_print;</td></tr>
<tr><th id="962">962</th><td><u>#<span data-ppcond="960">else</span></u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/ahc_ccsgram_print" data-ref="_M/ahc_ccsgram_print">ahc_ccsgram_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="964">964</th><td><u>    ahc_print_register(NULL, 0, "CCSGRAM", 0xe9, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="965">965</th><td><u>#<span data-ppcond="960">endif</span></u></td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td><u>#<span data-ppcond="967">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="968">968</th><td>ahc_reg_print_t ahc_ccsgaddr_print;</td></tr>
<tr><th id="969">969</th><td><u>#<span data-ppcond="967">else</span></u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/ahc_ccsgaddr_print" data-ref="_M/ahc_ccsgaddr_print">ahc_ccsgaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="971">971</th><td><u>    ahc_print_register(NULL, 0, "CCSGADDR", 0xea, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="972">972</th><td><u>#<span data-ppcond="967">endif</span></u></td></tr>
<tr><th id="973">973</th><td></td></tr>
<tr><th id="974">974</th><td><u>#<span data-ppcond="974">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="975">975</th><td>ahc_reg_print_t ahc_ccsgctl_print;</td></tr>
<tr><th id="976">976</th><td><u>#<span data-ppcond="974">else</span></u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/ahc_ccsgctl_print" data-ref="_M/ahc_ccsgctl_print">ahc_ccsgctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="978">978</th><td><u>    ahc_print_register(NULL, 0, "CCSGCTL", 0xeb, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="979">979</th><td><u>#<span data-ppcond="974">endif</span></u></td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td><u>#<span data-ppcond="981">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="982">982</th><td>ahc_reg_print_t ahc_ccscbram_print;</td></tr>
<tr><th id="983">983</th><td><u>#<span data-ppcond="981">else</span></u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/ahc_ccscbram_print" data-ref="_M/ahc_ccscbram_print">ahc_ccscbram_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="985">985</th><td><u>    ahc_print_register(NULL, 0, "CCSCBRAM", 0xec, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="986">986</th><td><u>#<span data-ppcond="981">endif</span></u></td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><u>#<span data-ppcond="988">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="989">989</th><td>ahc_reg_print_t ahc_ccscbaddr_print;</td></tr>
<tr><th id="990">990</th><td><u>#<span data-ppcond="988">else</span></u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/ahc_ccscbaddr_print" data-ref="_M/ahc_ccscbaddr_print">ahc_ccscbaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="992">992</th><td><u>    ahc_print_register(NULL, 0, "CCSCBADDR", 0xed, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="993">993</th><td><u>#<span data-ppcond="988">endif</span></u></td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td><u>#<span data-ppcond="995">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="996">996</th><td>ahc_reg_print_t ahc_ccscbctl_print;</td></tr>
<tr><th id="997">997</th><td><u>#<span data-ppcond="995">else</span></u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/ahc_ccscbctl_print" data-ref="_M/ahc_ccscbctl_print">ahc_ccscbctl_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="999">999</th><td><u>    ahc_print_register(NULL, 0, "CCSCBCTL", 0xee, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1000">1000</th><td><u>#<span data-ppcond="995">endif</span></u></td></tr>
<tr><th id="1001">1001</th><td></td></tr>
<tr><th id="1002">1002</th><td><u>#<span data-ppcond="1002">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1003">1003</th><td>ahc_reg_print_t ahc_ccscbcnt_print;</td></tr>
<tr><th id="1004">1004</th><td><u>#<span data-ppcond="1002">else</span></u></td></tr>
<tr><th id="1005">1005</th><td><u>#define <dfn class="macro" id="_M/ahc_ccscbcnt_print" data-ref="_M/ahc_ccscbcnt_print">ahc_ccscbcnt_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1006">1006</th><td><u>    ahc_print_register(NULL, 0, "CCSCBCNT", 0xef, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1007">1007</th><td><u>#<span data-ppcond="1002">endif</span></u></td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td><u>#<span data-ppcond="1009">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1010">1010</th><td>ahc_reg_print_t ahc_scbbaddr_print;</td></tr>
<tr><th id="1011">1011</th><td><u>#<span data-ppcond="1009">else</span></u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/ahc_scbbaddr_print" data-ref="_M/ahc_scbbaddr_print">ahc_scbbaddr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1013">1013</th><td><u>    ahc_print_register(NULL, 0, "SCBBADDR", 0xf0, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1014">1014</th><td><u>#<span data-ppcond="1009">endif</span></u></td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td><u>#<span data-ppcond="1016">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1017">1017</th><td>ahc_reg_print_t ahc_ccscbptr_print;</td></tr>
<tr><th id="1018">1018</th><td><u>#<span data-ppcond="1016">else</span></u></td></tr>
<tr><th id="1019">1019</th><td><u>#define <dfn class="macro" id="_M/ahc_ccscbptr_print" data-ref="_M/ahc_ccscbptr_print">ahc_ccscbptr_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1020">1020</th><td><u>    ahc_print_register(NULL, 0, "CCSCBPTR", 0xf1, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1021">1021</th><td><u>#<span data-ppcond="1016">endif</span></u></td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><u>#<span data-ppcond="1023">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1024">1024</th><td>ahc_reg_print_t ahc_hnscb_qoff_print;</td></tr>
<tr><th id="1025">1025</th><td><u>#<span data-ppcond="1023">else</span></u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/ahc_hnscb_qoff_print" data-ref="_M/ahc_hnscb_qoff_print">ahc_hnscb_qoff_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1027">1027</th><td><u>    ahc_print_register(NULL, 0, "HNSCB_QOFF", 0xf4, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1028">1028</th><td><u>#<span data-ppcond="1023">endif</span></u></td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td><u>#<span data-ppcond="1030">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1031">1031</th><td>ahc_reg_print_t ahc_snscb_qoff_print;</td></tr>
<tr><th id="1032">1032</th><td><u>#<span data-ppcond="1030">else</span></u></td></tr>
<tr><th id="1033">1033</th><td><u>#define <dfn class="macro" id="_M/ahc_snscb_qoff_print" data-ref="_M/ahc_snscb_qoff_print">ahc_snscb_qoff_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1034">1034</th><td><u>    ahc_print_register(NULL, 0, "SNSCB_QOFF", 0xf6, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1035">1035</th><td><u>#<span data-ppcond="1030">endif</span></u></td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td><u>#<span data-ppcond="1037">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1038">1038</th><td>ahc_reg_print_t ahc_sdscb_qoff_print;</td></tr>
<tr><th id="1039">1039</th><td><u>#<span data-ppcond="1037">else</span></u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/ahc_sdscb_qoff_print" data-ref="_M/ahc_sdscb_qoff_print">ahc_sdscb_qoff_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1041">1041</th><td><u>    ahc_print_register(NULL, 0, "SDSCB_QOFF", 0xf8, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1042">1042</th><td><u>#<span data-ppcond="1037">endif</span></u></td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td><u>#<span data-ppcond="1044">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1045">1045</th><td>ahc_reg_print_t ahc_qoff_ctlsta_print;</td></tr>
<tr><th id="1046">1046</th><td><u>#<span data-ppcond="1044">else</span></u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/ahc_qoff_ctlsta_print" data-ref="_M/ahc_qoff_ctlsta_print">ahc_qoff_ctlsta_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1048">1048</th><td><u>    ahc_print_register(NULL, 0, "QOFF_CTLSTA", 0xfa, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1049">1049</th><td><u>#<span data-ppcond="1044">endif</span></u></td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td><u>#<span data-ppcond="1051">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1052">1052</th><td>ahc_reg_print_t ahc_dff_thrsh_print;</td></tr>
<tr><th id="1053">1053</th><td><u>#<span data-ppcond="1051">else</span></u></td></tr>
<tr><th id="1054">1054</th><td><u>#define <dfn class="macro" id="_M/ahc_dff_thrsh_print" data-ref="_M/ahc_dff_thrsh_print">ahc_dff_thrsh_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1055">1055</th><td><u>    ahc_print_register(NULL, 0, "DFF_THRSH", 0xfb, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1056">1056</th><td><u>#<span data-ppcond="1051">endif</span></u></td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td><u>#<span data-ppcond="1058">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1059">1059</th><td>ahc_reg_print_t ahc_sg_cache_shadow_print;</td></tr>
<tr><th id="1060">1060</th><td><u>#<span data-ppcond="1058">else</span></u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/ahc_sg_cache_shadow_print" data-ref="_M/ahc_sg_cache_shadow_print">ahc_sg_cache_shadow_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1062">1062</th><td><u>    ahc_print_register(NULL, 0, "SG_CACHE_SHADOW", 0xfc, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1063">1063</th><td><u>#<span data-ppcond="1058">endif</span></u></td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td><u>#<span data-ppcond="1065">if</span> <a class="macro" href="../../ic/aic7xxx_osm.h.html#199" title="0" data-ref="_M/AIC_DEBUG_REGISTERS">AIC_DEBUG_REGISTERS</a></u></td></tr>
<tr><th id="1066">1066</th><td>ahc_reg_print_t ahc_sg_cache_pre_print;</td></tr>
<tr><th id="1067">1067</th><td><u>#<span data-ppcond="1065">else</span></u></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/ahc_sg_cache_pre_print" data-ref="_M/ahc_sg_cache_pre_print">ahc_sg_cache_pre_print</dfn>(regvalue, cur_col, wrap) \</u></td></tr>
<tr><th id="1069">1069</th><td><u>    ahc_print_register(NULL, 0, "SG_CACHE_PRE", 0xfc, regvalue, cur_col, wrap)</u></td></tr>
<tr><th id="1070">1070</th><td><u>#<span data-ppcond="1065">endif</span></u></td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td><u>#define	<dfn class="macro" id="_M/SCSISEQ" data-ref="_M/SCSISEQ">SCSISEQ</dfn>         		0x00</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define		<dfn class="macro" id="_M/TEMODE" data-ref="_M/TEMODE">TEMODE</dfn>          	0x80</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define		<dfn class="macro" id="_M/SCSIRSTO" data-ref="_M/SCSIRSTO">SCSIRSTO</dfn>        	0x01</u></td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><u>#define	<dfn class="macro" id="_M/SXFRCTL0" data-ref="_M/SXFRCTL0">SXFRCTL0</dfn>        		0x01</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define		<dfn class="macro" id="_M/DFON" data-ref="_M/DFON">DFON</dfn>            	0x80</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define		<dfn class="macro" id="_M/DFPEXP" data-ref="_M/DFPEXP">DFPEXP</dfn>          	0x40</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define		<dfn class="macro" id="_M/FAST20" data-ref="_M/FAST20">FAST20</dfn>          	0x20</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define		<dfn class="macro" id="_M/CLRSTCNT" data-ref="_M/CLRSTCNT">CLRSTCNT</dfn>        	0x10</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define		<dfn class="macro" id="_M/SPIOEN" data-ref="_M/SPIOEN">SPIOEN</dfn>          	0x08</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define		<dfn class="macro" id="_M/SCAMEN" data-ref="_M/SCAMEN">SCAMEN</dfn>          	0x04</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define		<dfn class="macro" id="_M/CLRCHN" data-ref="_M/CLRCHN">CLRCHN</dfn>          	0x02</u></td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><u>#define	<dfn class="macro" id="_M/SXFRCTL1" data-ref="_M/SXFRCTL1">SXFRCTL1</dfn>        		0x02</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define		<dfn class="macro" id="_M/STIMESEL" data-ref="_M/STIMESEL">STIMESEL</dfn>        	0x18</u></td></tr>
<tr><th id="1088">1088</th><td><u>#define		<dfn class="macro" id="_M/BITBUCKET" data-ref="_M/BITBUCKET">BITBUCKET</dfn>       	0x80</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define		<dfn class="macro" id="_M/SWRAPEN" data-ref="_M/SWRAPEN">SWRAPEN</dfn>         	0x40</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define		<dfn class="macro" id="_M/ENSTIMER" data-ref="_M/ENSTIMER">ENSTIMER</dfn>        	0x04</u></td></tr>
<tr><th id="1091">1091</th><td><u>#define		<dfn class="macro" id="_M/ACTNEGEN" data-ref="_M/ACTNEGEN">ACTNEGEN</dfn>        	0x02</u></td></tr>
<tr><th id="1092">1092</th><td><u>#define		<dfn class="macro" id="_M/STPWEN" data-ref="_M/STPWEN">STPWEN</dfn>          	0x01</u></td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td><u>#define	<dfn class="macro" id="_M/SCSISIGO" data-ref="_M/SCSISIGO">SCSISIGO</dfn>        		0x03</u></td></tr>
<tr><th id="1095">1095</th><td><u>#define		<dfn class="macro" id="_M/CDO" data-ref="_M/CDO">CDO</dfn>             	0x80</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define		<dfn class="macro" id="_M/IOO" data-ref="_M/IOO">IOO</dfn>             	0x40</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define		<dfn class="macro" id="_M/MSGO" data-ref="_M/MSGO">MSGO</dfn>            	0x20</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define		<dfn class="macro" id="_M/ATNO" data-ref="_M/ATNO">ATNO</dfn>            	0x10</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define		<dfn class="macro" id="_M/SELO" data-ref="_M/SELO">SELO</dfn>            	0x08</u></td></tr>
<tr><th id="1100">1100</th><td><u>#define		<dfn class="macro" id="_M/BSYO" data-ref="_M/BSYO">BSYO</dfn>            	0x04</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define		<dfn class="macro" id="_M/REQO" data-ref="_M/REQO">REQO</dfn>            	0x02</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define		<dfn class="macro" id="_M/ACKO" data-ref="_M/ACKO">ACKO</dfn>            	0x01</u></td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><u>#define	<dfn class="macro" id="_M/SCSISIGI" data-ref="_M/SCSISIGI">SCSISIGI</dfn>        		0x03</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define		<dfn class="macro" id="_M/P_DATAIN_DT" data-ref="_M/P_DATAIN_DT">P_DATAIN_DT</dfn>     	0x60</u></td></tr>
<tr><th id="1106">1106</th><td><u>#define		<dfn class="macro" id="_M/P_DATAOUT_DT" data-ref="_M/P_DATAOUT_DT">P_DATAOUT_DT</dfn>    	0x20</u></td></tr>
<tr><th id="1107">1107</th><td><u>#define		<dfn class="macro" id="_M/ATNI" data-ref="_M/ATNI">ATNI</dfn>            	0x10</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define		<dfn class="macro" id="_M/SELI" data-ref="_M/SELI">SELI</dfn>            	0x08</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define		<dfn class="macro" id="_M/BSYI" data-ref="_M/BSYI">BSYI</dfn>            	0x04</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define		<dfn class="macro" id="_M/REQI" data-ref="_M/REQI">REQI</dfn>            	0x02</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define		<dfn class="macro" id="_M/ACKI" data-ref="_M/ACKI">ACKI</dfn>            	0x01</u></td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td><u>#define	<dfn class="macro" id="_M/SCSIRATE" data-ref="_M/SCSIRATE">SCSIRATE</dfn>        		0x04</u></td></tr>
<tr><th id="1114">1114</th><td><u>#define		<dfn class="macro" id="_M/SXFR" data-ref="_M/SXFR">SXFR</dfn>            	0x70</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define		<dfn class="macro" id="_M/SXFR_ULTRA2" data-ref="_M/SXFR_ULTRA2">SXFR_ULTRA2</dfn>     	0x0f</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define		<dfn class="macro" id="_M/SOFS" data-ref="_M/SOFS">SOFS</dfn>            	0x0f</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define		<dfn class="macro" id="_M/WIDEXFER" data-ref="_M/WIDEXFER">WIDEXFER</dfn>        	0x80</u></td></tr>
<tr><th id="1118">1118</th><td><u>#define		<dfn class="macro" id="_M/ENABLE_CRC" data-ref="_M/ENABLE_CRC">ENABLE_CRC</dfn>      	0x40</u></td></tr>
<tr><th id="1119">1119</th><td><u>#define		<dfn class="macro" id="_M/SINGLE_EDGE" data-ref="_M/SINGLE_EDGE">SINGLE_EDGE</dfn>     	0x10</u></td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td><u>#define	<dfn class="macro" id="_M/SCSIID" data-ref="_M/SCSIID">SCSIID</dfn>          		0x05</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define	<dfn class="macro" id="_M/SCSIOFFSET" data-ref="_M/SCSIOFFSET">SCSIOFFSET</dfn>      		0x05</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define		<dfn class="macro" id="_M/SOFS_ULTRA2" data-ref="_M/SOFS_ULTRA2">SOFS_ULTRA2</dfn>     	0x7f</u></td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><u>#define	<dfn class="macro" id="_M/SCSIDATL" data-ref="_M/SCSIDATL">SCSIDATL</dfn>        		0x06</u></td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td><u>#define	<dfn class="macro" id="_M/SCSIDATH" data-ref="_M/SCSIDATH">SCSIDATH</dfn>        		0x07</u></td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td><u>#define	<dfn class="macro" id="_M/STCNT" data-ref="_M/STCNT">STCNT</dfn>           		0x08</u></td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td><u>#define	<dfn class="macro" id="_M/OPTIONMODE" data-ref="_M/OPTIONMODE">OPTIONMODE</dfn>      		0x08</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define		<dfn class="macro" id="_M/OPTIONMODE_DEFAULTS" data-ref="_M/OPTIONMODE_DEFAULTS">OPTIONMODE_DEFAULTS</dfn>	0x03</u></td></tr>
<tr><th id="1133">1133</th><td><u>#define		<dfn class="macro" id="_M/AUTORATEEN" data-ref="_M/AUTORATEEN">AUTORATEEN</dfn>      	0x80</u></td></tr>
<tr><th id="1134">1134</th><td><u>#define		<dfn class="macro" id="_M/AUTOACKEN" data-ref="_M/AUTOACKEN">AUTOACKEN</dfn>       	0x40</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define		<dfn class="macro" id="_M/ATNMGMNTEN" data-ref="_M/ATNMGMNTEN">ATNMGMNTEN</dfn>      	0x20</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define		<dfn class="macro" id="_M/BUSFREEREV" data-ref="_M/BUSFREEREV">BUSFREEREV</dfn>      	0x10</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define		<dfn class="macro" id="_M/EXPPHASEDIS" data-ref="_M/EXPPHASEDIS">EXPPHASEDIS</dfn>     	0x08</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define		<dfn class="macro" id="_M/SCSIDATL_IMGEN" data-ref="_M/SCSIDATL_IMGEN">SCSIDATL_IMGEN</dfn>  	0x04</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define		<dfn class="macro" id="_M/AUTO_MSGOUT_DE" data-ref="_M/AUTO_MSGOUT_DE">AUTO_MSGOUT_DE</dfn>  	0x02</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define		<dfn class="macro" id="_M/DIS_MSGIN_DUALEDGE" data-ref="_M/DIS_MSGIN_DUALEDGE">DIS_MSGIN_DUALEDGE</dfn>	0x01</u></td></tr>
<tr><th id="1141">1141</th><td></td></tr>
<tr><th id="1142">1142</th><td><u>#define	<dfn class="macro" id="_M/TARGCRCCNT" data-ref="_M/TARGCRCCNT">TARGCRCCNT</dfn>      		0x0a</u></td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td><u>#define	<dfn class="macro" id="_M/CLRSINT0" data-ref="_M/CLRSINT0">CLRSINT0</dfn>        		0x0b</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define		<dfn class="macro" id="_M/CLRSELDO" data-ref="_M/CLRSELDO">CLRSELDO</dfn>        	0x40</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define		<dfn class="macro" id="_M/CLRSELDI" data-ref="_M/CLRSELDI">CLRSELDI</dfn>        	0x20</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define		<dfn class="macro" id="_M/CLRSELINGO" data-ref="_M/CLRSELINGO">CLRSELINGO</dfn>      	0x10</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define		<dfn class="macro" id="_M/CLRSWRAP" data-ref="_M/CLRSWRAP">CLRSWRAP</dfn>        	0x08</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define		<dfn class="macro" id="_M/CLRIOERR" data-ref="_M/CLRIOERR">CLRIOERR</dfn>        	0x08</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define		<dfn class="macro" id="_M/CLRSPIORDY" data-ref="_M/CLRSPIORDY">CLRSPIORDY</dfn>      	0x02</u></td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><u>#define	<dfn class="macro" id="_M/SSTAT0" data-ref="_M/SSTAT0">SSTAT0</dfn>          		0x0b</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define		<dfn class="macro" id="_M/TARGET" data-ref="_M/TARGET">TARGET</dfn>          	0x80</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define		<dfn class="macro" id="_M/SELDO" data-ref="_M/SELDO">SELDO</dfn>           	0x40</u></td></tr>
<tr><th id="1155">1155</th><td><u>#define		<dfn class="macro" id="_M/SELDI" data-ref="_M/SELDI">SELDI</dfn>           	0x20</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define		<dfn class="macro" id="_M/SELINGO" data-ref="_M/SELINGO">SELINGO</dfn>         	0x10</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define		<dfn class="macro" id="_M/SWRAP" data-ref="_M/SWRAP">SWRAP</dfn>           	0x08</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define		<dfn class="macro" id="_M/IOERR" data-ref="_M/IOERR">IOERR</dfn>           	0x08</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define		<dfn class="macro" id="_M/SDONE" data-ref="_M/SDONE">SDONE</dfn>           	0x04</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define		<dfn class="macro" id="_M/SPIORDY" data-ref="_M/SPIORDY">SPIORDY</dfn>         	0x02</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define		<dfn class="macro" id="_M/DMADONE" data-ref="_M/DMADONE">DMADONE</dfn>         	0x01</u></td></tr>
<tr><th id="1162">1162</th><td></td></tr>
<tr><th id="1163">1163</th><td><u>#define	<dfn class="macro" id="_M/CLRSINT1" data-ref="_M/CLRSINT1">CLRSINT1</dfn>        		0x0c</u></td></tr>
<tr><th id="1164">1164</th><td><u>#define		<dfn class="macro" id="_M/CLRSELTIMEO" data-ref="_M/CLRSELTIMEO">CLRSELTIMEO</dfn>     	0x80</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define		<dfn class="macro" id="_M/CLRATNO" data-ref="_M/CLRATNO">CLRATNO</dfn>         	0x40</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define		<dfn class="macro" id="_M/CLRSCSIRSTI" data-ref="_M/CLRSCSIRSTI">CLRSCSIRSTI</dfn>     	0x20</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define		<dfn class="macro" id="_M/CLRBUSFREE" data-ref="_M/CLRBUSFREE">CLRBUSFREE</dfn>      	0x08</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define		<dfn class="macro" id="_M/CLRSCSIPERR" data-ref="_M/CLRSCSIPERR">CLRSCSIPERR</dfn>     	0x04</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define		<dfn class="macro" id="_M/CLRPHASECHG" data-ref="_M/CLRPHASECHG">CLRPHASECHG</dfn>     	0x02</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define		<dfn class="macro" id="_M/CLRREQINIT" data-ref="_M/CLRREQINIT">CLRREQINIT</dfn>      	0x01</u></td></tr>
<tr><th id="1171">1171</th><td></td></tr>
<tr><th id="1172">1172</th><td><u>#define	<dfn class="macro" id="_M/SSTAT1" data-ref="_M/SSTAT1">SSTAT1</dfn>          		0x0c</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define		<dfn class="macro" id="_M/SELTO" data-ref="_M/SELTO">SELTO</dfn>           	0x80</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define		<dfn class="macro" id="_M/ATNTARG" data-ref="_M/ATNTARG">ATNTARG</dfn>         	0x40</u></td></tr>
<tr><th id="1175">1175</th><td><u>#define		<dfn class="macro" id="_M/SCSIRSTI" data-ref="_M/SCSIRSTI">SCSIRSTI</dfn>        	0x20</u></td></tr>
<tr><th id="1176">1176</th><td><u>#define		<dfn class="macro" id="_M/PHASEMIS" data-ref="_M/PHASEMIS">PHASEMIS</dfn>        	0x10</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define		<dfn class="macro" id="_M/BUSFREE" data-ref="_M/BUSFREE">BUSFREE</dfn>         	0x08</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define		<dfn class="macro" id="_M/SCSIPERR" data-ref="_M/SCSIPERR">SCSIPERR</dfn>        	0x04</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define		<dfn class="macro" id="_M/PHASECHG" data-ref="_M/PHASECHG">PHASECHG</dfn>        	0x02</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define		<dfn class="macro" id="_M/REQINIT" data-ref="_M/REQINIT">REQINIT</dfn>         	0x01</u></td></tr>
<tr><th id="1181">1181</th><td></td></tr>
<tr><th id="1182">1182</th><td><u>#define	<dfn class="macro" id="_M/SSTAT2" data-ref="_M/SSTAT2">SSTAT2</dfn>          		0x0d</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define		<dfn class="macro" id="_M/SFCNT" data-ref="_M/SFCNT">SFCNT</dfn>           	0x1f</u></td></tr>
<tr><th id="1184">1184</th><td><u>#define		<dfn class="macro" id="_M/OVERRUN" data-ref="_M/OVERRUN">OVERRUN</dfn>         	0x80</u></td></tr>
<tr><th id="1185">1185</th><td><u>#define		<dfn class="macro" id="_M/SHVALID" data-ref="_M/SHVALID">SHVALID</dfn>         	0x40</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define		<dfn class="macro" id="_M/EXP_ACTIVE" data-ref="_M/EXP_ACTIVE">EXP_ACTIVE</dfn>      	0x10</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define		<dfn class="macro" id="_M/CRCVALERR" data-ref="_M/CRCVALERR">CRCVALERR</dfn>       	0x08</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define		<dfn class="macro" id="_M/CRCENDERR" data-ref="_M/CRCENDERR">CRCENDERR</dfn>       	0x04</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define		<dfn class="macro" id="_M/CRCREQERR" data-ref="_M/CRCREQERR">CRCREQERR</dfn>       	0x02</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define		<dfn class="macro" id="_M/DUAL_EDGE_ERR" data-ref="_M/DUAL_EDGE_ERR">DUAL_EDGE_ERR</dfn>   	0x01</u></td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td><u>#define	<dfn class="macro" id="_M/SSTAT3" data-ref="_M/SSTAT3">SSTAT3</dfn>          		0x0e</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define		<dfn class="macro" id="_M/SCSICNT" data-ref="_M/SCSICNT">SCSICNT</dfn>         	0xf0</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define		<dfn class="macro" id="_M/U2OFFCNT" data-ref="_M/U2OFFCNT">U2OFFCNT</dfn>        	0x7f</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define		<dfn class="macro" id="_M/OFFCNT" data-ref="_M/OFFCNT">OFFCNT</dfn>          	0x0f</u></td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td><u>#define	<dfn class="macro" id="_M/SCSIID_ULTRA2" data-ref="_M/SCSIID_ULTRA2">SCSIID_ULTRA2</dfn>   		0x0f</u></td></tr>
<tr><th id="1198">1198</th><td></td></tr>
<tr><th id="1199">1199</th><td><u>#define	<dfn class="macro" id="_M/SIMODE0" data-ref="_M/SIMODE0">SIMODE0</dfn>         		0x10</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define		<dfn class="macro" id="_M/ENSELDO" data-ref="_M/ENSELDO">ENSELDO</dfn>         	0x40</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define		<dfn class="macro" id="_M/ENSELDI" data-ref="_M/ENSELDI">ENSELDI</dfn>         	0x20</u></td></tr>
<tr><th id="1202">1202</th><td><u>#define		<dfn class="macro" id="_M/ENSELINGO" data-ref="_M/ENSELINGO">ENSELINGO</dfn>       	0x10</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define		<dfn class="macro" id="_M/ENIOERR" data-ref="_M/ENIOERR">ENIOERR</dfn>         	0x08</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define		<dfn class="macro" id="_M/ENSWRAP" data-ref="_M/ENSWRAP">ENSWRAP</dfn>         	0x08</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define		<dfn class="macro" id="_M/ENSDONE" data-ref="_M/ENSDONE">ENSDONE</dfn>         	0x04</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define		<dfn class="macro" id="_M/ENSPIORDY" data-ref="_M/ENSPIORDY">ENSPIORDY</dfn>       	0x02</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define		<dfn class="macro" id="_M/ENDMADONE" data-ref="_M/ENDMADONE">ENDMADONE</dfn>       	0x01</u></td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td><u>#define	<dfn class="macro" id="_M/SIMODE1" data-ref="_M/SIMODE1">SIMODE1</dfn>         		0x11</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define		<dfn class="macro" id="_M/ENSELTIMO" data-ref="_M/ENSELTIMO">ENSELTIMO</dfn>       	0x80</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define		<dfn class="macro" id="_M/ENATNTARG" data-ref="_M/ENATNTARG">ENATNTARG</dfn>       	0x40</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define		<dfn class="macro" id="_M/ENSCSIRST" data-ref="_M/ENSCSIRST">ENSCSIRST</dfn>       	0x20</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define		<dfn class="macro" id="_M/ENPHASEMIS" data-ref="_M/ENPHASEMIS">ENPHASEMIS</dfn>      	0x10</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define		<dfn class="macro" id="_M/ENBUSFREE" data-ref="_M/ENBUSFREE">ENBUSFREE</dfn>       	0x08</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define		<dfn class="macro" id="_M/ENSCSIPERR" data-ref="_M/ENSCSIPERR">ENSCSIPERR</dfn>      	0x04</u></td></tr>
<tr><th id="1216">1216</th><td><u>#define		<dfn class="macro" id="_M/ENPHASECHG" data-ref="_M/ENPHASECHG">ENPHASECHG</dfn>      	0x02</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define		<dfn class="macro" id="_M/ENREQINIT" data-ref="_M/ENREQINIT">ENREQINIT</dfn>       	0x01</u></td></tr>
<tr><th id="1218">1218</th><td></td></tr>
<tr><th id="1219">1219</th><td><u>#define	<dfn class="macro" id="_M/SCSIBUSL" data-ref="_M/SCSIBUSL">SCSIBUSL</dfn>        		0x12</u></td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td><u>#define	<dfn class="macro" id="_M/SXFRCTL2" data-ref="_M/SXFRCTL2">SXFRCTL2</dfn>        		0x13</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define		<dfn class="macro" id="_M/ASYNC_SETUP" data-ref="_M/ASYNC_SETUP">ASYNC_SETUP</dfn>     	0x07</u></td></tr>
<tr><th id="1223">1223</th><td><u>#define		<dfn class="macro" id="_M/AUTORSTDIS" data-ref="_M/AUTORSTDIS">AUTORSTDIS</dfn>      	0x10</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define		<dfn class="macro" id="_M/CMDDMAEN" data-ref="_M/CMDDMAEN">CMDDMAEN</dfn>        	0x08</u></td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td><u>#define	<dfn class="macro" id="_M/SCSIBUSH" data-ref="_M/SCSIBUSH">SCSIBUSH</dfn>        		0x13</u></td></tr>
<tr><th id="1227">1227</th><td></td></tr>
<tr><th id="1228">1228</th><td><u>#define	<dfn class="macro" id="_M/SHADDR" data-ref="_M/SHADDR">SHADDR</dfn>          		0x14</u></td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td><u>#define	<dfn class="macro" id="_M/SELTIMER" data-ref="_M/SELTIMER">SELTIMER</dfn>        		0x18</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define	<dfn class="macro" id="_M/TARGIDIN" data-ref="_M/TARGIDIN">TARGIDIN</dfn>        		0x18</u></td></tr>
<tr><th id="1232">1232</th><td><u>#define		<dfn class="macro" id="_M/STAGE6" data-ref="_M/STAGE6">STAGE6</dfn>          	0x20</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define		<dfn class="macro" id="_M/STAGE5" data-ref="_M/STAGE5">STAGE5</dfn>          	0x10</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define		<dfn class="macro" id="_M/STAGE4" data-ref="_M/STAGE4">STAGE4</dfn>          	0x08</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define		<dfn class="macro" id="_M/STAGE3" data-ref="_M/STAGE3">STAGE3</dfn>          	0x04</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define		<dfn class="macro" id="_M/STAGE2" data-ref="_M/STAGE2">STAGE2</dfn>          	0x02</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define		<dfn class="macro" id="_M/STAGE1" data-ref="_M/STAGE1">STAGE1</dfn>          	0x01</u></td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td><u>#define	<dfn class="macro" id="_M/SELID" data-ref="_M/SELID">SELID</dfn>           		0x19</u></td></tr>
<tr><th id="1240">1240</th><td><u>#define		<dfn class="macro" id="_M/SELID_MASK" data-ref="_M/SELID_MASK">SELID_MASK</dfn>      	0xf0</u></td></tr>
<tr><th id="1241">1241</th><td><u>#define		<dfn class="macro" id="_M/ONEBIT" data-ref="_M/ONEBIT">ONEBIT</dfn>          	0x08</u></td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td><u>#define	<dfn class="macro" id="_M/SCAMCTL" data-ref="_M/SCAMCTL">SCAMCTL</dfn>         		0x1a</u></td></tr>
<tr><th id="1244">1244</th><td><u>#define		<dfn class="macro" id="_M/SCAMLVL" data-ref="_M/SCAMLVL">SCAMLVL</dfn>         	0x03</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define		<dfn class="macro" id="_M/ENSCAMSELO" data-ref="_M/ENSCAMSELO">ENSCAMSELO</dfn>      	0x80</u></td></tr>
<tr><th id="1246">1246</th><td><u>#define		<dfn class="macro" id="_M/CLRSCAMSELID" data-ref="_M/CLRSCAMSELID">CLRSCAMSELID</dfn>    	0x40</u></td></tr>
<tr><th id="1247">1247</th><td><u>#define		<dfn class="macro" id="_M/ALTSTIM" data-ref="_M/ALTSTIM">ALTSTIM</dfn>         	0x20</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define		<dfn class="macro" id="_M/DFLTTID" data-ref="_M/DFLTTID">DFLTTID</dfn>         	0x10</u></td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td><u>#define	<dfn class="macro" id="_M/TARGID" data-ref="_M/TARGID">TARGID</dfn>          		0x1b</u></td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td><u>#define	<dfn class="macro" id="_M/SPIOCAP" data-ref="_M/SPIOCAP">SPIOCAP</dfn>         		0x1b</u></td></tr>
<tr><th id="1253">1253</th><td><u>#define		<dfn class="macro" id="_M/SOFT1" data-ref="_M/SOFT1">SOFT1</dfn>           	0x80</u></td></tr>
<tr><th id="1254">1254</th><td><u>#define		<dfn class="macro" id="_M/SOFT0" data-ref="_M/SOFT0">SOFT0</dfn>           	0x40</u></td></tr>
<tr><th id="1255">1255</th><td><u>#define		<dfn class="macro" id="_M/SOFTCMDEN" data-ref="_M/SOFTCMDEN">SOFTCMDEN</dfn>       	0x20</u></td></tr>
<tr><th id="1256">1256</th><td><u>#define		<dfn class="macro" id="_M/EXT_BRDCTL" data-ref="_M/EXT_BRDCTL">EXT_BRDCTL</dfn>      	0x10</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define		<dfn class="macro" id="_M/SEEPROM" data-ref="_M/SEEPROM">SEEPROM</dfn>         	0x08</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define		<dfn class="macro" id="_M/EEPROM" data-ref="_M/EEPROM">EEPROM</dfn>          	0x04</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define		<dfn class="macro" id="_M/ROM" data-ref="_M/ROM">ROM</dfn>             	0x02</u></td></tr>
<tr><th id="1260">1260</th><td><u>#define		<dfn class="macro" id="_M/SSPIOCPS" data-ref="_M/SSPIOCPS">SSPIOCPS</dfn>        	0x01</u></td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td><u>#define	<dfn class="macro" id="_M/BRDCTL" data-ref="_M/BRDCTL">BRDCTL</dfn>          		0x1d</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define		<dfn class="macro" id="_M/BRDDAT7" data-ref="_M/BRDDAT7">BRDDAT7</dfn>         	0x80</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define		<dfn class="macro" id="_M/BRDDAT6" data-ref="_M/BRDDAT6">BRDDAT6</dfn>         	0x40</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define		<dfn class="macro" id="_M/BRDDAT5" data-ref="_M/BRDDAT5">BRDDAT5</dfn>         	0x20</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define		<dfn class="macro" id="_M/BRDDAT4" data-ref="_M/BRDDAT4">BRDDAT4</dfn>         	0x10</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define		<dfn class="macro" id="_M/BRDSTB" data-ref="_M/BRDSTB">BRDSTB</dfn>          	0x10</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define		<dfn class="macro" id="_M/BRDCS" data-ref="_M/BRDCS">BRDCS</dfn>           	0x08</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define		<dfn class="macro" id="_M/BRDDAT3" data-ref="_M/BRDDAT3">BRDDAT3</dfn>         	0x08</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define		<dfn class="macro" id="_M/BRDDAT2" data-ref="_M/BRDDAT2">BRDDAT2</dfn>         	0x04</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define		<dfn class="macro" id="_M/BRDRW" data-ref="_M/BRDRW">BRDRW</dfn>           	0x04</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define		<dfn class="macro" id="_M/BRDCTL1" data-ref="_M/BRDCTL1">BRDCTL1</dfn>         	0x02</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define		<dfn class="macro" id="_M/BRDRW_ULTRA2" data-ref="_M/BRDRW_ULTRA2">BRDRW_ULTRA2</dfn>    	0x02</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define		<dfn class="macro" id="_M/BRDCTL0" data-ref="_M/BRDCTL0">BRDCTL0</dfn>         	0x01</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define		<dfn class="macro" id="_M/BRDSTB_ULTRA2" data-ref="_M/BRDSTB_ULTRA2">BRDSTB_ULTRA2</dfn>   	0x01</u></td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td><u>#define	<dfn class="macro" id="_M/SEECTL" data-ref="_M/SEECTL">SEECTL</dfn>          		0x1e</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define		<dfn class="macro" id="_M/EXTARBACK" data-ref="_M/EXTARBACK">EXTARBACK</dfn>       	0x80</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define		<dfn class="macro" id="_M/EXTARBREQ" data-ref="_M/EXTARBREQ">EXTARBREQ</dfn>       	0x40</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define		<dfn class="macro" id="_M/SEEMS" data-ref="_M/SEEMS">SEEMS</dfn>           	0x20</u></td></tr>
<tr><th id="1281">1281</th><td><u>#define		<dfn class="macro" id="_M/SEERDY" data-ref="_M/SEERDY">SEERDY</dfn>          	0x10</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define		<dfn class="macro" id="_M/SEECS" data-ref="_M/SEECS">SEECS</dfn>           	0x08</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define		<dfn class="macro" id="_M/SEECK" data-ref="_M/SEECK">SEECK</dfn>           	0x04</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define		<dfn class="macro" id="_M/SEEDO" data-ref="_M/SEEDO">SEEDO</dfn>           	0x02</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define		<dfn class="macro" id="_M/SEEDI" data-ref="_M/SEEDI">SEEDI</dfn>           	0x01</u></td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td><u>#define	<dfn class="macro" id="_M/SBLKCTL" data-ref="_M/SBLKCTL">SBLKCTL</dfn>         		0x1f</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define		<dfn class="macro" id="_M/DIAGLEDEN" data-ref="_M/DIAGLEDEN">DIAGLEDEN</dfn>       	0x80</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define		<dfn class="macro" id="_M/DIAGLEDON" data-ref="_M/DIAGLEDON">DIAGLEDON</dfn>       	0x40</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define		<dfn class="macro" id="_M/AUTOFLUSHDIS" data-ref="_M/AUTOFLUSHDIS">AUTOFLUSHDIS</dfn>    	0x20</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define		<dfn class="macro" id="_M/ENAB40" data-ref="_M/ENAB40">ENAB40</dfn>          	0x08</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define		<dfn class="macro" id="_M/SELBUSB" data-ref="_M/SELBUSB">SELBUSB</dfn>         	0x08</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define		<dfn class="macro" id="_M/ENAB20" data-ref="_M/ENAB20">ENAB20</dfn>          	0x04</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define		<dfn class="macro" id="_M/SELWIDE" data-ref="_M/SELWIDE">SELWIDE</dfn>         	0x02</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define		<dfn class="macro" id="_M/XCVR" data-ref="_M/XCVR">XCVR</dfn>            	0x01</u></td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td><u>#define	<dfn class="macro" id="_M/BUSY_TARGETS" data-ref="_M/BUSY_TARGETS">BUSY_TARGETS</dfn>    		0x20</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define	<dfn class="macro" id="_M/TARG_SCSIRATE" data-ref="_M/TARG_SCSIRATE">TARG_SCSIRATE</dfn>   		0x20</u></td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td><u>#define	<dfn class="macro" id="_M/ULTRA_ENB" data-ref="_M/ULTRA_ENB">ULTRA_ENB</dfn>       		0x30</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define	<dfn class="macro" id="_M/CMDSIZE_TABLE" data-ref="_M/CMDSIZE_TABLE">CMDSIZE_TABLE</dfn>   		0x30</u></td></tr>
<tr><th id="1302">1302</th><td></td></tr>
<tr><th id="1303">1303</th><td><u>#define	<dfn class="macro" id="_M/DISC_DSB" data-ref="_M/DISC_DSB">DISC_DSB</dfn>        		0x32</u></td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td><u>#define	<dfn class="macro" id="_M/CMDSIZE_TABLE_TAIL" data-ref="_M/CMDSIZE_TABLE_TAIL">CMDSIZE_TABLE_TAIL</dfn>		0x34</u></td></tr>
<tr><th id="1306">1306</th><td></td></tr>
<tr><th id="1307">1307</th><td><u>#define	<dfn class="macro" id="_M/MWI_RESIDUAL" data-ref="_M/MWI_RESIDUAL">MWI_RESIDUAL</dfn>    		0x38</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define	<dfn class="macro" id="_M/TARG_IMMEDIATE_SCB" data-ref="_M/TARG_IMMEDIATE_SCB">TARG_IMMEDIATE_SCB</dfn>		0x38</u></td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td><u>#define	<dfn class="macro" id="_M/NEXT_QUEUED_SCB" data-ref="_M/NEXT_QUEUED_SCB">NEXT_QUEUED_SCB</dfn> 		0x39</u></td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td><u>#define	<dfn class="macro" id="_M/MSG_OUT" data-ref="_M/MSG_OUT">MSG_OUT</dfn>         		0x3a</u></td></tr>
<tr><th id="1313">1313</th><td></td></tr>
<tr><th id="1314">1314</th><td><u>#define	<dfn class="macro" id="_M/DMAPARAMS" data-ref="_M/DMAPARAMS">DMAPARAMS</dfn>       		0x3b</u></td></tr>
<tr><th id="1315">1315</th><td><u>#define		<dfn class="macro" id="_M/PRELOADEN" data-ref="_M/PRELOADEN">PRELOADEN</dfn>       	0x80</u></td></tr>
<tr><th id="1316">1316</th><td><u>#define		<dfn class="macro" id="_M/WIDEODD" data-ref="_M/WIDEODD">WIDEODD</dfn>         	0x40</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define		<dfn class="macro" id="_M/SCSIEN" data-ref="_M/SCSIEN">SCSIEN</dfn>          	0x20</u></td></tr>
<tr><th id="1318">1318</th><td><u>#define		<dfn class="macro" id="_M/SDMAENACK" data-ref="_M/SDMAENACK">SDMAENACK</dfn>       	0x10</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define		<dfn class="macro" id="_M/SDMAEN" data-ref="_M/SDMAEN">SDMAEN</dfn>          	0x10</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define		<dfn class="macro" id="_M/HDMAEN" data-ref="_M/HDMAEN">HDMAEN</dfn>          	0x08</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define		<dfn class="macro" id="_M/HDMAENACK" data-ref="_M/HDMAENACK">HDMAENACK</dfn>       	0x08</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define		<dfn class="macro" id="_M/DIRECTION" data-ref="_M/DIRECTION">DIRECTION</dfn>       	0x04</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define		<dfn class="macro" id="_M/FIFOFLUSH" data-ref="_M/FIFOFLUSH">FIFOFLUSH</dfn>       	0x02</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define		<dfn class="macro" id="_M/FIFORESET" data-ref="_M/FIFORESET">FIFORESET</dfn>       	0x01</u></td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td><u>#define	<dfn class="macro" id="_M/SEQ_FLAGS" data-ref="_M/SEQ_FLAGS">SEQ_FLAGS</dfn>       		0x3c</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define		<dfn class="macro" id="_M/NOT_IDENTIFIED" data-ref="_M/NOT_IDENTIFIED">NOT_IDENTIFIED</dfn>  	0x80</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define		<dfn class="macro" id="_M/NO_CDB_SENT" data-ref="_M/NO_CDB_SENT">NO_CDB_SENT</dfn>     	0x40</u></td></tr>
<tr><th id="1329">1329</th><td><u>#define		<dfn class="macro" id="_M/TARGET_CMD_IS_TAGGED" data-ref="_M/TARGET_CMD_IS_TAGGED">TARGET_CMD_IS_TAGGED</dfn>	0x40</u></td></tr>
<tr><th id="1330">1330</th><td><u>#define		<dfn class="macro" id="_M/DPHASE" data-ref="_M/DPHASE">DPHASE</dfn>          	0x20</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define		<dfn class="macro" id="_M/TARG_CMD_PENDING" data-ref="_M/TARG_CMD_PENDING">TARG_CMD_PENDING</dfn>	0x10</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define		<dfn class="macro" id="_M/CMDPHASE_PENDING" data-ref="_M/CMDPHASE_PENDING">CMDPHASE_PENDING</dfn>	0x08</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define		<dfn class="macro" id="_M/DPHASE_PENDING" data-ref="_M/DPHASE_PENDING">DPHASE_PENDING</dfn>  	0x04</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define		<dfn class="macro" id="_M/SPHASE_PENDING" data-ref="_M/SPHASE_PENDING">SPHASE_PENDING</dfn>  	0x02</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define		<dfn class="macro" id="_M/NO_DISCONNECT" data-ref="_M/NO_DISCONNECT">NO_DISCONNECT</dfn>   	0x01</u></td></tr>
<tr><th id="1336">1336</th><td></td></tr>
<tr><th id="1337">1337</th><td><u>#define	<dfn class="macro" id="_M/SAVED_SCSIID" data-ref="_M/SAVED_SCSIID">SAVED_SCSIID</dfn>    		0x3d</u></td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td><u>#define	<dfn class="macro" id="_M/SAVED_LUN" data-ref="_M/SAVED_LUN">SAVED_LUN</dfn>       		0x3e</u></td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td><u>#define	<dfn class="macro" id="_M/LASTPHASE" data-ref="_M/LASTPHASE">LASTPHASE</dfn>       		0x3f</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define		<dfn class="macro" id="_M/PHASE_MASK" data-ref="_M/PHASE_MASK">PHASE_MASK</dfn>      	0xe0</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define		<dfn class="macro" id="_M/P_MESGIN" data-ref="_M/P_MESGIN">P_MESGIN</dfn>        	0xe0</u></td></tr>
<tr><th id="1344">1344</th><td><u>#define		<dfn class="macro" id="_M/P_STATUS" data-ref="_M/P_STATUS">P_STATUS</dfn>        	0xc0</u></td></tr>
<tr><th id="1345">1345</th><td><u>#define		<dfn class="macro" id="_M/P_MESGOUT" data-ref="_M/P_MESGOUT">P_MESGOUT</dfn>       	0xa0</u></td></tr>
<tr><th id="1346">1346</th><td><u>#define		<dfn class="macro" id="_M/P_COMMAND" data-ref="_M/P_COMMAND">P_COMMAND</dfn>       	0x80</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define		<dfn class="macro" id="_M/P_DATAIN" data-ref="_M/P_DATAIN">P_DATAIN</dfn>        	0x40</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define		<dfn class="macro" id="_M/P_BUSFREE" data-ref="_M/P_BUSFREE">P_BUSFREE</dfn>       	0x01</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define		<dfn class="macro" id="_M/P_DATAOUT" data-ref="_M/P_DATAOUT">P_DATAOUT</dfn>       	0x00</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define		<dfn class="macro" id="_M/CDI" data-ref="_M/CDI">CDI</dfn>             	0x80</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define		<dfn class="macro" id="_M/IOI" data-ref="_M/IOI">IOI</dfn>             	0x40</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define		<dfn class="macro" id="_M/MSGI" data-ref="_M/MSGI">MSGI</dfn>            	0x20</u></td></tr>
<tr><th id="1353">1353</th><td></td></tr>
<tr><th id="1354">1354</th><td><u>#define	<dfn class="macro" id="_M/WAITING_SCBH" data-ref="_M/WAITING_SCBH">WAITING_SCBH</dfn>    		0x40</u></td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td><u>#define	<dfn class="macro" id="_M/DISCONNECTED_SCBH" data-ref="_M/DISCONNECTED_SCBH">DISCONNECTED_SCBH</dfn>		0x41</u></td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td><u>#define	<dfn class="macro" id="_M/FREE_SCBH" data-ref="_M/FREE_SCBH">FREE_SCBH</dfn>       		0x42</u></td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td><u>#define	<dfn class="macro" id="_M/COMPLETE_SCBH" data-ref="_M/COMPLETE_SCBH">COMPLETE_SCBH</dfn>   		0x43</u></td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td><u>#define	<dfn class="macro" id="_M/HSCB_ADDR" data-ref="_M/HSCB_ADDR">HSCB_ADDR</dfn>       		0x44</u></td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td><u>#define	<dfn class="macro" id="_M/SHARED_DATA_ADDR" data-ref="_M/SHARED_DATA_ADDR">SHARED_DATA_ADDR</dfn>		0x48</u></td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td><u>#define	<dfn class="macro" id="_M/KERNEL_QINPOS" data-ref="_M/KERNEL_QINPOS">KERNEL_QINPOS</dfn>   		0x4c</u></td></tr>
<tr><th id="1367">1367</th><td></td></tr>
<tr><th id="1368">1368</th><td><u>#define	<dfn class="macro" id="_M/QINPOS" data-ref="_M/QINPOS">QINPOS</dfn>          		0x4d</u></td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td><u>#define	<dfn class="macro" id="_M/QOUTPOS" data-ref="_M/QOUTPOS">QOUTPOS</dfn>         		0x4e</u></td></tr>
<tr><th id="1371">1371</th><td></td></tr>
<tr><th id="1372">1372</th><td><u>#define	<dfn class="macro" id="_M/KERNEL_TQINPOS" data-ref="_M/KERNEL_TQINPOS">KERNEL_TQINPOS</dfn>  		0x4f</u></td></tr>
<tr><th id="1373">1373</th><td></td></tr>
<tr><th id="1374">1374</th><td><u>#define	<dfn class="macro" id="_M/TQINPOS" data-ref="_M/TQINPOS">TQINPOS</dfn>         		0x50</u></td></tr>
<tr><th id="1375">1375</th><td></td></tr>
<tr><th id="1376">1376</th><td><u>#define	<dfn class="macro" id="_M/ARG_1" data-ref="_M/ARG_1">ARG_1</dfn>           		0x51</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define	<dfn class="macro" id="_M/RETURN_1" data-ref="_M/RETURN_1">RETURN_1</dfn>        		0x51</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define		<dfn class="macro" id="_M/SEND_MSG" data-ref="_M/SEND_MSG">SEND_MSG</dfn>        	0x80</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define		<dfn class="macro" id="_M/SEND_SENSE" data-ref="_M/SEND_SENSE">SEND_SENSE</dfn>      	0x40</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define		<dfn class="macro" id="_M/SEND_REJ" data-ref="_M/SEND_REJ">SEND_REJ</dfn>        	0x20</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define		<dfn class="macro" id="_M/MSGOUT_PHASEMIS" data-ref="_M/MSGOUT_PHASEMIS">MSGOUT_PHASEMIS</dfn> 	0x10</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define		<dfn class="macro" id="_M/EXIT_MSG_LOOP" data-ref="_M/EXIT_MSG_LOOP">EXIT_MSG_LOOP</dfn>   	0x08</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define		<dfn class="macro" id="_M/CONT_MSG_LOOP" data-ref="_M/CONT_MSG_LOOP">CONT_MSG_LOOP</dfn>   	0x04</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define		<dfn class="macro" id="_M/CONT_TARG_SESSION" data-ref="_M/CONT_TARG_SESSION">CONT_TARG_SESSION</dfn>	0x02</u></td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td><u>#define	<dfn class="macro" id="_M/ARG_2" data-ref="_M/ARG_2">ARG_2</dfn>           		0x52</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define	<dfn class="macro" id="_M/RETURN_2" data-ref="_M/RETURN_2">RETURN_2</dfn>        		0x52</u></td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td><u>#define	<dfn class="macro" id="_M/LAST_MSG" data-ref="_M/LAST_MSG">LAST_MSG</dfn>        		0x53</u></td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td><u>#define	<dfn class="macro" id="_M/SCSISEQ_TEMPLATE" data-ref="_M/SCSISEQ_TEMPLATE">SCSISEQ_TEMPLATE</dfn>		0x54</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define		<dfn class="macro" id="_M/ENSELO" data-ref="_M/ENSELO">ENSELO</dfn>          	0x40</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define		<dfn class="macro" id="_M/ENSELI" data-ref="_M/ENSELI">ENSELI</dfn>          	0x20</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define		<dfn class="macro" id="_M/ENRSELI" data-ref="_M/ENRSELI">ENRSELI</dfn>         	0x10</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define		<dfn class="macro" id="_M/ENAUTOATNO" data-ref="_M/ENAUTOATNO">ENAUTOATNO</dfn>      	0x08</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define		<dfn class="macro" id="_M/ENAUTOATNI" data-ref="_M/ENAUTOATNI">ENAUTOATNI</dfn>      	0x04</u></td></tr>
<tr><th id="1397">1397</th><td><u>#define		<dfn class="macro" id="_M/ENAUTOATNP" data-ref="_M/ENAUTOATNP">ENAUTOATNP</dfn>      	0x02</u></td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td><u>#define	<dfn class="macro" id="_M/DATA_COUNT_ODD" data-ref="_M/DATA_COUNT_ODD">DATA_COUNT_ODD</dfn>  		0x55</u></td></tr>
<tr><th id="1400">1400</th><td></td></tr>
<tr><th id="1401">1401</th><td><u>#define	<dfn class="macro" id="_M/HA_274_BIOSGLOBAL" data-ref="_M/HA_274_BIOSGLOBAL">HA_274_BIOSGLOBAL</dfn>		0x56</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define	<dfn class="macro" id="_M/INITIATOR_TAG" data-ref="_M/INITIATOR_TAG">INITIATOR_TAG</dfn>   		0x56</u></td></tr>
<tr><th id="1403">1403</th><td><u>#define		<dfn class="macro" id="_M/HA_274_EXTENDED_TRANS" data-ref="_M/HA_274_EXTENDED_TRANS">HA_274_EXTENDED_TRANS</dfn>	0x01</u></td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td><u>#define	<dfn class="macro" id="_M/SEQ_FLAGS2" data-ref="_M/SEQ_FLAGS2">SEQ_FLAGS2</dfn>      		0x57</u></td></tr>
<tr><th id="1406">1406</th><td><u>#define		<dfn class="macro" id="_M/TARGET_MSG_PENDING" data-ref="_M/TARGET_MSG_PENDING">TARGET_MSG_PENDING</dfn>	0x02</u></td></tr>
<tr><th id="1407">1407</th><td><u>#define		<dfn class="macro" id="_M/SCB_DMA" data-ref="_M/SCB_DMA">SCB_DMA</dfn>         	0x01</u></td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td><u>#define	<dfn class="macro" id="_M/SCSICONF" data-ref="_M/SCSICONF">SCSICONF</dfn>        		0x5a</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define		<dfn class="macro" id="_M/HWSCSIID" data-ref="_M/HWSCSIID">HWSCSIID</dfn>        	0x0f</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define		<dfn class="macro" id="_M/HSCSIID" data-ref="_M/HSCSIID">HSCSIID</dfn>         	0x07</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define		<dfn class="macro" id="_M/TERM_ENB" data-ref="_M/TERM_ENB">TERM_ENB</dfn>        	0x80</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define		<dfn class="macro" id="_M/RESET_SCSI" data-ref="_M/RESET_SCSI">RESET_SCSI</dfn>      	0x40</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define		<dfn class="macro" id="_M/ENSPCHK" data-ref="_M/ENSPCHK">ENSPCHK</dfn>         	0x20</u></td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td><u>#define	<dfn class="macro" id="_M/INTDEF" data-ref="_M/INTDEF">INTDEF</dfn>          		0x5c</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define		<dfn class="macro" id="_M/VECTOR" data-ref="_M/VECTOR">VECTOR</dfn>          	0x0f</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define		<dfn class="macro" id="_M/EDGE_TRIG" data-ref="_M/EDGE_TRIG">EDGE_TRIG</dfn>       	0x80</u></td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td><u>#define	<dfn class="macro" id="_M/HOSTCONF" data-ref="_M/HOSTCONF">HOSTCONF</dfn>        		0x5d</u></td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><u>#define	<dfn class="macro" id="_M/HA_274_BIOSCTRL" data-ref="_M/HA_274_BIOSCTRL">HA_274_BIOSCTRL</dfn> 		0x5f</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define		<dfn class="macro" id="_M/BIOSDISABLED" data-ref="_M/BIOSDISABLED">BIOSDISABLED</dfn>    	0x30</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define		<dfn class="macro" id="_M/BIOSMODE" data-ref="_M/BIOSMODE">BIOSMODE</dfn>        	0x30</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define		<dfn class="macro" id="_M/CHANNEL_B_PRIMARY" data-ref="_M/CHANNEL_B_PRIMARY">CHANNEL_B_PRIMARY</dfn>	0x08</u></td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td><u>#define	<dfn class="macro" id="_M/SEQCTL" data-ref="_M/SEQCTL">SEQCTL</dfn>          		0x60</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define		<dfn class="macro" id="_M/PERRORDIS" data-ref="_M/PERRORDIS">PERRORDIS</dfn>       	0x80</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define		<dfn class="macro" id="_M/PAUSEDIS" data-ref="_M/PAUSEDIS">PAUSEDIS</dfn>        	0x40</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define		<dfn class="macro" id="_M/FAILDIS" data-ref="_M/FAILDIS">FAILDIS</dfn>         	0x20</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define		<dfn class="macro" id="_M/FASTMODE" data-ref="_M/FASTMODE">FASTMODE</dfn>        	0x10</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define		<dfn class="macro" id="_M/BRKADRINTEN" data-ref="_M/BRKADRINTEN">BRKADRINTEN</dfn>     	0x08</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define		<dfn class="macro" id="_M/STEP" data-ref="_M/STEP">STEP</dfn>            	0x04</u></td></tr>
<tr><th id="1434">1434</th><td><u>#define		<dfn class="macro" id="_M/SEQRESET" data-ref="_M/SEQRESET">SEQRESET</dfn>        	0x02</u></td></tr>
<tr><th id="1435">1435</th><td><u>#define		<dfn class="macro" id="_M/LOADRAM" data-ref="_M/LOADRAM">LOADRAM</dfn>         	0x01</u></td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td><u>#define	<dfn class="macro" id="_M/SEQRAM" data-ref="_M/SEQRAM">SEQRAM</dfn>          		0x61</u></td></tr>
<tr><th id="1438">1438</th><td></td></tr>
<tr><th id="1439">1439</th><td><u>#define	<dfn class="macro" id="_M/SEQADDR0" data-ref="_M/SEQADDR0">SEQADDR0</dfn>        		0x62</u></td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td><u>#define	<dfn class="macro" id="_M/SEQADDR1" data-ref="_M/SEQADDR1">SEQADDR1</dfn>        		0x63</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define		<dfn class="macro" id="_M/SEQADDR1_MASK" data-ref="_M/SEQADDR1_MASK">SEQADDR1_MASK</dfn>   	0x01</u></td></tr>
<tr><th id="1443">1443</th><td></td></tr>
<tr><th id="1444">1444</th><td><u>#define	<dfn class="macro" id="_M/ACCUM" data-ref="_M/ACCUM">ACCUM</dfn>           		0x64</u></td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td><u>#define	<dfn class="macro" id="_M/SINDEX" data-ref="_M/SINDEX">SINDEX</dfn>          		0x65</u></td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td><u>#define	<dfn class="macro" id="_M/DINDEX" data-ref="_M/DINDEX">DINDEX</dfn>          		0x66</u></td></tr>
<tr><th id="1449">1449</th><td></td></tr>
<tr><th id="1450">1450</th><td><u>#define	<dfn class="macro" id="_M/ALLONES" data-ref="_M/ALLONES">ALLONES</dfn>         		0x69</u></td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td><u>#define	<dfn class="macro" id="_M/NONE" data-ref="_M/NONE">NONE</dfn>            		0x6a</u></td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td><u>#define	<dfn class="macro" id="_M/ALLZEROS" data-ref="_M/ALLZEROS">ALLZEROS</dfn>        		0x6a</u></td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td><u>#define	<dfn class="macro" id="_M/FLAGS" data-ref="_M/FLAGS">FLAGS</dfn>           		0x6b</u></td></tr>
<tr><th id="1457">1457</th><td><u>#define		<dfn class="macro" id="_M/ZERO" data-ref="_M/ZERO">ZERO</dfn>            	0x02</u></td></tr>
<tr><th id="1458">1458</th><td><u>#define		<dfn class="macro" id="_M/CARRY" data-ref="_M/CARRY">CARRY</dfn>           	0x01</u></td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td><u>#define	<dfn class="macro" id="_M/SINDIR" data-ref="_M/SINDIR">SINDIR</dfn>          		0x6c</u></td></tr>
<tr><th id="1461">1461</th><td></td></tr>
<tr><th id="1462">1462</th><td><u>#define	<dfn class="macro" id="_M/DINDIR" data-ref="_M/DINDIR">DINDIR</dfn>          		0x6d</u></td></tr>
<tr><th id="1463">1463</th><td></td></tr>
<tr><th id="1464">1464</th><td><u>#define	<dfn class="macro" id="_M/FUNCTION1" data-ref="_M/FUNCTION1">FUNCTION1</dfn>       		0x6e</u></td></tr>
<tr><th id="1465">1465</th><td></td></tr>
<tr><th id="1466">1466</th><td><u>#define	<dfn class="macro" id="_M/STACK" data-ref="_M/STACK">STACK</dfn>           		0x6f</u></td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td><u>#define	<dfn class="macro" id="_M/TARG_OFFSET" data-ref="_M/TARG_OFFSET">TARG_OFFSET</dfn>     		0x70</u></td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td><u>#define	<dfn class="macro" id="_M/SRAM_BASE" data-ref="_M/SRAM_BASE">SRAM_BASE</dfn>       		0x70</u></td></tr>
<tr><th id="1471">1471</th><td></td></tr>
<tr><th id="1472">1472</th><td><u>#define	<dfn class="macro" id="_M/BCTL" data-ref="_M/BCTL">BCTL</dfn>            		0x84</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define		<dfn class="macro" id="_M/ACE" data-ref="_M/ACE">ACE</dfn>             	0x08</u></td></tr>
<tr><th id="1474">1474</th><td><u>#define		<dfn class="macro" id="_M/ENABLE" data-ref="_M/ENABLE">ENABLE</dfn>          	0x01</u></td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td><u>#define	<dfn class="macro" id="_M/DSCOMMAND0" data-ref="_M/DSCOMMAND0">DSCOMMAND0</dfn>      		0x84</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define		<dfn class="macro" id="_M/CACHETHEN" data-ref="_M/CACHETHEN">CACHETHEN</dfn>       	0x80</u></td></tr>
<tr><th id="1478">1478</th><td><u>#define		<dfn class="macro" id="_M/DPARCKEN" data-ref="_M/DPARCKEN">DPARCKEN</dfn>        	0x40</u></td></tr>
<tr><th id="1479">1479</th><td><u>#define		<dfn class="macro" id="_M/MPARCKEN" data-ref="_M/MPARCKEN">MPARCKEN</dfn>        	0x20</u></td></tr>
<tr><th id="1480">1480</th><td><u>#define		<dfn class="macro" id="_M/EXTREQLCK" data-ref="_M/EXTREQLCK">EXTREQLCK</dfn>       	0x10</u></td></tr>
<tr><th id="1481">1481</th><td><u>#define		<dfn class="macro" id="_M/INTSCBRAMSEL" data-ref="_M/INTSCBRAMSEL">INTSCBRAMSEL</dfn>    	0x08</u></td></tr>
<tr><th id="1482">1482</th><td><u>#define		<dfn class="macro" id="_M/RAMPS" data-ref="_M/RAMPS">RAMPS</dfn>           	0x04</u></td></tr>
<tr><th id="1483">1483</th><td><u>#define		<dfn class="macro" id="_M/USCBSIZE32" data-ref="_M/USCBSIZE32">USCBSIZE32</dfn>      	0x02</u></td></tr>
<tr><th id="1484">1484</th><td><u>#define		<dfn class="macro" id="_M/CIOPARCKEN" data-ref="_M/CIOPARCKEN">CIOPARCKEN</dfn>      	0x01</u></td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td><u>#define	<dfn class="macro" id="_M/BUSTIME" data-ref="_M/BUSTIME">BUSTIME</dfn>         		0x85</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define		<dfn class="macro" id="_M/BOFF" data-ref="_M/BOFF">BOFF</dfn>            	0xf0</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define		<dfn class="macro" id="_M/BON" data-ref="_M/BON">BON</dfn>             	0x0f</u></td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td><u>#define	<dfn class="macro" id="_M/DSCOMMAND1" data-ref="_M/DSCOMMAND1">DSCOMMAND1</dfn>      		0x85</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define		<dfn class="macro" id="_M/DSLATT" data-ref="_M/DSLATT">DSLATT</dfn>          	0xfc</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define		<dfn class="macro" id="_M/HADDLDSEL1" data-ref="_M/HADDLDSEL1">HADDLDSEL1</dfn>      	0x02</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define		<dfn class="macro" id="_M/HADDLDSEL0" data-ref="_M/HADDLDSEL0">HADDLDSEL0</dfn>      	0x01</u></td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td><u>#define	<dfn class="macro" id="_M/BUSSPD" data-ref="_M/BUSSPD">BUSSPD</dfn>          		0x86</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define		<dfn class="macro" id="_M/DFTHRSH" data-ref="_M/DFTHRSH">DFTHRSH</dfn>         	0xc0</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define		<dfn class="macro" id="_M/DFTHRSH_75" data-ref="_M/DFTHRSH_75">DFTHRSH_75</dfn>      	0x80</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define		<dfn class="macro" id="_M/STBOFF" data-ref="_M/STBOFF">STBOFF</dfn>          	0x38</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define		<dfn class="macro" id="_M/STBON" data-ref="_M/STBON">STBON</dfn>           	0x07</u></td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td><u>#define	<dfn class="macro" id="_M/DSPCISTATUS" data-ref="_M/DSPCISTATUS">DSPCISTATUS</dfn>     		0x86</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define		<dfn class="macro" id="_M/DFTHRSH_100" data-ref="_M/DFTHRSH_100">DFTHRSH_100</dfn>     	0xc0</u></td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td><u>#define	<dfn class="macro" id="_M/HS_MAILBOX" data-ref="_M/HS_MAILBOX">HS_MAILBOX</dfn>      		0x86</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define		<dfn class="macro" id="_M/HOST_MAILBOX" data-ref="_M/HOST_MAILBOX">HOST_MAILBOX</dfn>    	0xf0</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define		<dfn class="macro" id="_M/HOST_TQINPOS" data-ref="_M/HOST_TQINPOS">HOST_TQINPOS</dfn>    	0x80</u></td></tr>
<tr><th id="1507">1507</th><td><u>#define		<dfn class="macro" id="_M/SEQ_MAILBOX" data-ref="_M/SEQ_MAILBOX">SEQ_MAILBOX</dfn>     	0x0f</u></td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td><u>#define	<dfn class="macro" id="_M/HCNTRL" data-ref="_M/HCNTRL">HCNTRL</dfn>          		0x87</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define		<dfn class="macro" id="_M/POWRDN" data-ref="_M/POWRDN">POWRDN</dfn>          	0x40</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define		<dfn class="macro" id="_M/SWINT" data-ref="_M/SWINT">SWINT</dfn>           	0x10</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define		<dfn class="macro" id="_M/IRQMS" data-ref="_M/IRQMS">IRQMS</dfn>           	0x08</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define		<dfn class="macro" id="_M/PAUSE" data-ref="_M/PAUSE">PAUSE</dfn>           	0x04</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define		<dfn class="macro" id="_M/INTEN" data-ref="_M/INTEN">INTEN</dfn>           	0x02</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define		<dfn class="macro" id="_M/CHIPRST" data-ref="_M/CHIPRST">CHIPRST</dfn>         	0x01</u></td></tr>
<tr><th id="1516">1516</th><td><u>#define		<dfn class="macro" id="_M/CHIPRSTACK" data-ref="_M/CHIPRSTACK">CHIPRSTACK</dfn>      	0x01</u></td></tr>
<tr><th id="1517">1517</th><td></td></tr>
<tr><th id="1518">1518</th><td><u>#define	<dfn class="macro" id="_M/HADDR" data-ref="_M/HADDR">HADDR</dfn>           		0x88</u></td></tr>
<tr><th id="1519">1519</th><td></td></tr>
<tr><th id="1520">1520</th><td><u>#define	<dfn class="macro" id="_M/HCNT" data-ref="_M/HCNT">HCNT</dfn>            		0x8c</u></td></tr>
<tr><th id="1521">1521</th><td></td></tr>
<tr><th id="1522">1522</th><td><u>#define	<dfn class="macro" id="_M/SCBPTR" data-ref="_M/SCBPTR">SCBPTR</dfn>          		0x90</u></td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td><u>#define	<dfn class="macro" id="_M/INTSTAT" data-ref="_M/INTSTAT">INTSTAT</dfn>         		0x91</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define		<dfn class="macro" id="_M/SEQINT_MASK" data-ref="_M/SEQINT_MASK">SEQINT_MASK</dfn>     	0xf1</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define		<dfn class="macro" id="_M/OUT_OF_RANGE" data-ref="_M/OUT_OF_RANGE">OUT_OF_RANGE</dfn>    	0xe1</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define		<dfn class="macro" id="_M/NO_FREE_SCB" data-ref="_M/NO_FREE_SCB">NO_FREE_SCB</dfn>     	0xd1</u></td></tr>
<tr><th id="1528">1528</th><td><u>#define		<dfn class="macro" id="_M/SCB_MISMATCH" data-ref="_M/SCB_MISMATCH">SCB_MISMATCH</dfn>    	0xc1</u></td></tr>
<tr><th id="1529">1529</th><td><u>#define		<dfn class="macro" id="_M/MISSED_BUSFREE" data-ref="_M/MISSED_BUSFREE">MISSED_BUSFREE</dfn>  	0xb1</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define		<dfn class="macro" id="_M/MKMSG_FAILED" data-ref="_M/MKMSG_FAILED">MKMSG_FAILED</dfn>    	0xa1</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define		<dfn class="macro" id="_M/DATA_OVERRUN" data-ref="_M/DATA_OVERRUN">DATA_OVERRUN</dfn>    	0x91</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define		<dfn class="macro" id="_M/PERR_DETECTED" data-ref="_M/PERR_DETECTED">PERR_DETECTED</dfn>   	0x81</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define		<dfn class="macro" id="_M/BAD_STATUS" data-ref="_M/BAD_STATUS">BAD_STATUS</dfn>      	0x71</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define		<dfn class="macro" id="_M/HOST_MSG_LOOP" data-ref="_M/HOST_MSG_LOOP">HOST_MSG_LOOP</dfn>   	0x61</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define		<dfn class="macro" id="_M/PDATA_REINIT" data-ref="_M/PDATA_REINIT">PDATA_REINIT</dfn>    	0x51</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define		<dfn class="macro" id="_M/IGN_WIDE_RES" data-ref="_M/IGN_WIDE_RES">IGN_WIDE_RES</dfn>    	0x41</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define		<dfn class="macro" id="_M/NO_MATCH" data-ref="_M/NO_MATCH">NO_MATCH</dfn>        	0x31</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define		<dfn class="macro" id="_M/PROTO_VIOLATION" data-ref="_M/PROTO_VIOLATION">PROTO_VIOLATION</dfn> 	0x21</u></td></tr>
<tr><th id="1539">1539</th><td><u>#define		<dfn class="macro" id="_M/SEND_REJECT" data-ref="_M/SEND_REJECT">SEND_REJECT</dfn>     	0x11</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define		<dfn class="macro" id="_M/INT_PEND" data-ref="_M/INT_PEND">INT_PEND</dfn>        	0x0f</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define		<dfn class="macro" id="_M/BAD_PHASE" data-ref="_M/BAD_PHASE">BAD_PHASE</dfn>       	0x01</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define		<dfn class="macro" id="_M/BRKADRINT" data-ref="_M/BRKADRINT">BRKADRINT</dfn>       	0x08</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define		<dfn class="macro" id="_M/SCSIINT" data-ref="_M/SCSIINT">SCSIINT</dfn>         	0x04</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define		<dfn class="macro" id="_M/CMDCMPLT" data-ref="_M/CMDCMPLT">CMDCMPLT</dfn>        	0x02</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define		<dfn class="macro" id="_M/SEQINT" data-ref="_M/SEQINT">SEQINT</dfn>          	0x01</u></td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td><u>#define	<dfn class="macro" id="_M/ERROR" data-ref="_M/ERROR">ERROR</dfn>           		0x92</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define		<dfn class="macro" id="_M/CIOPARERR" data-ref="_M/CIOPARERR">CIOPARERR</dfn>       	0x80</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define		<dfn class="macro" id="_M/PCIERRSTAT" data-ref="_M/PCIERRSTAT">PCIERRSTAT</dfn>      	0x40</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define		<dfn class="macro" id="_M/MPARERR" data-ref="_M/MPARERR">MPARERR</dfn>         	0x20</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define		<dfn class="macro" id="_M/DPARERR" data-ref="_M/DPARERR">DPARERR</dfn>         	0x10</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define		<dfn class="macro" id="_M/SQPARERR" data-ref="_M/SQPARERR">SQPARERR</dfn>        	0x08</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define		<dfn class="macro" id="_M/ILLOPCODE" data-ref="_M/ILLOPCODE">ILLOPCODE</dfn>       	0x04</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define		<dfn class="macro" id="_M/ILLSADDR" data-ref="_M/ILLSADDR">ILLSADDR</dfn>        	0x02</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define		<dfn class="macro" id="_M/ILLHADDR" data-ref="_M/ILLHADDR">ILLHADDR</dfn>        	0x01</u></td></tr>
<tr><th id="1556">1556</th><td></td></tr>
<tr><th id="1557">1557</th><td><u>#define	<dfn class="macro" id="_M/CLRINT" data-ref="_M/CLRINT">CLRINT</dfn>          		0x92</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define		<dfn class="macro" id="_M/CLRPARERR" data-ref="_M/CLRPARERR">CLRPARERR</dfn>       	0x10</u></td></tr>
<tr><th id="1559">1559</th><td><u>#define		<dfn class="macro" id="_M/CLRBRKADRINT" data-ref="_M/CLRBRKADRINT">CLRBRKADRINT</dfn>    	0x08</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define		<dfn class="macro" id="_M/CLRSCSIINT" data-ref="_M/CLRSCSIINT">CLRSCSIINT</dfn>      	0x04</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define		<dfn class="macro" id="_M/CLRCMDINT" data-ref="_M/CLRCMDINT">CLRCMDINT</dfn>       	0x02</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define		<dfn class="macro" id="_M/CLRSEQINT" data-ref="_M/CLRSEQINT">CLRSEQINT</dfn>       	0x01</u></td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td><u>#define	<dfn class="macro" id="_M/DFCNTRL" data-ref="_M/DFCNTRL">DFCNTRL</dfn>         		0x93</u></td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td><u>#define	<dfn class="macro" id="_M/DFSTATUS" data-ref="_M/DFSTATUS">DFSTATUS</dfn>        		0x94</u></td></tr>
<tr><th id="1567">1567</th><td><u>#define		<dfn class="macro" id="_M/PRELOAD_AVAIL" data-ref="_M/PRELOAD_AVAIL">PRELOAD_AVAIL</dfn>   	0x80</u></td></tr>
<tr><th id="1568">1568</th><td><u>#define		<dfn class="macro" id="_M/DFCACHETH" data-ref="_M/DFCACHETH">DFCACHETH</dfn>       	0x40</u></td></tr>
<tr><th id="1569">1569</th><td><u>#define		<dfn class="macro" id="_M/FIFOQWDEMP" data-ref="_M/FIFOQWDEMP">FIFOQWDEMP</dfn>      	0x20</u></td></tr>
<tr><th id="1570">1570</th><td><u>#define		<dfn class="macro" id="_M/MREQPEND" data-ref="_M/MREQPEND">MREQPEND</dfn>        	0x10</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define		<dfn class="macro" id="_M/HDONE" data-ref="_M/HDONE">HDONE</dfn>           	0x08</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define		<dfn class="macro" id="_M/DFTHRESH" data-ref="_M/DFTHRESH">DFTHRESH</dfn>        	0x04</u></td></tr>
<tr><th id="1573">1573</th><td><u>#define		<dfn class="macro" id="_M/FIFOFULL" data-ref="_M/FIFOFULL">FIFOFULL</dfn>        	0x02</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define		<dfn class="macro" id="_M/FIFOEMP" data-ref="_M/FIFOEMP">FIFOEMP</dfn>         	0x01</u></td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td><u>#define	<dfn class="macro" id="_M/DFWADDR" data-ref="_M/DFWADDR">DFWADDR</dfn>         		0x95</u></td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td><u>#define	<dfn class="macro" id="_M/DFRADDR" data-ref="_M/DFRADDR">DFRADDR</dfn>         		0x97</u></td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td><u>#define	<dfn class="macro" id="_M/DFDAT" data-ref="_M/DFDAT">DFDAT</dfn>           		0x99</u></td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td><u>#define	<dfn class="macro" id="_M/SCBCNT" data-ref="_M/SCBCNT">SCBCNT</dfn>          		0x9a</u></td></tr>
<tr><th id="1583">1583</th><td><u>#define		<dfn class="macro" id="_M/SCBCNT_MASK" data-ref="_M/SCBCNT_MASK">SCBCNT_MASK</dfn>     	0x1f</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define		<dfn class="macro" id="_M/SCBAUTO" data-ref="_M/SCBAUTO">SCBAUTO</dfn>         	0x80</u></td></tr>
<tr><th id="1585">1585</th><td></td></tr>
<tr><th id="1586">1586</th><td><u>#define	<dfn class="macro" id="_M/QINFIFO" data-ref="_M/QINFIFO">QINFIFO</dfn>         		0x9b</u></td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td><u>#define	<dfn class="macro" id="_M/QINCNT" data-ref="_M/QINCNT">QINCNT</dfn>          		0x9c</u></td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td><u>#define	<dfn class="macro" id="_M/CRCCONTROL1" data-ref="_M/CRCCONTROL1">CRCCONTROL1</dfn>     		0x9d</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define		<dfn class="macro" id="_M/CRCONSEEN" data-ref="_M/CRCONSEEN">CRCONSEEN</dfn>       	0x80</u></td></tr>
<tr><th id="1592">1592</th><td><u>#define		<dfn class="macro" id="_M/CRCVALCHKEN" data-ref="_M/CRCVALCHKEN">CRCVALCHKEN</dfn>     	0x40</u></td></tr>
<tr><th id="1593">1593</th><td><u>#define		<dfn class="macro" id="_M/CRCENDCHKEN" data-ref="_M/CRCENDCHKEN">CRCENDCHKEN</dfn>     	0x20</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define		<dfn class="macro" id="_M/CRCREQCHKEN" data-ref="_M/CRCREQCHKEN">CRCREQCHKEN</dfn>     	0x10</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define		<dfn class="macro" id="_M/TARGCRCENDEN" data-ref="_M/TARGCRCENDEN">TARGCRCENDEN</dfn>    	0x08</u></td></tr>
<tr><th id="1596">1596</th><td><u>#define		<dfn class="macro" id="_M/TARGCRCCNTEN" data-ref="_M/TARGCRCCNTEN">TARGCRCCNTEN</dfn>    	0x04</u></td></tr>
<tr><th id="1597">1597</th><td></td></tr>
<tr><th id="1598">1598</th><td><u>#define	<dfn class="macro" id="_M/QOUTFIFO" data-ref="_M/QOUTFIFO">QOUTFIFO</dfn>        		0x9d</u></td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td><u>#define	<dfn class="macro" id="_M/SCSIPHASE" data-ref="_M/SCSIPHASE">SCSIPHASE</dfn>       		0x9e</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define		<dfn class="macro" id="_M/DATA_PHASE_MASK" data-ref="_M/DATA_PHASE_MASK">DATA_PHASE_MASK</dfn> 	0x03</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define		<dfn class="macro" id="_M/STATUS_PHASE" data-ref="_M/STATUS_PHASE">STATUS_PHASE</dfn>    	0x20</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define		<dfn class="macro" id="_M/COMMAND_PHASE" data-ref="_M/COMMAND_PHASE">COMMAND_PHASE</dfn>   	0x10</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define		<dfn class="macro" id="_M/MSG_IN_PHASE" data-ref="_M/MSG_IN_PHASE">MSG_IN_PHASE</dfn>    	0x08</u></td></tr>
<tr><th id="1605">1605</th><td><u>#define		<dfn class="macro" id="_M/MSG_OUT_PHASE" data-ref="_M/MSG_OUT_PHASE">MSG_OUT_PHASE</dfn>   	0x04</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define		<dfn class="macro" id="_M/DATA_IN_PHASE" data-ref="_M/DATA_IN_PHASE">DATA_IN_PHASE</dfn>   	0x02</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define		<dfn class="macro" id="_M/DATA_OUT_PHASE" data-ref="_M/DATA_OUT_PHASE">DATA_OUT_PHASE</dfn>  	0x01</u></td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td><u>#define	<dfn class="macro" id="_M/QOUTCNT" data-ref="_M/QOUTCNT">QOUTCNT</dfn>         		0x9e</u></td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td><u>#define	<dfn class="macro" id="_M/SFUNCT" data-ref="_M/SFUNCT">SFUNCT</dfn>          		0x9f</u></td></tr>
<tr><th id="1612">1612</th><td><u>#define		<dfn class="macro" id="_M/ALT_MODE" data-ref="_M/ALT_MODE">ALT_MODE</dfn>        	0x80</u></td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td><u>#define	<dfn class="macro" id="_M/SCB_BASE" data-ref="_M/SCB_BASE">SCB_BASE</dfn>        		0xa0</u></td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td><u>#define	<dfn class="macro" id="_M/SCB_CDB_PTR" data-ref="_M/SCB_CDB_PTR">SCB_CDB_PTR</dfn>     		0xa0</u></td></tr>
<tr><th id="1617">1617</th><td><u>#define	<dfn class="macro" id="_M/SCB_CDB_STORE" data-ref="_M/SCB_CDB_STORE">SCB_CDB_STORE</dfn>   		0xa0</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define	<dfn class="macro" id="_M/SCB_RESIDUAL_DATACNT" data-ref="_M/SCB_RESIDUAL_DATACNT">SCB_RESIDUAL_DATACNT</dfn>		0xa0</u></td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td><u>#define	<dfn class="macro" id="_M/SCB_RESIDUAL_SGPTR" data-ref="_M/SCB_RESIDUAL_SGPTR">SCB_RESIDUAL_SGPTR</dfn>		0xa4</u></td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td><u>#define	<dfn class="macro" id="_M/SCB_SCSI_STATUS" data-ref="_M/SCB_SCSI_STATUS">SCB_SCSI_STATUS</dfn> 		0xa8</u></td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td><u>#define	<dfn class="macro" id="_M/SCB_TARGET_PHASES" data-ref="_M/SCB_TARGET_PHASES">SCB_TARGET_PHASES</dfn>		0xa9</u></td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td><u>#define	<dfn class="macro" id="_M/SCB_TARGET_DATA_DIR" data-ref="_M/SCB_TARGET_DATA_DIR">SCB_TARGET_DATA_DIR</dfn>		0xaa</u></td></tr>
<tr><th id="1627">1627</th><td></td></tr>
<tr><th id="1628">1628</th><td><u>#define	<dfn class="macro" id="_M/SCB_TARGET_ITAG" data-ref="_M/SCB_TARGET_ITAG">SCB_TARGET_ITAG</dfn> 		0xab</u></td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td><u>#define	<dfn class="macro" id="_M/SCB_DATAPTR" data-ref="_M/SCB_DATAPTR">SCB_DATAPTR</dfn>     		0xac</u></td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td><u>#define	<dfn class="macro" id="_M/SCB_DATACNT" data-ref="_M/SCB_DATACNT">SCB_DATACNT</dfn>     		0xb0</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define		<dfn class="macro" id="_M/SG_HIGH_ADDR_BITS" data-ref="_M/SG_HIGH_ADDR_BITS">SG_HIGH_ADDR_BITS</dfn>	0x7f</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define		<dfn class="macro" id="_M/SG_LAST_SEG" data-ref="_M/SG_LAST_SEG">SG_LAST_SEG</dfn>     	0x80</u></td></tr>
<tr><th id="1635">1635</th><td></td></tr>
<tr><th id="1636">1636</th><td><u>#define	<dfn class="macro" id="_M/SCB_SGPTR" data-ref="_M/SCB_SGPTR">SCB_SGPTR</dfn>       		0xb4</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define		<dfn class="macro" id="_M/SG_RESID_VALID" data-ref="_M/SG_RESID_VALID">SG_RESID_VALID</dfn>  	0x04</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define		<dfn class="macro" id="_M/SG_FULL_RESID" data-ref="_M/SG_FULL_RESID">SG_FULL_RESID</dfn>   	0x02</u></td></tr>
<tr><th id="1639">1639</th><td><u>#define		<dfn class="macro" id="_M/SG_LIST_NULL" data-ref="_M/SG_LIST_NULL">SG_LIST_NULL</dfn>    	0x01</u></td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td><u>#define	<dfn class="macro" id="_M/SCB_CONTROL" data-ref="_M/SCB_CONTROL">SCB_CONTROL</dfn>     		0xb8</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define		<dfn class="macro" id="_M/SCB_TAG_TYPE" data-ref="_M/SCB_TAG_TYPE">SCB_TAG_TYPE</dfn>    	0x03</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define		<dfn class="macro" id="_M/TARGET_SCB" data-ref="_M/TARGET_SCB">TARGET_SCB</dfn>      	0x80</u></td></tr>
<tr><th id="1644">1644</th><td><u>#define		<dfn class="macro" id="_M/STATUS_RCVD" data-ref="_M/STATUS_RCVD">STATUS_RCVD</dfn>     	0x80</u></td></tr>
<tr><th id="1645">1645</th><td><u>#define		<dfn class="macro" id="_M/DISCENB" data-ref="_M/DISCENB">DISCENB</dfn>         	0x40</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define		<dfn class="macro" id="_M/TAG_ENB" data-ref="_M/TAG_ENB">TAG_ENB</dfn>         	0x20</u></td></tr>
<tr><th id="1647">1647</th><td><u>#define		<dfn class="macro" id="_M/MK_MESSAGE" data-ref="_M/MK_MESSAGE">MK_MESSAGE</dfn>      	0x10</u></td></tr>
<tr><th id="1648">1648</th><td><u>#define		<dfn class="macro" id="_M/ULTRAENB" data-ref="_M/ULTRAENB">ULTRAENB</dfn>        	0x08</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define		<dfn class="macro" id="_M/DISCONNECTED" data-ref="_M/DISCONNECTED">DISCONNECTED</dfn>    	0x04</u></td></tr>
<tr><th id="1650">1650</th><td></td></tr>
<tr><th id="1651">1651</th><td><u>#define	<dfn class="macro" id="_M/SCB_SCSIID" data-ref="_M/SCB_SCSIID">SCB_SCSIID</dfn>      		0xb9</u></td></tr>
<tr><th id="1652">1652</th><td><u>#define		<dfn class="macro" id="_M/TID" data-ref="_M/TID">TID</dfn>             	0xf0</u></td></tr>
<tr><th id="1653">1653</th><td><u>#define		<dfn class="macro" id="_M/TWIN_TID" data-ref="_M/TWIN_TID">TWIN_TID</dfn>        	0x70</u></td></tr>
<tr><th id="1654">1654</th><td><u>#define		<dfn class="macro" id="_M/OID" data-ref="_M/OID">OID</dfn>             	0x0f</u></td></tr>
<tr><th id="1655">1655</th><td><u>#define		<dfn class="macro" id="_M/TWIN_CHNLB" data-ref="_M/TWIN_CHNLB">TWIN_CHNLB</dfn>      	0x80</u></td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td><u>#define	<dfn class="macro" id="_M/SCB_LUN" data-ref="_M/SCB_LUN">SCB_LUN</dfn>         		0xba</u></td></tr>
<tr><th id="1658">1658</th><td><u>#define		<dfn class="macro" id="_M/LID" data-ref="_M/LID">LID</dfn>             	0xff</u></td></tr>
<tr><th id="1659">1659</th><td></td></tr>
<tr><th id="1660">1660</th><td><u>#define	<dfn class="macro" id="_M/SCB_TAG" data-ref="_M/SCB_TAG">SCB_TAG</dfn>         		0xbb</u></td></tr>
<tr><th id="1661">1661</th><td></td></tr>
<tr><th id="1662">1662</th><td><u>#define	<dfn class="macro" id="_M/SCB_CDB_LEN" data-ref="_M/SCB_CDB_LEN">SCB_CDB_LEN</dfn>     		0xbc</u></td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td><u>#define	<dfn class="macro" id="_M/SCB_SCSIRATE" data-ref="_M/SCB_SCSIRATE">SCB_SCSIRATE</dfn>    		0xbd</u></td></tr>
<tr><th id="1665">1665</th><td></td></tr>
<tr><th id="1666">1666</th><td><u>#define	<dfn class="macro" id="_M/SCB_SCSIOFFSET" data-ref="_M/SCB_SCSIOFFSET">SCB_SCSIOFFSET</dfn>  		0xbe</u></td></tr>
<tr><th id="1667">1667</th><td></td></tr>
<tr><th id="1668">1668</th><td><u>#define	<dfn class="macro" id="_M/SCB_NEXT" data-ref="_M/SCB_NEXT">SCB_NEXT</dfn>        		0xbf</u></td></tr>
<tr><th id="1669">1669</th><td></td></tr>
<tr><th id="1670">1670</th><td><u>#define	<dfn class="macro" id="_M/SCB_64_SPARE" data-ref="_M/SCB_64_SPARE">SCB_64_SPARE</dfn>    		0xc0</u></td></tr>
<tr><th id="1671">1671</th><td></td></tr>
<tr><th id="1672">1672</th><td><u>#define	<dfn class="macro" id="_M/SEECTL_2840" data-ref="_M/SEECTL_2840">SEECTL_2840</dfn>     		0xc0</u></td></tr>
<tr><th id="1673">1673</th><td><u>#define		<dfn class="macro" id="_M/CS_2840" data-ref="_M/CS_2840">CS_2840</dfn>         	0x04</u></td></tr>
<tr><th id="1674">1674</th><td><u>#define		<dfn class="macro" id="_M/CK_2840" data-ref="_M/CK_2840">CK_2840</dfn>         	0x02</u></td></tr>
<tr><th id="1675">1675</th><td><u>#define		<dfn class="macro" id="_M/DO_2840" data-ref="_M/DO_2840">DO_2840</dfn>         	0x01</u></td></tr>
<tr><th id="1676">1676</th><td></td></tr>
<tr><th id="1677">1677</th><td><u>#define	<dfn class="macro" id="_M/STATUS_2840" data-ref="_M/STATUS_2840">STATUS_2840</dfn>     		0xc1</u></td></tr>
<tr><th id="1678">1678</th><td><u>#define		<dfn class="macro" id="_M/BIOS_SEL" data-ref="_M/BIOS_SEL">BIOS_SEL</dfn>        	0x60</u></td></tr>
<tr><th id="1679">1679</th><td><u>#define		<dfn class="macro" id="_M/ADSEL" data-ref="_M/ADSEL">ADSEL</dfn>           	0x1e</u></td></tr>
<tr><th id="1680">1680</th><td><u>#define		<dfn class="macro" id="_M/EEPROM_TF" data-ref="_M/EEPROM_TF">EEPROM_TF</dfn>       	0x80</u></td></tr>
<tr><th id="1681">1681</th><td><u>#define		<dfn class="macro" id="_M/DI_2840" data-ref="_M/DI_2840">DI_2840</dfn>         	0x01</u></td></tr>
<tr><th id="1682">1682</th><td></td></tr>
<tr><th id="1683">1683</th><td><u>#define	<dfn class="macro" id="_M/SCB_64_BTT" data-ref="_M/SCB_64_BTT">SCB_64_BTT</dfn>      		0xd0</u></td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td><u>#define	<dfn class="macro" id="_M/CCHADDR" data-ref="_M/CCHADDR">CCHADDR</dfn>         		0xe0</u></td></tr>
<tr><th id="1686">1686</th><td></td></tr>
<tr><th id="1687">1687</th><td><u>#define	<dfn class="macro" id="_M/CCHCNT" data-ref="_M/CCHCNT">CCHCNT</dfn>          		0xe8</u></td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td><u>#define	<dfn class="macro" id="_M/CCSGRAM" data-ref="_M/CCSGRAM">CCSGRAM</dfn>         		0xe9</u></td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td><u>#define	<dfn class="macro" id="_M/CCSGADDR" data-ref="_M/CCSGADDR">CCSGADDR</dfn>        		0xea</u></td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td><u>#define	<dfn class="macro" id="_M/CCSGCTL" data-ref="_M/CCSGCTL">CCSGCTL</dfn>         		0xeb</u></td></tr>
<tr><th id="1694">1694</th><td><u>#define		<dfn class="macro" id="_M/CCSGDONE" data-ref="_M/CCSGDONE">CCSGDONE</dfn>        	0x80</u></td></tr>
<tr><th id="1695">1695</th><td><u>#define		<dfn class="macro" id="_M/CCSGEN" data-ref="_M/CCSGEN">CCSGEN</dfn>          	0x08</u></td></tr>
<tr><th id="1696">1696</th><td><u>#define		<dfn class="macro" id="_M/SG_FETCH_NEEDED" data-ref="_M/SG_FETCH_NEEDED">SG_FETCH_NEEDED</dfn> 	0x02</u></td></tr>
<tr><th id="1697">1697</th><td><u>#define		<dfn class="macro" id="_M/CCSGRESET" data-ref="_M/CCSGRESET">CCSGRESET</dfn>       	0x01</u></td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td><u>#define	<dfn class="macro" id="_M/CCSCBRAM" data-ref="_M/CCSCBRAM">CCSCBRAM</dfn>        		0xec</u></td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td><u>#define	<dfn class="macro" id="_M/CCSCBADDR" data-ref="_M/CCSCBADDR">CCSCBADDR</dfn>       		0xed</u></td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td><u>#define	<dfn class="macro" id="_M/CCSCBCTL" data-ref="_M/CCSCBCTL">CCSCBCTL</dfn>        		0xee</u></td></tr>
<tr><th id="1704">1704</th><td><u>#define		<dfn class="macro" id="_M/CCSCBDONE" data-ref="_M/CCSCBDONE">CCSCBDONE</dfn>       	0x80</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define		<dfn class="macro" id="_M/ARRDONE" data-ref="_M/ARRDONE">ARRDONE</dfn>         	0x40</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define		<dfn class="macro" id="_M/CCARREN" data-ref="_M/CCARREN">CCARREN</dfn>         	0x10</u></td></tr>
<tr><th id="1707">1707</th><td><u>#define		<dfn class="macro" id="_M/CCSCBEN" data-ref="_M/CCSCBEN">CCSCBEN</dfn>         	0x08</u></td></tr>
<tr><th id="1708">1708</th><td><u>#define		<dfn class="macro" id="_M/CCSCBDIR" data-ref="_M/CCSCBDIR">CCSCBDIR</dfn>        	0x04</u></td></tr>
<tr><th id="1709">1709</th><td><u>#define		<dfn class="macro" id="_M/CCSCBRESET" data-ref="_M/CCSCBRESET">CCSCBRESET</dfn>      	0x01</u></td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td><u>#define	<dfn class="macro" id="_M/CCSCBCNT" data-ref="_M/CCSCBCNT">CCSCBCNT</dfn>        		0xef</u></td></tr>
<tr><th id="1712">1712</th><td></td></tr>
<tr><th id="1713">1713</th><td><u>#define	<dfn class="macro" id="_M/SCBBADDR" data-ref="_M/SCBBADDR">SCBBADDR</dfn>        		0xf0</u></td></tr>
<tr><th id="1714">1714</th><td></td></tr>
<tr><th id="1715">1715</th><td><u>#define	<dfn class="macro" id="_M/CCSCBPTR" data-ref="_M/CCSCBPTR">CCSCBPTR</dfn>        		0xf1</u></td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td><u>#define	<dfn class="macro" id="_M/HNSCB_QOFF" data-ref="_M/HNSCB_QOFF">HNSCB_QOFF</dfn>      		0xf4</u></td></tr>
<tr><th id="1718">1718</th><td></td></tr>
<tr><th id="1719">1719</th><td><u>#define	<dfn class="macro" id="_M/SNSCB_QOFF" data-ref="_M/SNSCB_QOFF">SNSCB_QOFF</dfn>      		0xf6</u></td></tr>
<tr><th id="1720">1720</th><td></td></tr>
<tr><th id="1721">1721</th><td><u>#define	<dfn class="macro" id="_M/SDSCB_QOFF" data-ref="_M/SDSCB_QOFF">SDSCB_QOFF</dfn>      		0xf8</u></td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td><u>#define	<dfn class="macro" id="_M/QOFF_CTLSTA" data-ref="_M/QOFF_CTLSTA">QOFF_CTLSTA</dfn>     		0xfa</u></td></tr>
<tr><th id="1724">1724</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE" data-ref="_M/SCB_QSIZE">SCB_QSIZE</dfn>       	0x07</u></td></tr>
<tr><th id="1725">1725</th><td><u>#define		<dfn class="macro" id="_M/SCB_QSIZE_256" data-ref="_M/SCB_QSIZE_256">SCB_QSIZE_256</dfn>   	0x06</u></td></tr>
<tr><th id="1726">1726</th><td><u>#define		<dfn class="macro" id="_M/SCB_AVAIL" data-ref="_M/SCB_AVAIL">SCB_AVAIL</dfn>       	0x40</u></td></tr>
<tr><th id="1727">1727</th><td><u>#define		<dfn class="macro" id="_M/SNSCB_ROLLOVER" data-ref="_M/SNSCB_ROLLOVER">SNSCB_ROLLOVER</dfn>  	0x20</u></td></tr>
<tr><th id="1728">1728</th><td><u>#define		<dfn class="macro" id="_M/SDSCB_ROLLOVER" data-ref="_M/SDSCB_ROLLOVER">SDSCB_ROLLOVER</dfn>  	0x10</u></td></tr>
<tr><th id="1729">1729</th><td></td></tr>
<tr><th id="1730">1730</th><td><u>#define	<dfn class="macro" id="_M/DFF_THRSH" data-ref="_M/DFF_THRSH">DFF_THRSH</dfn>       		0xfb</u></td></tr>
<tr><th id="1731">1731</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH" data-ref="_M/WR_DFTHRSH">WR_DFTHRSH</dfn>      	0x70</u></td></tr>
<tr><th id="1732">1732</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_MAX" data-ref="_M/WR_DFTHRSH_MAX">WR_DFTHRSH_MAX</dfn>  	0x70</u></td></tr>
<tr><th id="1733">1733</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_90" data-ref="_M/WR_DFTHRSH_90">WR_DFTHRSH_90</dfn>   	0x60</u></td></tr>
<tr><th id="1734">1734</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_85" data-ref="_M/WR_DFTHRSH_85">WR_DFTHRSH_85</dfn>   	0x50</u></td></tr>
<tr><th id="1735">1735</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_75" data-ref="_M/WR_DFTHRSH_75">WR_DFTHRSH_75</dfn>   	0x40</u></td></tr>
<tr><th id="1736">1736</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_63" data-ref="_M/WR_DFTHRSH_63">WR_DFTHRSH_63</dfn>   	0x30</u></td></tr>
<tr><th id="1737">1737</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_50" data-ref="_M/WR_DFTHRSH_50">WR_DFTHRSH_50</dfn>   	0x20</u></td></tr>
<tr><th id="1738">1738</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_25" data-ref="_M/WR_DFTHRSH_25">WR_DFTHRSH_25</dfn>   	0x10</u></td></tr>
<tr><th id="1739">1739</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_MAX" data-ref="_M/RD_DFTHRSH_MAX">RD_DFTHRSH_MAX</dfn>  	0x07</u></td></tr>
<tr><th id="1740">1740</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH" data-ref="_M/RD_DFTHRSH">RD_DFTHRSH</dfn>      	0x07</u></td></tr>
<tr><th id="1741">1741</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_90" data-ref="_M/RD_DFTHRSH_90">RD_DFTHRSH_90</dfn>   	0x06</u></td></tr>
<tr><th id="1742">1742</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_85" data-ref="_M/RD_DFTHRSH_85">RD_DFTHRSH_85</dfn>   	0x05</u></td></tr>
<tr><th id="1743">1743</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_75" data-ref="_M/RD_DFTHRSH_75">RD_DFTHRSH_75</dfn>   	0x04</u></td></tr>
<tr><th id="1744">1744</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_63" data-ref="_M/RD_DFTHRSH_63">RD_DFTHRSH_63</dfn>   	0x03</u></td></tr>
<tr><th id="1745">1745</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_50" data-ref="_M/RD_DFTHRSH_50">RD_DFTHRSH_50</dfn>   	0x02</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_25" data-ref="_M/RD_DFTHRSH_25">RD_DFTHRSH_25</dfn>   	0x01</u></td></tr>
<tr><th id="1747">1747</th><td><u>#define		<dfn class="macro" id="_M/WR_DFTHRSH_MIN" data-ref="_M/WR_DFTHRSH_MIN">WR_DFTHRSH_MIN</dfn>  	0x00</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define		<dfn class="macro" id="_M/RD_DFTHRSH_MIN" data-ref="_M/RD_DFTHRSH_MIN">RD_DFTHRSH_MIN</dfn>  	0x00</u></td></tr>
<tr><th id="1749">1749</th><td></td></tr>
<tr><th id="1750">1750</th><td><u>#define	<dfn class="macro" id="_M/SG_CACHE_SHADOW" data-ref="_M/SG_CACHE_SHADOW">SG_CACHE_SHADOW</dfn> 		0xfc</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define		<dfn class="macro" id="_M/SG_ADDR_MASK" data-ref="_M/SG_ADDR_MASK">SG_ADDR_MASK</dfn>    	0xf8</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define		<dfn class="macro" id="_M/ODD_SEG" data-ref="_M/ODD_SEG">ODD_SEG</dfn>         	0x04</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define		<dfn class="macro" id="_M/LAST_SEG" data-ref="_M/LAST_SEG">LAST_SEG</dfn>        	0x02</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define		<dfn class="macro" id="_M/LAST_SEG_DONE" data-ref="_M/LAST_SEG_DONE">LAST_SEG_DONE</dfn>   	0x01</u></td></tr>
<tr><th id="1755">1755</th><td></td></tr>
<tr><th id="1756">1756</th><td><u>#define	<dfn class="macro" id="_M/SG_CACHE_PRE" data-ref="_M/SG_CACHE_PRE">SG_CACHE_PRE</dfn>    		0xfc</u></td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td></td></tr>
<tr><th id="1759">1759</th><td><u>#define	<dfn class="macro" id="_M/TARGET_DATA_IN" data-ref="_M/TARGET_DATA_IN">TARGET_DATA_IN</dfn>	0x01</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define	<dfn class="macro" id="_M/STATUS_BUSY" data-ref="_M/STATUS_BUSY">STATUS_BUSY</dfn>	0x08</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define	<dfn class="macro" id="_M/BUS_16_BIT" data-ref="_M/BUS_16_BIT">BUS_16_BIT</dfn>	0x01</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define	<dfn class="macro" id="_M/TID_SHIFT" data-ref="_M/TID_SHIFT">TID_SHIFT</dfn>	0x04</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define	<dfn class="macro" id="_M/SCB_UPLOAD_SIZE" data-ref="_M/SCB_UPLOAD_SIZE">SCB_UPLOAD_SIZE</dfn>	0x20</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define	<dfn class="macro" id="_M/HOST_MAILBOX_SHIFT" data-ref="_M/HOST_MAILBOX_SHIFT">HOST_MAILBOX_SHIFT</dfn>	0x04</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define	<dfn class="macro" id="_M/MAX_OFFSET_ULTRA2" data-ref="_M/MAX_OFFSET_ULTRA2">MAX_OFFSET_ULTRA2</dfn>	0x7f</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define	<dfn class="macro" id="_M/SCB_LIST_NULL" data-ref="_M/SCB_LIST_NULL">SCB_LIST_NULL</dfn>	0xff</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define	<dfn class="macro" id="_M/HOST_MSG" data-ref="_M/HOST_MSG">HOST_MSG</dfn>	0xff</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define	<dfn class="macro" id="_M/MAX_OFFSET" data-ref="_M/MAX_OFFSET">MAX_OFFSET</dfn>	0xff</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define	<dfn class="macro" id="_M/BUS_32_BIT" data-ref="_M/BUS_32_BIT">BUS_32_BIT</dfn>	0x02</u></td></tr>
<tr><th id="1770">1770</th><td><u>#define	<dfn class="macro" id="_M/CMD_GROUP_CODE_SHIFT" data-ref="_M/CMD_GROUP_CODE_SHIFT">CMD_GROUP_CODE_SHIFT</dfn>	0x05</u></td></tr>
<tr><th id="1771">1771</th><td><u>#define	<dfn class="macro" id="_M/BUS_8_BIT" data-ref="_M/BUS_8_BIT">BUS_8_BIT</dfn>	0x00</u></td></tr>
<tr><th id="1772">1772</th><td><u>#define	<dfn class="macro" id="_M/CCSGRAM_MAXSEGS" data-ref="_M/CCSGRAM_MAXSEGS">CCSGRAM_MAXSEGS</dfn>	0x10</u></td></tr>
<tr><th id="1773">1773</th><td><u>#define	<dfn class="macro" id="_M/STATUS_QUEUE_FULL" data-ref="_M/STATUS_QUEUE_FULL">STATUS_QUEUE_FULL</dfn>	0x28</u></td></tr>
<tr><th id="1774">1774</th><td><u>#define	<dfn class="macro" id="_M/MAX_OFFSET_8BIT" data-ref="_M/MAX_OFFSET_8BIT">MAX_OFFSET_8BIT</dfn>	0x0f</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define	<dfn class="macro" id="_M/SCB_DOWNLOAD_SIZE_64" data-ref="_M/SCB_DOWNLOAD_SIZE_64">SCB_DOWNLOAD_SIZE_64</dfn>	0x30</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define	<dfn class="macro" id="_M/MAX_OFFSET_16BIT" data-ref="_M/MAX_OFFSET_16BIT">MAX_OFFSET_16BIT</dfn>	0x08</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define	<dfn class="macro" id="_M/TARGET_CMD_CMPLT" data-ref="_M/TARGET_CMD_CMPLT">TARGET_CMD_CMPLT</dfn>	0xfe</u></td></tr>
<tr><th id="1778">1778</th><td><u>#define	<dfn class="macro" id="_M/SG_SIZEOF" data-ref="_M/SG_SIZEOF">SG_SIZEOF</dfn>	0x08</u></td></tr>
<tr><th id="1779">1779</th><td><u>#define	<dfn class="macro" id="_M/SCB_DOWNLOAD_SIZE" data-ref="_M/SCB_DOWNLOAD_SIZE">SCB_DOWNLOAD_SIZE</dfn>	0x20</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define	<dfn class="macro" id="_M/SEQ_MAILBOX_SHIFT" data-ref="_M/SEQ_MAILBOX_SHIFT">SEQ_MAILBOX_SHIFT</dfn>	0x00</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define	<dfn class="macro" id="_M/CCSGADDR_MAX" data-ref="_M/CCSGADDR_MAX">CCSGADDR_MAX</dfn>	0x80</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define	<dfn class="macro" id="_M/STACK_SIZE" data-ref="_M/STACK_SIZE">STACK_SIZE</dfn>	0x04</u></td></tr>
<tr><th id="1783">1783</th><td></td></tr>
<tr><th id="1784">1784</th><td></td></tr>
<tr><th id="1785">1785</th><td><i>/* Downloaded Constant Definitions */</i></td></tr>
<tr><th id="1786">1786</th><td><u>#define	<dfn class="macro" id="_M/SG_PREFETCH_CNT" data-ref="_M/SG_PREFETCH_CNT">SG_PREFETCH_CNT</dfn>	0x04</u></td></tr>
<tr><th id="1787">1787</th><td><u>#define	<dfn class="macro" id="_M/SG_PREFETCH_ADDR_MASK" data-ref="_M/SG_PREFETCH_ADDR_MASK">SG_PREFETCH_ADDR_MASK</dfn>	0x06</u></td></tr>
<tr><th id="1788">1788</th><td><u>#define	<dfn class="macro" id="_M/SG_PREFETCH_ALIGN_MASK" data-ref="_M/SG_PREFETCH_ALIGN_MASK">SG_PREFETCH_ALIGN_MASK</dfn>	0x05</u></td></tr>
<tr><th id="1789">1789</th><td><u>#define	<dfn class="macro" id="_M/QOUTFIFO_OFFSET" data-ref="_M/QOUTFIFO_OFFSET">QOUTFIFO_OFFSET</dfn>	0x00</u></td></tr>
<tr><th id="1790">1790</th><td><u>#define	<dfn class="macro" id="_M/INVERTED_CACHESIZE_MASK" data-ref="_M/INVERTED_CACHESIZE_MASK">INVERTED_CACHESIZE_MASK</dfn>	0x03</u></td></tr>
<tr><th id="1791">1791</th><td><u>#define	<dfn class="macro" id="_M/CACHESIZE_MASK" data-ref="_M/CACHESIZE_MASK">CACHESIZE_MASK</dfn>	0x02</u></td></tr>
<tr><th id="1792">1792</th><td><u>#define	<dfn class="macro" id="_M/QINFIFO_OFFSET" data-ref="_M/QINFIFO_OFFSET">QINFIFO_OFFSET</dfn>	0x01</u></td></tr>
<tr><th id="1793">1793</th><td><u>#define	<dfn class="macro" id="_M/DOWNLOAD_CONST_COUNT" data-ref="_M/DOWNLOAD_CONST_COUNT">DOWNLOAD_CONST_COUNT</dfn>	0x07</u></td></tr>
<tr><th id="1794">1794</th><td></td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td><i>/* Exported Labels */</i></td></tr>
<tr><th id="1797">1797</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../cardbus/ahc_cardbus.c.html'>netbsd/sys/dev/cardbus/ahc_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
