Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 02:48:43 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/softmax/post_route_timing.rpt
| Design       : softmax
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[2]/CE       2.723         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[10]/CE      2.731         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[11]/CE      2.731         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[13]/CE      2.731         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[5]/CE       2.731         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[12]/CE      2.739         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[14]/CE      2.739         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[6]/CE       2.743         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[7]/CE       2.743         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[8]/CE       2.743         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[9]/CE       2.743         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[1]/CE       2.771         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[3]/CE       2.771         
mode3_stage_run2_reg/C         mode3_exp/exp1/LUTout_reg_reg[6]/CE
                                                              2.818         
mode3_stage_run2_reg/C         mode3_exp/exp1/LUTout_reg_reg[0]/CE
                                                              2.838         
mode3_stage_run2_reg/C         mode3_exp/exp1/LUTout_reg_reg[1]/CE
                                                              2.838         
mode3_stage_run2_reg/C         mode3_exp/exp1/LUTout_reg_reg[2]/CE
                                                              2.838         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[15]/CE
                                                              2.864         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[0]/CE       2.908         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[4]/CE       2.908         
mode1_max/cmp0_out_stage1_reg_reg[8]/C
                               mode1_max/outp_reg[15]/CE      3.019         
mode3_exp/exp0/mode3_exp/exp0/LUTout_reg2_reg_cooolgate_en_gate_2_cooolDelFlop/C
                               mode7_exp/exp6/LUTout_reg2_reg/ENARDEN
                                                              3.075         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[15]/CE
                                                              3.078         
mode3_exp/exp0/mode3_exp/exp0/LUTout_reg2_reg_cooolgate_en_gate_2_cooolDelFlop/C
                               mode7_exp/exp7/LUTout_reg2_reg/ENBWREN
                                                              3.175         
mode3_exp/exp0/mode3_exp/exp0/LUTout_reg2_reg_cooolgate_en_gate_2_cooolDelFlop/C
                               mode7_exp/exp7/LUTout_reg2_reg/ENARDEN
                                                              3.182         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[6]/D
                                                              3.300         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[4]/D
                                                              3.303         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[14]/CE
                                                              3.326         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[14]/D
                                                              3.345         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[3]/D
                                                              3.348         
mode3_exp/exp0/mode3_exp/exp0/LUTout_reg2_reg_cooolgate_en_gate_2_cooolDelFlop/C
                               mode7_exp/exp6/LUTout_reg2_reg/ENBWREN
                                                              3.356         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[10]/CE
                                                              3.392         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[11]/CE
                                                              3.392         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[14]/CE
                                                              3.392         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[6]/CE
                                                              3.392         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[7]/CE
                                                              3.392         
mode3_exp/exp0/mode3_exp/exp0/LUTout_reg2_reg_cooolgate_en_gate_2_cooolDelFlop/C
                               mode7_exp/exp5/LUTout_reg2_reg/ENBWREN
                                                              3.393         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[10]/D
                                                              3.397         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[11]/D
                                                              3.397         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[13]/D
                                                              3.427         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[15]/D
                                                              3.435         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[10]/CE
                                                              3.464         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[11]/CE
                                                              3.464         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[12]/CE
                                                              3.464         
inp_reg_reg[89]/C              mode1_max/cmp2_out_stage3_reg_reg[7]/D
                                                              3.474         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[5]/D
                                                              3.483         
mode3_exp/exp0/mode3_exp/exp0/LUTout_reg2_reg_cooolgate_en_gate_2_cooolDelFlop/C
                               mode7_exp/exp5/LUTout_reg2_reg/ENARDEN
                                                              3.485         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[12]/CE
                                                              3.491         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[13]/CE
                                                              3.491         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[9]/CE
                                                              3.491         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[13]/CE
                                                              3.491         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[0]/D
                                                              3.497         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[1]/D
                                                              3.497         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[8]/D
                                                              3.509         
pre_sub/sub0/u_FPAddSub/pipe_1_reg[18]/C
                               pre_sub/sub5/u_FPAddSub/pipe_3_reg[1]/D
                                                              3.511         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[1]/D
                                                              3.558         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[12]/D
                                                              3.560         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[3]/D
                                                              3.561         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[9]/D
                                                              3.566         
inp_reg_reg[83]/C              mode1_max/cmp2_out_stage3_reg_reg[2]/D
                                                              3.579         
pre_sub/sub0/u_FPAddSub/pipe_1_reg[18]/C
                               pre_sub/sub5/u_FPAddSub/pipe_3_reg[3]/D
                                                              3.592         
pre_sub/sub0/u_FPAddSub/pipe_1_reg[18]/C
                               pre_sub/sub5/u_FPAddSub/pipe_3_reg[5]/D
                                                              3.595         
mode1_max/cmp1_out_stage3_reg_reg[9]/C
                               mode1_max/cmp0_out_stage2_reg_reg[1]/D
                                                              3.631         
mode1_max/cmp1_out_stage3_reg_reg[9]/C
                               mode1_max/cmp0_out_stage2_reg_reg[12]/D
                                                              3.637         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[11]/D
                                                              3.658         
inp_reg_reg[25]/C              mode1_max/cmp0_out_stage3_reg_reg[2]/D
                                                              3.660         
inp_reg_reg[25]/C              mode1_max/cmp0_out_stage3_reg_reg[1]/D
                                                              3.671         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[0]/CE
                                                              3.675         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[1]/CE
                                                              3.675         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[2]/CE
                                                              3.675         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[3]/CE
                                                              3.675         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[4]/CE
                                                              3.675         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[5]/CE
                                                              3.675         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[6]/CE
                                                              3.675         
mode3_stage_run2_reg/C         mode3_exp/exp0/Mult_out_reg_reg[7]/CE
                                                              3.675         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[0]/CE
                                                              3.679         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[1]/CE
                                                              3.679         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[2]/CE
                                                              3.679         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[3]/CE
                                                              3.679         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[4]/CE
                                                              3.679         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[5]/CE
                                                              3.679         
mode3_stage_run2_reg/C         mode3_exp/exp0/LUTout_reg_reg[8]/CE
                                                              3.679         
pre_sub/sub0/u_FPAddSub/pipe_1_reg[18]/C
                               pre_sub/sub5/u_FPAddSub/pipe_3_reg[0]/D
                                                              3.688         
mode1_max/cmp1_out_stage3_reg_reg[9]/C
                               mode1_max/cmp0_out_stage2_reg_reg[11]/D
                                                              3.702         
pre_sub/sub0/u_FPAddSub/pipe_1_reg[18]/C
                               pre_sub/sub5/u_FPAddSub/pipe_3_reg[2]/D
                                                              3.707         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[14]/D
                                                              3.708         
pre_sub/sub0/u_FPAddSub/pipe_1_reg[23]/C
                               pre_sub/sub4/u_FPAddSub/pipe_3_reg[3]/D
                                                              3.713         
inp_reg_reg[25]/C              mode1_max/cmp0_out_stage3_reg_reg[3]/D
                                                              3.714         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[5]/D
                                                              3.715         
mode1_max/cmp1_out_stage3_reg_reg[9]/C
                               mode1_max/cmp0_out_stage2_reg_reg[7]/D
                                                              3.732         
inp_reg_reg[25]/C              mode1_max/cmp0_out_stage3_reg_reg[15]/D
                                                              3.735         
inp_reg_reg[25]/C              mode1_max/cmp0_out_stage3_reg_reg[7]/D
                                                              3.736         
inp_reg_reg[25]/C              mode1_max/cmp0_out_stage3_reg_reg[9]/D
                                                              3.737         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[12]/D
                                                              3.739         
inp_reg_reg[25]/C              mode1_max/cmp0_out_stage3_reg_reg[4]/D
                                                              3.741         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[13]/D
                                                              3.741         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[10]/D
                                                              3.744         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[15]/D
                                                              3.751         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[9]/D
                                                              3.766         
mode1_max/cmp3_out_stage3_reg_reg[8]/C
                               mode1_max/cmp1_out_stage2_reg_reg[7]/D
                                                              3.769         



