[{"DBLP title": "NoCMsg: A Scalable Message-Passing Abstraction for Network-on-Chips.", "DBLP authors": ["Christopher Zimmer", "Frank Mueller"], "year": 2015, "doi": "https://doi.org/10.1145/2701426", "OA papers": [{"PaperId": "https://openalex.org/W2005163625", "PaperTitle": "NoCMsg", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Christopher Zimmer", "Frank Mueller"]}]}, {"DBLP title": "Accelerating Divergent Applications on SIMD Architectures Using Neural Networks.", "DBLP authors": ["Beayna Grigorian", "Glenn Reinman"], "year": 2015, "doi": "https://doi.org/10.1145/2717311", "OA papers": [{"PaperId": "https://openalex.org/W1984506768", "PaperTitle": "Accelerating Divergent Applications on SIMD Architectures Using Neural Networks", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Beayna Grigorian", "Glenn Reinman"]}]}, {"DBLP title": "Performance-Energy Considerations for Shared Cache Management in a Heterogeneous Multicore Processor.", "DBLP authors": ["Anup Holey", "Vineeth Mekkat", "Pen-Chung Yew", "Antonia Zhai"], "year": 2015, "doi": "https://doi.org/10.1145/2710019", "OA papers": [{"PaperId": "https://openalex.org/W2054065039", "PaperTitle": "Performance-Energy Considerations for Shared Cache Management in a Heterogeneous Multicore Processor", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Intel (United States)": 2.0, "Twin Cities Orthopedics": 1.0, "University of Minnesota": 1.0}, "Authors": ["Anup Holey", "Vineeth Mekkat", "Pen-Chung Yew", "Antonia Zhai"]}]}, {"DBLP title": "Dynamic MIPS Rate Stabilization for Complex Processors.", "DBLP authors": ["Jinho Suh", "Chieh-Ting Huang", "Michel Dubois"], "year": 2015, "doi": "https://doi.org/10.1145/2714575", "OA papers": [{"PaperId": "https://openalex.org/W2006928869", "PaperTitle": "Dynamic MIPS Rate Stabilization for Complex Processors", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Jinho Suh", "Chieh-Ting Huang", "Michel Dubois"]}]}, {"DBLP title": "MAGIC: Malicious Aging in Circuits/Cores.", "DBLP authors": ["Naghmeh Karimi", "Arun Karthik Kanuparthi", "Xueyang Wang", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2015, "doi": "https://doi.org/10.1145/2724718", "OA papers": [{"PaperId": "https://openalex.org/W2106075707", "PaperTitle": "MAGIC", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"New York University": 4.0, "Intel (United States)": 1.0}, "Authors": ["Naghmeh Karimi", "Arun K. Kanuparthi", "Xue-yang Wang", "Ozgur Sinanoglu", "Ramesh Karri"]}]}, {"DBLP title": "CERE: LLVM-Based Codelet Extractor and REplayer for Piecewise Benchmarking and Optimization.", "DBLP authors": ["Pablo de Oliveira Castro", "Chadi Akel", "Eric Petit", "Mihail Popov", "William Jalby"], "year": 2015, "doi": "https://doi.org/10.1145/2724717", "OA papers": [{"PaperId": "https://openalex.org/W2114669797", "PaperTitle": "CERE", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Versailles Saint-Quentin-en-Yvelines University": 3.0, "Exascale Computing Research, France": 2.0}, "Authors": ["Pablo de Oliveira Castro", "Chadi Akel", "Eric J. Petit", "Mihail Popov", "William Jalby"]}]}, {"DBLP title": "HRF-Relaxed: Adapting HRF to the Complexities of Industrial Heterogeneous Memory Models.", "DBLP authors": ["Benedict R. Gaster", "Derek Hower", "Lee W. Howes"], "year": 2015, "doi": "https://doi.org/10.1145/2701618", "OA papers": [{"PaperId": "https://openalex.org/W2083780331", "PaperTitle": "HRF-Relaxed", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Qualcomm (United Kingdom)": 3.0}, "Authors": ["Benedict R. Gaster", "Derek R. Hower", "Lee Howes"]}]}, {"DBLP title": "Generalized Task Parallelism.", "DBLP authors": ["Kevin Streit", "Johannes Doerfert", "Clemens Hammacher", "Andreas Zeller", "Sebastian Hack"], "year": 2015, "doi": "https://doi.org/10.1145/2723164", "OA papers": [{"PaperId": "https://openalex.org/W2019119315", "PaperTitle": "Generalized Task Parallelism", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Saarland University": 5.0}, "Authors": ["Kevin Streit", "Johannes Doerfert", "Clemens Hammacher", "Andreas Zeller", "Sebastian Hack"]}]}, {"DBLP title": "A Joint SW/HW Approach for Reducing Register File Vulnerability.", "DBLP authors": ["Hamed Tabkhi", "Gunar Schirner"], "year": 2015, "doi": "https://doi.org/10.1145/2733378", "OA papers": [{"PaperId": "https://openalex.org/W2264351132", "PaperTitle": "A Joint SW/HW Approach for Reducing Register File Vulnerability", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Northeastern University": 2.0}, "Authors": ["Hamed Tabkhi", "Gunar Schirner"]}]}, {"DBLP title": "Reliable Integrity Checking in Multicore Processors.", "DBLP authors": ["Arun K. Kanuparthi", "Ramesh Karri"], "year": 2015, "doi": "https://doi.org/10.1145/2738052", "OA papers": [{"PaperId": "https://openalex.org/W2294522909", "PaperTitle": "Reliable Integrity Checking in Multicore Processors", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 1.0, "New York University": 1.0}, "Authors": ["Arun K. Kanuparthi", "Ramesh Karri"]}]}, {"DBLP title": "A New Memory-Disk Integrated System with HW Optimizer.", "DBLP authors": ["Do-Heon Lee", "Su-Kyung Yoon", "Jung-Geun Kim", "Charles C. Weems", "Shin-Dug Kim"], "year": 2015, "doi": "https://doi.org/10.1145/2738053", "OA papers": [{"PaperId": "https://openalex.org/W2240976812", "PaperTitle": "A New Memory-Disk Integrated System with HW Optimizer", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Yonsei University": 4.0, "University of Massachusetts Amherst": 1.0}, "Authors": ["Doheon Lee", "Su-Kyung Yoon", "Jung Hyun Kim", "Charles C. Weems", "Shin-Dug Kim"]}]}, {"DBLP title": "Dynamic Shared SPM Reuse for Real-Time Multicore Embedded Systems.", "DBLP authors": ["Morteza Mohajjel Kafshdooz", "Alireza Ejlali"], "year": 2015, "doi": "https://doi.org/10.1145/2738051", "OA papers": [{"PaperId": "https://openalex.org/W2258033970", "PaperTitle": "Dynamic Shared SPM Reuse for Real-Time Multicore Embedded Systems", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Morteza Mohajjel Kafshdooz", "Alireza Ejlali"]}]}, {"DBLP title": "GPU Performance and Power Tuning Using Regression Trees.", "DBLP authors": ["Wenhao Jia", "Elba Garza", "Kelly A. Shaw", "Margaret Martonosi"], "year": 2015, "doi": "https://doi.org/10.1145/2736287", "OA papers": [{"PaperId": "https://openalex.org/W1442104222", "PaperTitle": "GPU Performance and Power Tuning Using Regression Trees", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Princeton University": 3.0, "University of Richmond": 1.0}, "Authors": ["Wenhao Jia", "Elba Garza", "David J. Cutler", "Margaret Martonosi"]}]}, {"DBLP title": "An Optimizing Code Generator for a Class of Lattice-Boltzmann Computations.", "DBLP authors": ["Irshad Pananilath", "Aravind Acharya", "Vinay Vasista", "Uday Bondhugula"], "year": 2015, "doi": "https://doi.org/10.1145/2739047", "OA papers": [{"PaperId": "https://openalex.org/W1751458545", "PaperTitle": "An Optimizing Code Generator for a Class of Lattice-Boltzmann Computations", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Indian Institute of Science Bangalore": 4.0}, "Authors": ["Irshad Pananilath", "Aravind Acharya", "Vinay Vasista", "Uday Bondhugula"]}]}, {"DBLP title": "Practical Iterative Optimization for the Data Center.", "DBLP authors": ["Shuangde Fang", "Wenwen Xu", "Yang Chen", "Lieven Eeckhout", "Olivier Temam", "Yunji Chen", "Chengyong Wu", "Xiaobing Feng"], "year": 2015, "doi": "https://doi.org/10.1145/2739048", "OA papers": [{"PaperId": "https://openalex.org/W1451759955", "PaperTitle": "Practical Iterative Optimization for the Data Center", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"SKLCA, ICT, CAS, China; Graduate School, CAS, Beijing, China#TAB#": 2.0, "Microsoft Research Asia (China)": 1.0, "Ghent University": 1.0, "Inria Saclay - \u00cele-de-France Research Centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5, "SKLCA, ICT, CAS, Beijing, China": 3.0}, "Authors": ["Shuangde Fang", "Wenwen Xu", "Yang Chen", "Lieven Eeckhout", "Olivier Temam", "Yunji Chen", "Chengyong Wu", "Xiaobing Feng"]}]}, {"DBLP title": "Buddy SM: Sharing Pipeline Front-End for Improved Energy Efficiency in GPGPUs.", "DBLP authors": ["Tao Zhang", "Naifeng Jing", "Kaiming Jiang", "Wei Shu", "Min-You Wu", "Xiaoyao Liang"], "year": 2015, "doi": "https://doi.org/10.1145/2744202", "OA papers": [{"PaperId": "https://openalex.org/W2203504382", "PaperTitle": "Buddy SM", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Jiao Tong University": 6.0}, "Authors": ["Tao Zhang", "Naifeng Jing", "Kaiming Jiang", "Wei Shu", "Min-You Wu", "Xiaoyao Liang"]}]}, {"DBLP title": "EECache: A Comprehensive Study on the Architectural Design for Energy-Efficient Last-Level Caches in Chip Multiprocessors.", "DBLP authors": ["Hsiang-Yun Cheng", "Matt Poremba", "Narges Shahidi", "Ivan Stalev", "Mary Jane Irwin", "Mahmut T. Kandemir", "Jack Sampson", "Yuan Xie"], "year": 2015, "doi": "https://doi.org/10.1145/2756552", "OA papers": [{"PaperId": "https://openalex.org/W2250920975", "PaperTitle": "EECache", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pennsylvania State University": 7.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Hsiang-Yun Cheng", "Matt Poremba", "Narges Shahidi", "Ivan Stalev", "Mary Jane Irwin", "Mahmut Kandemir", "Jack Sampson", "Yuan Xie"]}]}, {"DBLP title": "Locality-Aware Work Stealing Based on Online Profiling and Auto-Tuning for Multisocket Multicore Architectures.", "DBLP authors": ["Quan Chen", "Minyi Guo"], "year": 2015, "doi": "https://doi.org/10.1145/2766450", "OA papers": [{"PaperId": "https://openalex.org/W2202621926", "PaperTitle": "Locality-Aware Work Stealing Based on Online Profiling and Auto-Tuning for Multisocket Multicore Architectures", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shanghai Jiao Tong University": 2.0}, "Authors": ["Quan Chen", "Minyi Guo"]}]}, {"DBLP title": "Aging-Aware Compilation for GP-GPUs.", "DBLP authors": ["Atieh Lotfi", "Abbas Rahimi", "Luca Benini", "Rajesh K. Gupta"], "year": 2015, "doi": "https://doi.org/10.1145/2778984", "OA papers": [{"PaperId": "https://openalex.org/W1459415741", "PaperTitle": "Aging-Aware Compilation for GP-GPUs", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, San Diego": 3.0, "University of Bologna": 1.0}, "Authors": ["Atieh Lotfi", "Abbas Rahimi", "Luca Benini", "Rajesh Gupta"]}]}, {"DBLP title": "Contech: Efficiently Generating Dynamic Task Graphs for Arbitrary Parallel Programs.", "DBLP authors": ["Brian P. Railing", "Eric R. Hein", "Thomas M. Conte"], "year": 2015, "doi": "https://doi.org/10.1145/2776893", "OA papers": [{"PaperId": "https://openalex.org/W1037867572", "PaperTitle": "Contech", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Brian P. Railing", "Eric R. Hein", "Thomas M. Conte"]}]}, {"DBLP title": "The Effects of Granularity and Adaptivity on Private/Shared Classification for Coherence.", "DBLP authors": ["Mahdad Davari", "Alberto Ros", "Erik Hagersten", "Stefanos Kaxiras"], "year": 2015, "doi": "https://doi.org/10.1145/2790301", "OA papers": [{"PaperId": "https://openalex.org/W2033726722", "PaperTitle": "The Effects of Granularity and Adaptivity on Private/Shared Classification for Coherence", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Uppsala University": 3.0, "University of Murcia": 1.0}, "Authors": ["Mahdad Davari", "Alberto Ros", "Erik Hagersten", "Stefanos Kaxiras"]}]}, {"DBLP title": "DPCS: Dynamic Power/Capacity Scaling for SRAM Caches in the Nanoscale Era.", "DBLP authors": ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil D. Dutt", "Alex Nicolau", "Puneet Gupta"], "year": 2015, "doi": "https://doi.org/10.1145/2792982", "OA papers": [{"PaperId": "https://openalex.org/W2016391673", "PaperTitle": "DPCS", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California Los Angeles, CA,": 2.0, "University of California, Irvine": 3.0}, "Authors": ["Mark Gottscho", "Abbas BanaiyanMofrad", "Nikil Dutt", "Alexandru Nicolau", "Puneet Gupta"]}]}, {"DBLP title": "Revisiting Clustered Microarchitecture for Future Superscalar Cores: A Case for Wide Issue Clusters.", "DBLP authors": ["Pierre Michaud", "Andrea Mondelli", "Andr\u00e9 Seznec"], "year": 2015, "doi": "https://doi.org/10.1145/2800787", "OA papers": [{"PaperId": "https://openalex.org/W2001501073", "PaperTitle": "Revisiting Clustered Microarchitecture for Future Superscalar Cores", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"French Institute for Research in Computer Science and Automation": 1.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.5}, "Authors": ["Pierre Michaud", "Andrea Mondelli", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "Leveraging Transactional Execution for Memory Consistency Model Emulation.", "DBLP authors": ["Ragavendra Natarajan", "Antonia Zhai"], "year": 2015, "doi": "https://doi.org/10.1145/2786980", "OA papers": [{"PaperId": "https://openalex.org/W2088634313", "PaperTitle": "Leveraging Transactional Execution for Memory Consistency Model Emulation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Ragavendra Natarajan", "Antonia Zhai"]}]}, {"DBLP title": "CAFFEINE: A Utility-Driven Prefetcher Aggressiveness Engine for Multicores.", "DBLP authors": ["Biswabandan Panda", "Shankar Balachandran"], "year": 2015, "doi": "https://doi.org/10.1145/2806891", "OA papers": [{"PaperId": "https://openalex.org/W2014790243", "PaperTitle": "CAFFEINE", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["Biswabandan Panda", "Shankar Balachandran"]}]}, {"DBLP title": "Buri: Scaling Big-Memory Computing with Hardware-Based Memory Expansion.", "DBLP authors": ["Jishen Zhao", "Sheng Li", "Jichuan Chang", "John L. Byrne", "Laura L. Ramirez", "Kevin T. Lim", "Yuan Xie", "Paolo Faraboschi"], "year": 2015, "doi": "https://doi.org/10.1145/2808233", "OA papers": [{"PaperId": "https://openalex.org/W2053425642", "PaperTitle": "Buri", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Hewlett-Packard (United States)": 5.0, "HP Labs, Cerritos, CA#TAB#": 2.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Jishen Zhao", "Sheng Li", "Jichuan Chang", "John H. Byrne", "Laura Ramirez", "Kevin Boon Leong Lim", "Yuan Xie", "Paolo Faraboschi"]}]}, {"DBLP title": "Spatiotemporal SIMT and Scalarization for Improving GPU Efficiency.", "DBLP authors": ["Jan Lucas", "Michael Andersch", "Mauricio Alvarez-Mesa", "Ben H. H. Juurlink"], "year": 2015, "doi": "https://doi.org/10.1145/2811402", "OA papers": [{"PaperId": "https://openalex.org/W1997432558", "PaperTitle": "Spatiotemporal SIMT and Scalarization for Improving GPU Efficiency", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Technical University of Berlin": 4.0}, "Authors": ["Jan Lucas", "Michael Andersch", "Mauricio Alvarez-Mesa", "Ben Juurlink"]}]}, {"DBLP title": "Improving Multibank Memory Access Parallelism with Lattice-Based Partitioning.", "DBLP authors": ["Alessandro Cilardo", "Luca Gallo"], "year": 2015, "doi": "https://doi.org/10.1145/2675359", "OA papers": [{"PaperId": "https://openalex.org/W2000031176", "PaperTitle": "Improving Multibank Memory Access Parallelism with Lattice-Based Partitioning", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Naples Federico II": 2.0}, "Authors": ["Alessandro Cilardo", "Luca Gallo"]}]}, {"DBLP title": "The Effects of Parameter Tuning in Software Thread-Level Speculation in JavaScript Engines.", "DBLP authors": ["Jan Kasper Martinsen", "H\u00e5kan Grahn", "Anders Isberg"], "year": 2015, "doi": "https://doi.org/10.1145/2686036", "OA papers": [{"PaperId": "https://openalex.org/W2166503548", "PaperTitle": "The Effects of Parameter Tuning in Software Thread-Level Speculation in JavaScript Engines", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Blekinge Institute of Technology": 2.0, "Mobile Heights (Sweden)": 1.0}, "Authors": ["Jan Ivar Martinsen", "H\u00e5kan Grahn", "Anders Isberg"]}]}, {"DBLP title": "Studying Optimal Spilling in the Light of SSA.", "DBLP authors": ["Quentin Colombet", "Florian Brandner", "Alain Darte"], "year": 2015, "doi": "https://doi.org/10.1145/2685392", "OA papers": [{"PaperId": "https://openalex.org/W2057472978", "PaperTitle": "Studying Optimal Spilling in the Light of SSA", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole Normale Sup\u00e9rieure de Lyon": 1.0, "French Institute for Research in Computer Science and Automation": 1.0, "\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es": 1.0}, "Authors": ["Quentin Colombet", "Florian Brandner", "Alain Darte"]}]}, {"DBLP title": "Compiler-Directed Power Management for Superscalars.", "DBLP authors": ["Jawad Haj-Yihia", "Yosi Ben-Asher", "Efraim Rotem", "Ahmad Yasin", "Ran Ginosar"], "year": 2015, "doi": "https://doi.org/10.1145/2685393", "OA papers": [{"PaperId": "https://openalex.org/W1980255621", "PaperTitle": "Compiler-Directed Power Management for Superscalars", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Intel (Israel)": 3.0, "University of Haifa": 1.0, "Technion \u2013 Israel Institute of Technology": 1.0}, "Authors": ["Jawad Haj-Yihia", "Yosi Ben Asher", "Efraim Rotem", "Ahmad Yasin", "Ran Ginosar"]}]}, {"DBLP title": "Efficient Data Encoding for Convolutional Neural Network application.", "DBLP authors": ["Hong-Phuc Trinh", "Marc Duranton", "Michel Paindavoine"], "year": 2015, "doi": "https://doi.org/10.1145/2685394", "OA papers": [{"PaperId": "https://openalex.org/W2131117478", "PaperTitle": "Efficient Data Encoding for Convolutional Neural Network application", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"CEA LIST": 2.0, "University of Burgundy": 1.0}, "Authors": ["Hong-Phuc Trinh", "Marc Duranton", "Michel Paindavoine"]}]}, {"DBLP title": "Mechanistic Analytical Modeling of Superscalar In-Order Processor Performance.", "DBLP authors": ["Maximilien Breughe", "Stijn Eyerman", "Lieven Eeckhout"], "year": 2015, "doi": "https://doi.org/10.1145/2678277", "OA papers": [{"PaperId": "https://openalex.org/W2087838646", "PaperTitle": "Mechanistic Analytical Modeling of Superscalar In-Order Processor Performance", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Ghent University": 3.0}, "Authors": ["Maximilien Breughe", "Stijn Eyerman", "Lieven Eeckhout"]}]}, {"DBLP title": "Mitigating Prefetcher-Caused Pollution Using Informed Caching Policies for Prefetched Blocks.", "DBLP authors": ["Vivek Seshadri", "Samihan Yedkar", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "year": 2015, "doi": "https://doi.org/10.1145/2677956", "OA papers": [{"PaperId": "https://openalex.org/W2067510835", "PaperTitle": "Mitigating Prefetcher-Caused Pollution Using Informed Caching Policies for Prefetched Blocks", "Year": 2015, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Carnegie Mellon University": 5.0, "Intel (United States)": 2.0}, "Authors": ["Vivek Seshadri", "Samihan Yedkar", "Hongyi Xin", "Onur Mutlu", "Phillip B. Gibbons", "Michael Kozuch", "Todd C. Mowry"]}]}, {"DBLP title": "Architectural Support for Data-Driven Execution.", "DBLP authors": ["George Matheou", "Paraskevas Evripidou"], "year": 2015, "doi": "https://doi.org/10.1145/2686874", "OA papers": [{"PaperId": "https://openalex.org/W2057506192", "PaperTitle": "Architectural Support for Data-Driven Execution", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Cyprus": 2.0}, "Authors": ["George Matheou", "Paraskevas Evripidou"]}]}, {"DBLP title": "GP-SIMD Processing-in-Memory.", "DBLP authors": ["Amir Morad", "Leonid Yavits", "Ran Ginosar"], "year": 2015, "doi": "https://doi.org/10.1145/2686875", "OA papers": [{"PaperId": "https://openalex.org/W2056118148", "PaperTitle": "GP-SIMD Processing-in-Memory", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 3.0}, "Authors": ["Amir Morad", "Leonid Yavits", "Ran Ginosar"]}]}, {"DBLP title": "The Impact of the SIMD Width on Control-Flow and Memory Divergence.", "DBLP authors": ["Thomas Schaub", "Simon Moll", "Ralf Karrenberg", "Sebastian Hack"], "year": 2015, "doi": "https://doi.org/10.1145/2687355", "OA papers": [{"PaperId": "https://openalex.org/W1965061255", "PaperTitle": "The Impact of the SIMD Width on Control-Flow and Memory Divergence", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Saarland University": 4.0}, "Authors": ["Thomas Schaub", "Simon Moll", "Ralf Karrenberg", "Sebastian Hack"]}]}, {"DBLP title": "Measuring Microarchitectural Details of Multi- and Many-Core Memory Systems through Microbenchmarking.", "DBLP authors": ["Zhenman Fang", "Sanyam Mehta", "Pen-Chung Yew", "Antonia Zhai", "James B. S. G. Greensky", "Gautham Beeraka", "Binyu Zang"], "year": 2015, "doi": "https://doi.org/10.1145/2687356", "OA papers": [{"PaperId": "https://openalex.org/W2112532446", "PaperTitle": "Measuring Microarchitectural Details of Multi- and Many-Core Memory Systems through Microbenchmarking", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of California, Los Angeles": 1.0, "Twin Cities Orthopedics": 0.5, "University of Minnesota": 0.5, "University of Minnesota System": 2.0, "Intel (United States)": 2.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Zhenman Fang", "Sanyam Mehta", "Pen-Chung Yew", "Antonia Zhai", "James Greensky", "Gautham Beeraka", "Binyu Zang"]}]}, {"DBLP title": "Low-Power High-Efficiency Video Decoding using General-Purpose Processors.", "DBLP authors": ["Chi Ching Chi", "Mauricio Alvarez-Mesa", "Ben H. H. Juurlink"], "year": 2015, "doi": "https://doi.org/10.1145/2685551", "OA papers": [{"PaperId": "https://openalex.org/W2056321415", "PaperTitle": "Low-Power High-Efficiency Video Decoding using General-Purpose Processors", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technical University of Berlin": 3.0}, "Authors": ["Chi Ching Chi", "Mauricio Alvarez-Mesa", "Ben Juurlink"]}]}, {"DBLP title": "Cross-Loop Optimization of Arithmetic Intensity for Finite Element Local Assembly.", "DBLP authors": ["Fabio Luporini", "Ana Lucia Varbanescu", "Florian Rathgeber", "Gheorghe-Teodor Bercea", "J. Ramanujam", "David A. Ham", "Paul H. J. Kelly"], "year": 2015, "doi": "https://doi.org/10.1145/2687415", "OA papers": [{"PaperId": "https://openalex.org/W3100990548", "PaperTitle": "Cross-Loop Optimization of Arithmetic Intensity for Finite Element Local Assembly", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Imperial College London": 5.0, "University of Amsterdam": 1.0, "Louisiana State University": 1.0}, "Authors": ["Fabio Luporini", "Ana Lucia Varbanescu", "Florian Rathgeber", "Gheorghe-Teodor Bercea", "J. Ramanujam", "David A. Ham", "Paul Kelly"]}]}, {"DBLP title": "Optimal Parallelogram Selection for Hierarchical Tiling.", "DBLP authors": ["Xing Zhou", "Mar\u00eda Jes\u00fas Garzar\u00e1n", "David A. Padua"], "year": 2015, "doi": "https://doi.org/10.1145/2687414", "OA papers": [{"PaperId": "https://openalex.org/W2019557157", "PaperTitle": "Optimal Parallelogram Selection for Hierarchical Tiling", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Xing Zhou", "Mar\u00eda Jes\u00fas Garzar\u00e1n", "David Padua"]}]}, {"DBLP title": "Making the Most of SMT in HPC: System- and Application-Level Perspectives.", "DBLP authors": ["Leo Porter", "Michael A. Laurenzano", "Ananta Tiwari", "Adam Jundt", "William A. Ward Jr.", "Roy L. Campbell", "Laura Carrington"], "year": 2015, "doi": "https://doi.org/10.1145/2687651", "OA papers": [{"PaperId": "https://openalex.org/W2087055960", "PaperTitle": "Making the Most of SMT in HPC", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"EP Analytics (United States)": 3.0, "University of California, San Diego": 0.5, "University of Michigan\u2013Ann Arbor": 0.5, "San Diego Supercomputer Center": 1.0, "Department of Defense HPC Modernization Program": 2.0}, "Authors": ["Leo Porter", "Michael A. Laurenzano", "Ananta Tiwari", "Adam Jundt", "William G. Ward", "Roy H. Campbell", "Laura Carrington"]}]}, {"DBLP title": "Optimizing Memory Translation Emulation in Full System Emulators.", "DBLP authors": ["Xin Tong", "Toshihiko Koju", "Motohiro Kawahito", "Andreas Moshovos"], "year": 2015, "doi": "https://doi.org/10.1145/2686034", "OA papers": [{"PaperId": "https://openalex.org/W2091873788", "PaperTitle": "Optimizing Memory Translation Emulation in Full System Emulators", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Toronto": 2.0, "IBM Research - Tokyo": 2.0}, "Authors": ["Xin Tong", "Toshihiko Koju", "Motohiro Kawahito", "Andreas Moshovos"]}]}, {"DBLP title": "Compiler/Runtime Framework for Dynamic Dataflow Parallelization of Tiled Programs.", "DBLP authors": ["Martin Kong", "Antoniu Pop", "Louis-No\u00ebl Pouchet", "R. Govindarajan", "Albert Cohen", "P. Sadayappan"], "year": 2015, "doi": "https://doi.org/10.1145/2687652", "OA papers": [{"PaperId": "https://openalex.org/W2050626467", "PaperTitle": "Compiler/Runtime Framework for Dynamic Dataflow Parallelization of Tiled Programs", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"The Ohio State University": 3.0, "University of Manchester": 1.0, "Indian Institute of Science Bangalore": 1.0, "Laboratoire de l'Informatique du Parall\u00e9lisme": 1.0}, "Authors": ["Martin Kong", "Antoniu Pop", "Louis-No\u00ebl Pouchet", "Ramaswamy Govindarajan", "Albert Cohen", "P. Sadayappan"]}]}, {"DBLP title": "Fast Crown Scheduling Heuristics for Energy-Efficient Mapping and Scaling of Moldable Streaming Tasks on Manycore Systems.", "DBLP authors": ["Nicolas Melot", "Christoph W. Ke\u00dfler", "J\u00f6rg Keller", "Patrick Eitschberger"], "year": 2015, "doi": "https://doi.org/10.1145/2687653", "OA papers": [{"PaperId": "https://openalex.org/W3016676131", "PaperTitle": "Fast Crown Scheduling Heuristics for Energy-Efficient Mapping and Scaling of Moldable Streaming Tasks on Manycore Systems", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Link\u00f6ping University": 2.0, "University of Hagen": 2.0}, "Authors": ["MelotNicolas", "KesslerChristoph", "KellerJ\u00f6rg", "EitschbergerPatrick"]}]}, {"DBLP title": "Transactional Read-Modify-Write Without Aborts.", "DBLP authors": ["Wenjia Ruan", "Yujie Liu", "Michael F. Spear"], "year": 2015, "doi": "https://doi.org/10.1145/2688904", "OA papers": [{"PaperId": "https://openalex.org/W1972170503", "PaperTitle": "Transactional Read-Modify-Write Without Aborts", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Lehigh University": 3.0}, "Authors": ["Wenjia Ruan", "Yujie Liu", "Michael Spear"]}]}, {"DBLP title": "Using Template Matching to Infer Parallel Design Patterns.", "DBLP authors": ["Zia Ul Huda", "Ali Jannesari", "Felix Wolf"], "year": 2015, "doi": "https://doi.org/10.1145/2688905", "OA papers": [{"PaperId": "https://openalex.org/W2140131713", "PaperTitle": "Using Template Matching to Infer Parallel Design Patterns", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"German Research School for Simulation Sciences": 1.5, "RWTH Aachen University": 1.5}, "Authors": ["Zia Ul Huda", "Ali Jannesari", "Felix Wolf"]}]}, {"DBLP title": "Efficient Correction of Anomalies in Snapshot Isolation Transactions.", "DBLP authors": ["Heiner Litz", "Ricardo J. Dias", "David R. Cheriton"], "year": 2015, "doi": "https://doi.org/10.1145/2693260", "OA papers": [{"PaperId": "https://openalex.org/W2082484926", "PaperTitle": "Efficient Correction of Anomalies in Snapshot Isolation Transactions", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Stanford University": 2.0, "Universidade Nova de Lisboa": 0.5, "University of Lisbon": 0.5}, "Authors": ["Heiner Litz", "Ricardo Augusto Dias", "David R. Cheriton"]}]}, {"DBLP title": "Perfect Reconstructability of Control Flow from Demand Dependence Graphs.", "DBLP authors": ["Helge Bahmann", "Nico Reissmann", "Magnus Jahre", "Jan Christian Meyer"], "year": 2015, "doi": "https://doi.org/10.1145/2693261", "OA papers": [{"PaperId": "https://openalex.org/W2026352419", "PaperTitle": "Perfect Reconstructability of Control Flow from Demand Dependence Graphs", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Google (Switzerland)": 1.0, "Norwegian University of Science and Technology": 3.0}, "Authors": ["Helge Bahmann", "Nico Reissmann", "Magnus Jahre", "Jan Meyer"]}]}, {"DBLP title": "On Using the Roofline Model with Lower Bounds on Data Movement.", "DBLP authors": ["Venmugil Elango", "Naser Sedaghati", "Fabrice Rastello", "Louis-No\u00ebl Pouchet", "J. Ramanujam", "Radu Teodorescu", "P. Sadayappan"], "year": 2015, "doi": "https://doi.org/10.1145/2693656", "OA papers": [{"PaperId": "https://openalex.org/W2091421236", "PaperTitle": "On Using the Roofline Model with Lower Bounds on Data Movement", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The Ohio State University": 5.0, "French Institute for Research in Computer Science and Automation": 1.0, "Louisiana State University": 1.0}, "Authors": ["Venmugil Elango", "Naser Sedaghati", "Fabrice Rastello", "Louis-No\u00ebl Pouchet", "J. Ramanujam", "Radu Teodorescu", "P. Sadayappan"]}]}]