// Seed: 3938108349
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1
);
  type_5 id_2 (
      .id_0(id_0),
      .id_1(1),
      .id_2(id_1)
  );
  assign id_0 = 1;
  type_6 id_3 (
      .id_0(id_2),
      .id_1(1)
  );
endmodule
