# RISC-V_MYTH_Workshop

This repository contains all the information regarding the 5-day RISC-V based CPU Core Design MYTH (Microprocessor for You in Thirty Hours) Workshop, offered by for VLSI System Design (VSD) and Redwood EDA. The RISC-V CPU Core has been designed using Transaction Level Verilog(TL-Verilog) in addition with the Makerchip Platform. Find below the accompanying details.

Check the folders for assignments for particular days.


# Final CPU Core Implemetation Diagram
![](Day3_5/Final_Output_for_RISC-V_Implemented_CPU_Core.JPG)
