// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module BackGrRemovalStream_Loop_row_loop_proc1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_stream_TVALID,
        output_stream_TREADY,
        output_stream_TDATA,
        output_stream_TVALID,
        output_stream_TKEEP,
        output_stream_TSTRB,
        output_stream_TUSER,
        output_stream_TLAST,
        output_stream_TID,
        output_stream_TDEST,
        threshold,
        input_stream_TDATA,
        input_stream_TREADY,
        input_stream_TKEEP,
        input_stream_TSTRB,
        input_stream_TUSER,
        input_stream_TLAST,
        input_stream_TID,
        input_stream_TDEST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   input_stream_TVALID;
input   output_stream_TREADY;
output  [23:0] output_stream_TDATA;
output   output_stream_TVALID;
output  [2:0] output_stream_TKEEP;
output  [2:0] output_stream_TSTRB;
output  [0:0] output_stream_TUSER;
output  [0:0] output_stream_TLAST;
output  [0:0] output_stream_TID;
output  [0:0] output_stream_TDEST;
input  [7:0] threshold;
input  [23:0] input_stream_TDATA;
output   input_stream_TREADY;
input  [2:0] input_stream_TKEEP;
input  [2:0] input_stream_TSTRB;
input  [0:0] input_stream_TUSER;
input  [0:0] input_stream_TLAST;
input  [0:0] input_stream_TID;
input  [0:0] input_stream_TDEST;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_idle_pp0;
wire   [0:0] icmp_ln141_fu_464_p2;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    regslice_both_output_stream_V_data_V_U_apdone_blk;
reg    ap_block_state24_pp0_stage0_iter23;
reg    ap_block_state25_pp0_stage0_iter24;
wire    ap_loop_exit_ready;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_exit_pp0_iter0_stage0;
reg    ap_ready_int;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_ce0;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_we0;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_q0;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce0;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_address1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_q1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce0;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_address1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_q1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce0;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_address1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_q1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce0;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_address1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_q1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce0;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_address1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_q1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce0;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_address1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_q1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce0;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_address1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_q1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce0;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_we0;
wire   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_address1;
reg    BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce1;
wire   [7:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_q1;
reg    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0;
reg    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0;
wire   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_address1;
reg    p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1;
wire   [7:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1;
reg    output_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    input_stream_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] threshold_read_reg_1671;
reg   [7:0] threshold_read_reg_1671_pp0_iter1_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter2_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter3_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter4_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter5_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter6_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter7_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter8_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter9_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter10_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter11_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter12_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter13_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter14_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter15_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter16_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter17_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter18_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter19_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter20_reg;
reg   [7:0] threshold_read_reg_1671_pp0_iter21_reg;
reg   [0:0] icmp_ln141_reg_1686;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter1_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter2_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter3_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter4_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter5_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter6_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter7_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter8_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter9_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter10_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter11_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter12_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter13_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter14_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter15_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter16_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter17_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter18_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter19_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter20_reg;
reg   [0:0] icmp_ln141_reg_1686_pp0_iter21_reg;
wire   [0:0] icmp_ln143_fu_479_p2;
reg   [0:0] icmp_ln143_reg_1690;
reg   [0:0] icmp_ln143_reg_1690_pp0_iter1_reg;
wire   [7:0] px_r_fu_511_p4;
reg   [7:0] px_r_reg_1706;
reg   [7:0] px_r_reg_1706_pp0_iter1_reg;
reg   [7:0] px_r_reg_1706_pp0_iter2_reg;
reg   [7:0] px_r_reg_1706_pp0_iter3_reg;
reg   [7:0] px_r_reg_1706_pp0_iter4_reg;
reg   [7:0] px_r_reg_1706_pp0_iter5_reg;
reg   [7:0] px_r_reg_1706_pp0_iter6_reg;
reg   [7:0] px_r_reg_1706_pp0_iter7_reg;
reg   [7:0] px_r_reg_1706_pp0_iter8_reg;
reg   [7:0] px_r_reg_1706_pp0_iter9_reg;
reg   [7:0] px_r_reg_1706_pp0_iter10_reg;
reg   [7:0] px_r_reg_1706_pp0_iter11_reg;
reg   [7:0] px_r_reg_1706_pp0_iter12_reg;
reg   [7:0] px_r_reg_1706_pp0_iter13_reg;
reg   [7:0] px_r_reg_1706_pp0_iter14_reg;
reg   [7:0] px_r_reg_1706_pp0_iter15_reg;
reg   [7:0] px_r_reg_1706_pp0_iter16_reg;
reg   [7:0] px_r_reg_1706_pp0_iter17_reg;
reg   [7:0] px_r_reg_1706_pp0_iter18_reg;
reg   [7:0] px_r_reg_1706_pp0_iter19_reg;
reg   [7:0] px_r_reg_1706_pp0_iter20_reg;
reg   [7:0] px_r_reg_1706_pp0_iter21_reg;
reg   [7:0] px_r_reg_1706_pp0_iter22_reg;
wire   [7:0] px_g_fu_521_p4;
reg   [7:0] px_g_reg_1715;
reg   [7:0] px_g_reg_1715_pp0_iter1_reg;
reg   [7:0] px_g_reg_1715_pp0_iter2_reg;
reg   [7:0] px_g_reg_1715_pp0_iter3_reg;
reg   [7:0] px_g_reg_1715_pp0_iter4_reg;
reg   [7:0] px_g_reg_1715_pp0_iter5_reg;
reg   [7:0] px_g_reg_1715_pp0_iter6_reg;
reg   [7:0] px_g_reg_1715_pp0_iter7_reg;
reg   [7:0] px_g_reg_1715_pp0_iter8_reg;
reg   [7:0] px_g_reg_1715_pp0_iter9_reg;
reg   [7:0] px_g_reg_1715_pp0_iter10_reg;
reg   [7:0] px_g_reg_1715_pp0_iter11_reg;
reg   [7:0] px_g_reg_1715_pp0_iter12_reg;
reg   [7:0] px_g_reg_1715_pp0_iter13_reg;
reg   [7:0] px_g_reg_1715_pp0_iter14_reg;
reg   [7:0] px_g_reg_1715_pp0_iter15_reg;
reg   [7:0] px_g_reg_1715_pp0_iter16_reg;
reg   [7:0] px_g_reg_1715_pp0_iter17_reg;
reg   [7:0] px_g_reg_1715_pp0_iter18_reg;
reg   [7:0] px_g_reg_1715_pp0_iter19_reg;
reg   [7:0] px_g_reg_1715_pp0_iter20_reg;
reg   [7:0] px_g_reg_1715_pp0_iter21_reg;
reg   [7:0] px_g_reg_1715_pp0_iter22_reg;
wire   [7:0] px_b_fu_531_p1;
reg   [7:0] px_b_reg_1723;
reg   [7:0] px_b_reg_1723_pp0_iter1_reg;
reg   [7:0] px_b_reg_1723_pp0_iter2_reg;
reg   [7:0] px_b_reg_1723_pp0_iter3_reg;
reg   [7:0] px_b_reg_1723_pp0_iter4_reg;
reg   [7:0] px_b_reg_1723_pp0_iter5_reg;
reg   [7:0] px_b_reg_1723_pp0_iter6_reg;
reg   [7:0] px_b_reg_1723_pp0_iter7_reg;
reg   [7:0] px_b_reg_1723_pp0_iter8_reg;
reg   [7:0] px_b_reg_1723_pp0_iter9_reg;
reg   [7:0] px_b_reg_1723_pp0_iter10_reg;
reg   [7:0] px_b_reg_1723_pp0_iter11_reg;
reg   [7:0] px_b_reg_1723_pp0_iter12_reg;
reg   [7:0] px_b_reg_1723_pp0_iter13_reg;
reg   [7:0] px_b_reg_1723_pp0_iter14_reg;
reg   [7:0] px_b_reg_1723_pp0_iter15_reg;
reg   [7:0] px_b_reg_1723_pp0_iter16_reg;
reg   [7:0] px_b_reg_1723_pp0_iter17_reg;
reg   [7:0] px_b_reg_1723_pp0_iter18_reg;
reg   [7:0] px_b_reg_1723_pp0_iter19_reg;
reg   [7:0] px_b_reg_1723_pp0_iter20_reg;
reg   [7:0] px_b_reg_1723_pp0_iter21_reg;
reg   [7:0] px_b_reg_1723_pp0_iter22_reg;
wire   [7:0] max_1_fu_547_p3;
reg   [7:0] max_1_reg_1730;
wire   [0:0] icmp_ln10_fu_555_p2;
reg   [0:0] icmp_ln10_reg_1735;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter1_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter2_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter3_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter4_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter5_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter6_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter7_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter8_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter9_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter10_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter11_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter12_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter13_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter14_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter15_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter16_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter17_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter18_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter19_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter20_reg;
reg   [0:0] icmp_ln10_reg_1735_pp0_iter21_reg;
wire   [7:0] min_1_fu_573_p3;
reg   [7:0] min_1_reg_1740;
wire   [0:0] icmp_ln18_fu_581_p2;
reg   [0:0] icmp_ln18_reg_1745;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr_reg_1750;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr_reg_1755;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr_reg_1761;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr_reg_1767;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr_reg_1773;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr_reg_1779;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr_reg_1785;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr_reg_1791;
reg   [8:0] BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr_reg_1797;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter1_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter2_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter3_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter4_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter5_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter6_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter7_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter8_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter9_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter10_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter11_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter12_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter13_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter14_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter15_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter16_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter17_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter18_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter19_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter20_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter21_reg;
reg   [8:0] p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter22_reg;
wire   [7:0] diff_fu_619_p2;
reg   [7:0] diff_reg_1809;
wire   [0:0] icmp_ln160_fu_625_p2;
reg   [0:0] icmp_ln160_reg_1816;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter2_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter3_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter4_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter5_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter6_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter7_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter8_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter9_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter10_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter11_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter12_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter13_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter14_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter15_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter16_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter17_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter18_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter19_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter20_reg;
reg   [0:0] icmp_ln160_reg_1816_pp0_iter21_reg;
wire   [15:0] add_ln161_fu_687_p2;
reg   [15:0] add_ln161_reg_1820;
wire   [0:0] icmp_ln162_fu_693_p2;
reg   [0:0] icmp_ln162_reg_1825;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter2_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter3_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter4_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter5_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter6_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter7_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter8_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter9_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter10_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter11_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter12_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter13_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter14_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter15_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter16_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter17_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter18_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter19_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter20_reg;
reg   [0:0] icmp_ln162_reg_1825_pp0_iter21_reg;
wire   [15:0] add_ln163_fu_744_p2;
reg   [15:0] add_ln163_reg_1829;
wire   [15:0] add_ln162_fu_796_p2;
reg   [15:0] add_ln162_reg_1834;
wire   [0:0] icmp_ln187_fu_802_p2;
reg   [0:0] icmp_ln187_reg_1839;
reg   [0:0] icmp_ln187_reg_1839_pp0_iter2_reg;
wire   [0:0] icmp_ln187_1_fu_807_p2;
reg   [0:0] icmp_ln187_1_reg_1844;
reg   [0:0] icmp_ln187_1_reg_1844_pp0_iter2_reg;
wire   [0:0] icmp_ln187_2_fu_812_p2;
reg   [0:0] icmp_ln187_2_reg_1849;
reg   [0:0] icmp_ln187_2_reg_1849_pp0_iter2_reg;
wire   [0:0] icmp_ln187_3_fu_817_p2;
reg   [0:0] icmp_ln187_3_reg_1854;
reg   [0:0] icmp_ln187_3_reg_1854_pp0_iter2_reg;
reg   [0:0] icmp_ln187_3_reg_1854_pp0_iter3_reg;
wire   [0:0] icmp_ln187_4_fu_822_p2;
reg   [0:0] icmp_ln187_4_reg_1859;
reg   [0:0] icmp_ln187_4_reg_1859_pp0_iter2_reg;
reg   [0:0] icmp_ln187_4_reg_1859_pp0_iter3_reg;
wire   [0:0] icmp_ln187_5_fu_827_p2;
reg   [0:0] icmp_ln187_5_reg_1864;
reg   [0:0] icmp_ln187_5_reg_1864_pp0_iter2_reg;
reg   [0:0] icmp_ln187_5_reg_1864_pp0_iter3_reg;
reg   [0:0] icmp_ln187_5_reg_1864_pp0_iter4_reg;
wire   [0:0] icmp_ln187_6_fu_832_p2;
reg   [0:0] icmp_ln187_6_reg_1869;
reg   [0:0] icmp_ln187_6_reg_1869_pp0_iter2_reg;
reg   [0:0] icmp_ln187_6_reg_1869_pp0_iter3_reg;
reg   [0:0] icmp_ln187_6_reg_1869_pp0_iter4_reg;
wire   [0:0] icmp_ln187_7_fu_837_p2;
reg   [0:0] icmp_ln187_7_reg_1874;
reg   [0:0] icmp_ln187_7_reg_1874_pp0_iter2_reg;
reg   [0:0] icmp_ln187_7_reg_1874_pp0_iter3_reg;
reg   [0:0] icmp_ln187_7_reg_1874_pp0_iter4_reg;
reg   [0:0] icmp_ln187_7_reg_1874_pp0_iter5_reg;
wire   [0:0] icmp_ln187_8_fu_842_p2;
reg   [0:0] icmp_ln187_8_reg_1879;
reg   [0:0] icmp_ln187_8_reg_1879_pp0_iter2_reg;
reg   [0:0] icmp_ln187_8_reg_1879_pp0_iter3_reg;
reg   [0:0] icmp_ln187_8_reg_1879_pp0_iter4_reg;
reg   [0:0] icmp_ln187_8_reg_1879_pp0_iter5_reg;
wire   [0:0] select_ln141_1_fu_1010_p3;
reg   [0:0] select_ln141_1_reg_1884;
wire   [0:0] select_ln141_2_fu_1029_p3;
reg   [0:0] select_ln141_2_reg_1890;
wire   [0:0] select_ln141_3_fu_1048_p3;
reg   [0:0] select_ln141_3_reg_1896;
reg   [0:0] select_ln141_3_reg_1896_pp0_iter3_reg;
wire   [0:0] select_ln141_4_fu_1067_p3;
reg   [0:0] select_ln141_4_reg_1902;
reg   [0:0] select_ln141_4_reg_1902_pp0_iter3_reg;
wire   [0:0] select_ln141_5_fu_1074_p3;
reg   [0:0] select_ln141_5_reg_1908;
reg   [0:0] select_ln141_5_reg_1908_pp0_iter3_reg;
reg   [0:0] select_ln141_5_reg_1908_pp0_iter4_reg;
wire   [0:0] select_ln141_6_fu_1081_p3;
reg   [0:0] select_ln141_6_reg_1914;
reg   [0:0] select_ln141_6_reg_1914_pp0_iter3_reg;
reg   [0:0] select_ln141_6_reg_1914_pp0_iter4_reg;
wire   [0:0] select_ln141_7_fu_1088_p3;
reg   [0:0] select_ln141_7_reg_1920;
reg   [0:0] select_ln141_7_reg_1920_pp0_iter3_reg;
reg   [0:0] select_ln141_7_reg_1920_pp0_iter4_reg;
reg   [0:0] select_ln141_7_reg_1920_pp0_iter5_reg;
wire   [0:0] select_ln141_8_fu_1095_p3;
reg   [0:0] select_ln141_8_reg_1926;
reg   [0:0] select_ln141_8_reg_1926_pp0_iter3_reg;
reg   [0:0] select_ln141_8_reg_1926_pp0_iter4_reg;
reg   [0:0] select_ln141_8_reg_1926_pp0_iter5_reg;
wire   [0:0] select_ln141_9_fu_1114_p3;
reg   [0:0] select_ln141_9_reg_1932;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter3_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter4_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter5_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter6_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter7_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter8_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter9_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter10_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter11_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter12_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter13_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter14_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter15_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter16_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter17_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter18_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter19_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter20_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter21_reg;
reg   [0:0] select_ln141_9_reg_1932_pp0_iter22_reg;
wire   [0:0] xor_ln141_fu_1128_p2;
reg   [0:0] xor_ln141_reg_1938;
wire   [1:0] select_ln141_11_fu_1142_p3;
reg   [1:0] select_ln141_11_reg_1944;
wire   [0:0] count_fu_1180_p2;
reg   [0:0] count_reg_1964;
wire   [1:0] total_3_fu_1255_p3;
reg   [1:0] total_3_reg_1969;
wire   [2:0] count_10_fu_1279_p3;
reg   [2:0] count_10_reg_1974;
wire   [2:0] count_15_fu_1338_p3;
reg   [2:0] count_15_reg_1981;
wire   [2:0] total_8_fu_1352_p2;
reg   [2:0] total_8_reg_1988;
wire   [3:0] count_21_fu_1401_p3;
reg   [3:0] count_21_reg_1993;
wire   [3:0] total_12_fu_1421_p3;
reg   [3:0] total_12_reg_2000;
wire   [3:0] count_27_fu_1463_p3;
reg   [3:0] count_27_reg_2006;
reg   [3:0] count_27_reg_2006_pp0_iter7_reg;
reg   [3:0] count_27_reg_2006_pp0_iter8_reg;
reg   [3:0] count_27_reg_2006_pp0_iter9_reg;
reg   [3:0] count_27_reg_2006_pp0_iter10_reg;
reg   [3:0] count_27_reg_2006_pp0_iter11_reg;
reg   [3:0] count_27_reg_2006_pp0_iter12_reg;
reg   [3:0] count_27_reg_2006_pp0_iter13_reg;
reg   [3:0] count_27_reg_2006_pp0_iter14_reg;
reg   [3:0] count_27_reg_2006_pp0_iter15_reg;
reg   [3:0] count_27_reg_2006_pp0_iter16_reg;
reg   [3:0] count_27_reg_2006_pp0_iter17_reg;
reg   [3:0] count_27_reg_2006_pp0_iter18_reg;
reg   [3:0] count_27_reg_2006_pp0_iter19_reg;
reg   [3:0] count_27_reg_2006_pp0_iter20_reg;
reg   [3:0] count_27_reg_2006_pp0_iter21_reg;
reg   [3:0] count_27_reg_2006_pp0_iter22_reg;
wire   [3:0] total_14_fu_1470_p3;
reg   [3:0] total_14_reg_2013;
reg   [3:0] total_14_reg_2013_pp0_iter7_reg;
reg   [3:0] total_14_reg_2013_pp0_iter8_reg;
reg   [3:0] total_14_reg_2013_pp0_iter9_reg;
reg   [3:0] total_14_reg_2013_pp0_iter10_reg;
reg   [3:0] total_14_reg_2013_pp0_iter11_reg;
reg   [3:0] total_14_reg_2013_pp0_iter12_reg;
reg   [3:0] total_14_reg_2013_pp0_iter13_reg;
reg   [3:0] total_14_reg_2013_pp0_iter14_reg;
reg   [3:0] total_14_reg_2013_pp0_iter15_reg;
reg   [3:0] total_14_reg_2013_pp0_iter16_reg;
reg   [3:0] total_14_reg_2013_pp0_iter17_reg;
reg   [3:0] total_14_reg_2013_pp0_iter18_reg;
reg   [3:0] total_14_reg_2013_pp0_iter19_reg;
reg   [3:0] total_14_reg_2013_pp0_iter20_reg;
reg   [3:0] total_14_reg_2013_pp0_iter21_reg;
reg   [3:0] total_14_reg_2013_pp0_iter22_reg;
wire  signed [16:0] sext_ln158_fu_1476_p1;
wire   [16:0] tmp_2_fu_1484_p2;
reg   [16:0] tmp_2_reg_2024;
wire   [16:0] tmp_1_fu_1494_p2;
reg   [16:0] tmp_1_reg_2029;
wire   [7:0] h_neighbor_10_fu_1538_p3;
reg   [7:0] h_neighbor_10_reg_2034;
wire   [0:0] icmp_ln187_9_fu_1546_p2;
reg   [0:0] icmp_ln187_9_reg_2039;
wire   [3:0] count_28_fu_1551_p2;
reg   [3:0] count_28_reg_2044;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [16:0] ap_phi_mux_tmp_3_phi_fu_435_p8;
wire   [16:0] ap_phi_reg_pp0_iter0_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter1_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter2_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter3_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter4_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter5_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter6_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter7_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter8_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter9_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter10_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter11_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter12_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter13_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter14_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter15_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter16_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter17_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter18_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter19_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter20_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter21_tmp_3_reg_431;
reg   [16:0] ap_phi_reg_pp0_iter22_tmp_3_reg_431;
wire   [63:0] zext_ln143_fu_493_p1;
reg   [8:0] x_fu_190;
wire   [8:0] add_ln143_fu_587_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_x_load;
reg   [7:0] y_1_fu_194;
wire   [7:0] select_ln141_12_fu_1149_p3;
reg    ap_loop_init_pp0_iter1_reg;
reg    ap_loop_init_pp0_iter2_reg;
reg   [7:0] ap_sig_allocacmp_y_3;
reg   [16:0] indvar_flatten_fu_198;
wire   [16:0] add_ln141_fu_470_p2;
reg   [16:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] select_ln141_fu_485_p3;
wire   [0:0] icmp_ln9_fu_535_p2;
wire   [0:0] xor_ln9_fu_541_p2;
wire   [0:0] icmp_ln17_fu_561_p2;
wire   [0:0] xor_ln17_fu_567_p2;
wire   [0:0] xor_ln18_fu_608_p2;
wire   [7:0] max_3_fu_603_p3;
wire   [7:0] min_3_fu_613_p3;
wire   [8:0] zext_ln161_fu_644_p1;
wire   [8:0] zext_ln161_1_fu_641_p1;
wire   [8:0] sub_ln161_fu_647_p2;
wire   [14:0] shl_ln_fu_653_p3;
wire   [10:0] shl_ln161_1_fu_665_p3;
wire  signed [15:0] sext_ln161_fu_661_p1;
wire  signed [15:0] sext_ln161_1_fu_673_p1;
wire   [6:0] lshr_ln_fu_631_p4;
wire   [15:0] sub_ln161_1_fu_677_p2;
wire   [15:0] zext_ln161_2_fu_683_p1;
wire   [8:0] zext_ln163_fu_701_p1;
wire   [8:0] zext_ln163_1_fu_698_p1;
wire   [8:0] sub_ln163_fu_704_p2;
wire   [14:0] shl_ln2_fu_710_p3;
wire   [10:0] shl_ln163_1_fu_722_p3;
wire  signed [15:0] sext_ln163_fu_718_p1;
wire  signed [15:0] sext_ln163_1_fu_730_p1;
wire   [15:0] sub_ln163_1_fu_734_p2;
wire   [15:0] zext_ln163_2_fu_740_p1;
wire   [8:0] zext_ln162_1_fu_753_p1;
wire   [8:0] zext_ln162_fu_750_p1;
wire   [8:0] sub_ln162_fu_756_p2;
wire   [14:0] shl_ln1_fu_762_p3;
wire   [10:0] shl_ln162_1_fu_774_p3;
wire  signed [15:0] sext_ln162_fu_770_p1;
wire  signed [15:0] sext_ln162_1_fu_782_p1;
wire   [15:0] sub_ln162_1_fu_786_p2;
wire   [15:0] zext_ln162_2_fu_792_p1;
wire   [8:0] zext_ln141_fu_850_p1;
wire   [8:0] yy_fu_854_p2;
wire   [8:0] yy_1_fu_866_p2;
wire   [8:0] yy_2_fu_878_p2;
wire   [8:0] yy_3_fu_890_p2;
wire   [8:0] yy_4_fu_902_p2;
wire   [7:0] y_fu_914_p2;
wire   [7:0] yy_7_fu_926_p2;
wire   [7:0] yy_8_fu_938_p2;
wire   [7:0] yy_9_fu_950_p2;
wire   [7:0] yy_10_fu_962_p2;
wire   [0:0] empty_53_fu_860_p2;
wire   [8:0] zext_ln141_1_fu_982_p1;
wire   [8:0] yy_mid1_fu_986_p2;
wire   [8:0] yy_1_mid1_fu_998_p2;
wire   [0:0] p_mid111_fu_1004_p2;
wire   [0:0] empty_54_fu_872_p2;
wire   [8:0] yy_2_mid1_fu_1017_p2;
wire   [0:0] p_mid113_fu_1023_p2;
wire   [0:0] empty_55_fu_884_p2;
wire   [8:0] yy_3_mid1_fu_1036_p2;
wire   [0:0] p_mid115_fu_1042_p2;
wire   [0:0] empty_56_fu_896_p2;
wire   [8:0] yy_4_mid1_fu_1055_p2;
wire   [0:0] p_mid117_fu_1061_p2;
wire   [0:0] empty_57_fu_908_p2;
wire   [0:0] empty_59_fu_932_p2;
wire   [0:0] empty_58_fu_920_p2;
wire   [0:0] empty_60_fu_944_p2;
wire   [0:0] empty_61_fu_956_p2;
wire   [0:0] empty_62_fu_968_p2;
wire   [7:0] yy_10_mid1_fu_1102_p2;
wire   [0:0] p_mid127_fu_1108_p2;
wire   [0:0] p_mid1_fu_992_p2;
wire   [0:0] select_ln141_10_fu_1121_p3;
wire   [1:0] total_1_mid1_fu_1134_p3;
wire   [1:0] total_fu_974_p3;
wire   [8:0] grp_fu_1159_p1;
wire   [8:0] grp_fu_1167_p1;
wire   [8:0] grp_fu_1175_p1;
wire   [0:0] count_1_fu_1193_p2;
wire   [1:0] count_2_fu_1201_p3;
wire   [1:0] zext_ln178_fu_1197_p1;
wire   [1:0] count_3_fu_1209_p3;
wire   [1:0] zext_ln141_2_fu_1190_p1;
wire   [1:0] total_1_fu_1223_p3;
wire   [1:0] count_4_fu_1216_p3;
wire   [1:0] count_5_fu_1235_p2;
wire   [1:0] count_6_fu_1241_p3;
wire   [1:0] total_2_fu_1229_p2;
wire   [1:0] count_7_fu_1248_p3;
wire   [2:0] zext_ln178_2_fu_1262_p1;
wire   [2:0] count_8_fu_1266_p2;
wire   [2:0] count_9_fu_1272_p3;
wire   [2:0] zext_ln178_1_fu_1286_p1;
wire   [2:0] total_4_fu_1289_p2;
wire   [2:0] total_5_fu_1295_p3;
wire   [2:0] count_11_fu_1308_p2;
wire   [2:0] count_12_fu_1313_p3;
wire   [2:0] total_6_fu_1302_p2;
wire   [2:0] count_13_fu_1319_p3;
wire   [2:0] count_14_fu_1332_p2;
wire   [2:0] total_7_fu_1325_p3;
wire   [2:0] total_11_v_cast_cast_fu_1345_p3;
wire   [2:0] count_16_fu_1358_p2;
wire   [2:0] count_17_fu_1363_p3;
wire   [2:0] count_18_fu_1369_p3;
wire   [3:0] zext_ln178_3_fu_1375_p1;
wire   [3:0] zext_ln178_4_fu_1378_p1;
wire   [3:0] count_19_fu_1388_p2;
wire   [3:0] count_20_fu_1394_p3;
wire   [3:0] total_9_fu_1382_p2;
wire   [3:0] total_10_fu_1408_p3;
wire   [3:0] total_11_fu_1415_p2;
wire   [3:0] count_22_fu_1428_p2;
wire   [3:0] count_23_fu_1433_p3;
wire   [3:0] count_24_fu_1439_p3;
wire   [3:0] count_25_fu_1450_p2;
wire   [3:0] count_26_fu_1456_p3;
wire   [3:0] total_13_fu_1445_p2;
wire   [15:0] grp_fu_1159_p2;
wire   [15:0] grp_fu_1167_p2;
wire  signed [16:0] sext_ln163_2_fu_1480_p1;
wire   [15:0] grp_fu_1175_p2;
wire  signed [16:0] sext_ln162_2_fu_1490_p1;
wire   [8:0] trunc_ln158_fu_1500_p1;
wire   [8:0] add_ln165_fu_1512_p2;
wire   [0:0] tmp_6_fu_1504_p3;
wire   [7:0] tmp_4_fu_1518_p4;
wire   [7:0] tmp_5_fu_1528_p4;
wire   [3:0] count_29_fu_1561_p3;
wire   [3:0] count_30_fu_1566_p3;
wire   [4:0] shl_ln191_1_fu_1580_p3;
wire   [6:0] shl_ln3_fu_1572_p3;
wire   [6:0] zext_ln191_fu_1588_p1;
wire   [3:0] total_15_fu_1556_p2;
wire   [3:0] empty_63_fu_1598_p3;
wire   [6:0] add_ln191_fu_1592_p2;
wire   [6:0] shl_ln191_2_fu_1604_p3;
wire   [0:0] icmp_ln191_fu_1612_p2;
wire   [7:0] out_px_r_1_fu_1625_p3;
wire   [7:0] out_px_g_1_fu_1618_p3;
wire   [7:0] out_px_b_1_fu_1632_p3;
reg    grp_fu_1159_ce;
reg    grp_fu_1167_ce;
reg    grp_fu_1175_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [23:0] output_stream_TDATA_int_regslice;
reg    output_stream_TVALID_int_regslice;
wire    output_stream_TREADY_int_regslice;
wire    regslice_both_output_stream_V_data_V_U_vld_out;
wire    regslice_both_output_stream_V_keep_V_U_apdone_blk;
wire    regslice_both_output_stream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_keep_V_U_vld_out;
wire    regslice_both_output_stream_V_strb_V_U_apdone_blk;
wire    regslice_both_output_stream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_strb_V_U_vld_out;
wire    regslice_both_output_stream_V_user_V_U_apdone_blk;
wire    regslice_both_output_stream_V_user_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_user_V_U_vld_out;
wire    regslice_both_output_stream_V_last_V_U_apdone_blk;
wire    regslice_both_output_stream_V_last_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_last_V_U_vld_out;
wire    regslice_both_output_stream_V_id_V_U_apdone_blk;
wire    regslice_both_output_stream_V_id_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_id_V_U_vld_out;
wire    regslice_both_output_stream_V_dest_V_U_apdone_blk;
wire    regslice_both_output_stream_V_dest_V_U_ack_in_dummy;
wire    regslice_both_output_stream_V_dest_V_U_vld_out;
wire    regslice_both_input_stream_V_data_V_U_apdone_blk;
wire   [23:0] input_stream_TDATA_int_regslice;
wire    input_stream_TVALID_int_regslice;
reg    input_stream_TREADY_int_regslice;
wire    regslice_both_input_stream_V_data_V_U_ack_in;
wire    regslice_both_input_stream_V_keep_V_U_apdone_blk;
wire   [2:0] input_stream_TKEEP_int_regslice;
wire    regslice_both_input_stream_V_keep_V_U_vld_out;
wire    regslice_both_input_stream_V_keep_V_U_ack_in;
wire    regslice_both_input_stream_V_strb_V_U_apdone_blk;
wire   [2:0] input_stream_TSTRB_int_regslice;
wire    regslice_both_input_stream_V_strb_V_U_vld_out;
wire    regslice_both_input_stream_V_strb_V_U_ack_in;
wire    regslice_both_input_stream_V_user_V_U_apdone_blk;
wire   [0:0] input_stream_TUSER_int_regslice;
wire    regslice_both_input_stream_V_user_V_U_vld_out;
wire    regslice_both_input_stream_V_user_V_U_ack_in;
wire    regslice_both_input_stream_V_last_V_U_apdone_blk;
wire   [0:0] input_stream_TLAST_int_regslice;
wire    regslice_both_input_stream_V_last_V_U_vld_out;
wire    regslice_both_input_stream_V_last_V_U_ack_in;
wire    regslice_both_input_stream_V_id_V_U_apdone_blk;
wire   [0:0] input_stream_TID_int_regslice;
wire    regslice_both_input_stream_V_id_V_U_vld_out;
wire    regslice_both_input_stream_V_id_V_U_ack_in;
wire    regslice_both_input_stream_V_dest_V_U_apdone_blk;
wire   [0:0] input_stream_TDEST_int_regslice;
wire    regslice_both_input_stream_V_dest_V_U_vld_out;
wire    regslice_both_input_stream_V_dest_V_U_ack_in;
wire   [15:0] grp_fu_1159_p10;
wire   [15:0] grp_fu_1167_p10;
wire   [15:0] grp_fu_1175_p10;
reg    ap_condition_1004;
reg    ap_condition_897;
reg    ap_condition_934;
reg    ap_condition_930;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_done_reg = 1'b0;
end

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linebkb #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr_reg_1750),
    .ce0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_q1),
    .q0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_q0)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr_reg_1755),
    .ce0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr_reg_1761),
    .ce0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr_reg_1767),
    .ce0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr_reg_1773),
    .ce0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr_reg_1779),
    .ce0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr_reg_1785),
    .ce0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr_reg_1791),
    .ce0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_we0),
    .d0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr_reg_1797),
    .ce0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce0),
    .we0(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_we0),
    .d0(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1),
    .address1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_address1),
    .ce1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce1),
    .q1(BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_q1)
);

BackGrRemovalStream_Loop_row_loop_proc1_BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_linecud #(
    .DataWidth( 8 ),
    .AddressRange( 320 ),
    .AddressWidth( 9 ))
p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter22_reg),
    .ce0(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0),
    .we0(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0),
    .d0(h_neighbor_10_reg_2034),
    .address1(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_address1),
    .ce1(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1),
    .q1(p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1)
);

BackGrRemovalStream_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln161_reg_1820),
    .din1(grp_fu_1159_p1),
    .ce(grp_fu_1159_ce),
    .dout(grp_fu_1159_p2)
);

BackGrRemovalStream_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln163_reg_1829),
    .din1(grp_fu_1167_p1),
    .ce(grp_fu_1167_ce),
    .dout(grp_fu_1167_p2)
);

BackGrRemovalStream_sdiv_16ns_9ns_16_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
sdiv_16ns_9ns_16_20_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln162_reg_1834),
    .din1(grp_fu_1175_p1),
    .ce(grp_fu_1175_ce),
    .dout(grp_fu_1175_p2)
);

BackGrRemovalStream_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 24 ))
regslice_both_output_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(output_stream_TDATA_int_regslice),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(output_stream_TREADY_int_regslice),
    .data_out(output_stream_TDATA),
    .vld_out(regslice_both_output_stream_V_data_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_data_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 3 ))
regslice_both_output_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(3'd7),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_keep_V_U_ack_in_dummy),
    .data_out(output_stream_TKEEP),
    .vld_out(regslice_both_output_stream_V_keep_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_keep_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 3 ))
regslice_both_output_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(3'd7),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_strb_V_U_ack_in_dummy),
    .data_out(output_stream_TSTRB),
    .vld_out(regslice_both_output_stream_V_strb_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_strb_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(1'd0),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_user_V_U_ack_in_dummy),
    .data_out(output_stream_TUSER),
    .vld_out(regslice_both_output_stream_V_user_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_user_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(1'd0),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_last_V_U_ack_in_dummy),
    .data_out(output_stream_TLAST),
    .vld_out(regslice_both_output_stream_V_last_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_last_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_stream_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(1'd0),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_id_V_U_ack_in_dummy),
    .data_out(output_stream_TID),
    .vld_out(regslice_both_output_stream_V_id_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_id_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_output_stream_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(1'd0),
    .vld_in(output_stream_TVALID_int_regslice),
    .ack_in(regslice_both_output_stream_V_dest_V_U_ack_in_dummy),
    .data_out(output_stream_TDEST),
    .vld_out(regslice_both_output_stream_V_dest_V_U_vld_out),
    .ack_out(output_stream_TREADY),
    .apdone_blk(regslice_both_output_stream_V_dest_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 24 ))
regslice_both_input_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TDATA),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_data_V_U_ack_in),
    .data_out(input_stream_TDATA_int_regslice),
    .vld_out(input_stream_TVALID_int_regslice),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_data_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 3 ))
regslice_both_input_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TKEEP),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_keep_V_U_ack_in),
    .data_out(input_stream_TKEEP_int_regslice),
    .vld_out(regslice_both_input_stream_V_keep_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_keep_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 3 ))
regslice_both_input_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TSTRB),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_strb_V_U_ack_in),
    .data_out(input_stream_TSTRB_int_regslice),
    .vld_out(regslice_both_input_stream_V_strb_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_strb_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TUSER),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_user_V_U_ack_in),
    .data_out(input_stream_TUSER_int_regslice),
    .vld_out(regslice_both_input_stream_V_user_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_user_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TLAST),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_last_V_U_ack_in),
    .data_out(input_stream_TLAST_int_regslice),
    .vld_out(regslice_both_input_stream_V_last_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_last_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_stream_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TID),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_id_V_U_ack_in),
    .data_out(input_stream_TID_int_regslice),
    .vld_out(regslice_both_input_stream_V_id_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_id_V_U_apdone_blk)
);

BackGrRemovalStream_regslice_both #(
    .DataWidth( 1 ))
regslice_both_input_stream_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(input_stream_TDEST),
    .vld_in(input_stream_TVALID),
    .ack_in(regslice_both_input_stream_V_dest_V_U_ack_in),
    .data_out(input_stream_TDEST_int_regslice),
    .vld_out(regslice_both_input_stream_V_dest_V_U_vld_out),
    .ack_out(input_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_input_stream_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter23_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_897)) begin
            ap_phi_reg_pp0_iter22_tmp_3_reg_431 <= sext_ln158_fu_1476_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter22_tmp_3_reg_431 <= ap_phi_reg_pp0_iter21_tmp_3_reg_431;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_934)) begin
        if (((icmp_ln160_fu_625_p2 == 1'd1) & (icmp_ln141_reg_1686 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_tmp_3_reg_431 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_3_reg_431 <= ap_phi_reg_pp0_iter1_tmp_3_reg_431;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_930)) begin
        if ((icmp_ln141_fu_464_p2 == 1'd0)) begin
            indvar_flatten_fu_198 <= add_ln141_fu_470_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_198 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_930)) begin
        if ((icmp_ln141_fu_464_p2 == 1'd0)) begin
            x_fu_190 <= add_ln143_fu_587_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_190 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((icmp_ln141_reg_1686_pp0_iter1_reg == 1'd0)) begin
            y_1_fu_194 <= select_ln141_12_fu_1149_p3;
        end else if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
            y_1_fu_194 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_464_p2 == 1'd0))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_addr_reg_1791 <= zext_ln143_fu_493_p1;
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_addr_reg_1785 <= zext_ln143_fu_493_p1;
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_addr_reg_1779 <= zext_ln143_fu_493_p1;
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_addr_reg_1773 <= zext_ln143_fu_493_p1;
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_addr_reg_1767 <= zext_ln143_fu_493_p1;
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_addr_reg_1761 <= zext_ln143_fu_493_p1;
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_addr_reg_1755 <= zext_ln143_fu_493_p1;
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_addr_reg_1750 <= zext_ln143_fu_493_p1;
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_addr_reg_1797 <= zext_ln143_fu_493_p1;
        icmp_ln10_reg_1735 <= icmp_ln10_fu_555_p2;
        icmp_ln143_reg_1690 <= icmp_ln143_fu_479_p2;
        icmp_ln18_reg_1745 <= icmp_ln18_fu_581_p2;
        max_1_reg_1730 <= max_1_fu_547_p3;
        min_1_reg_1740 <= min_1_fu_573_p3;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803 <= zext_ln143_fu_493_p1;
        px_b_reg_1723 <= px_b_fu_531_p1;
        px_g_reg_1715 <= {{input_stream_TDATA_int_regslice[15:8]}};
        px_r_reg_1706 <= {{input_stream_TDATA_int_regslice[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_625_p2 == 1'd0) & (icmp_ln10_reg_1735 == 1'd0) & (icmp_ln141_reg_1686 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln161_reg_1820 <= add_ln161_fu_687_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln162_fu_693_p2 == 1'd1) & (icmp_ln160_fu_625_p2 == 1'd0) & (icmp_ln10_reg_1735 == 1'd1) & (icmp_ln141_reg_1686 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln162_reg_1834 <= add_ln162_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln162_fu_693_p2 == 1'd0) & (icmp_ln160_fu_625_p2 == 1'd0) & (icmp_ln10_reg_1735 == 1'd1) & (icmp_ln141_reg_1686 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln163_reg_1829 <= add_ln163_fu_744_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        count_10_reg_1974 <= count_10_fu_1279_p3;
        count_15_reg_1981 <= count_15_fu_1338_p3;
        count_21_reg_1993 <= count_21_fu_1401_p3;
        count_27_reg_2006 <= count_27_fu_1463_p3;
        count_27_reg_2006_pp0_iter10_reg <= count_27_reg_2006_pp0_iter9_reg;
        count_27_reg_2006_pp0_iter11_reg <= count_27_reg_2006_pp0_iter10_reg;
        count_27_reg_2006_pp0_iter12_reg <= count_27_reg_2006_pp0_iter11_reg;
        count_27_reg_2006_pp0_iter13_reg <= count_27_reg_2006_pp0_iter12_reg;
        count_27_reg_2006_pp0_iter14_reg <= count_27_reg_2006_pp0_iter13_reg;
        count_27_reg_2006_pp0_iter15_reg <= count_27_reg_2006_pp0_iter14_reg;
        count_27_reg_2006_pp0_iter16_reg <= count_27_reg_2006_pp0_iter15_reg;
        count_27_reg_2006_pp0_iter17_reg <= count_27_reg_2006_pp0_iter16_reg;
        count_27_reg_2006_pp0_iter18_reg <= count_27_reg_2006_pp0_iter17_reg;
        count_27_reg_2006_pp0_iter19_reg <= count_27_reg_2006_pp0_iter18_reg;
        count_27_reg_2006_pp0_iter20_reg <= count_27_reg_2006_pp0_iter19_reg;
        count_27_reg_2006_pp0_iter21_reg <= count_27_reg_2006_pp0_iter20_reg;
        count_27_reg_2006_pp0_iter22_reg <= count_27_reg_2006_pp0_iter21_reg;
        count_27_reg_2006_pp0_iter7_reg <= count_27_reg_2006;
        count_27_reg_2006_pp0_iter8_reg <= count_27_reg_2006_pp0_iter7_reg;
        count_27_reg_2006_pp0_iter9_reg <= count_27_reg_2006_pp0_iter8_reg;
        h_neighbor_10_reg_2034 <= h_neighbor_10_fu_1538_p3;
        icmp_ln10_reg_1735_pp0_iter10_reg <= icmp_ln10_reg_1735_pp0_iter9_reg;
        icmp_ln10_reg_1735_pp0_iter11_reg <= icmp_ln10_reg_1735_pp0_iter10_reg;
        icmp_ln10_reg_1735_pp0_iter12_reg <= icmp_ln10_reg_1735_pp0_iter11_reg;
        icmp_ln10_reg_1735_pp0_iter13_reg <= icmp_ln10_reg_1735_pp0_iter12_reg;
        icmp_ln10_reg_1735_pp0_iter14_reg <= icmp_ln10_reg_1735_pp0_iter13_reg;
        icmp_ln10_reg_1735_pp0_iter15_reg <= icmp_ln10_reg_1735_pp0_iter14_reg;
        icmp_ln10_reg_1735_pp0_iter16_reg <= icmp_ln10_reg_1735_pp0_iter15_reg;
        icmp_ln10_reg_1735_pp0_iter17_reg <= icmp_ln10_reg_1735_pp0_iter16_reg;
        icmp_ln10_reg_1735_pp0_iter18_reg <= icmp_ln10_reg_1735_pp0_iter17_reg;
        icmp_ln10_reg_1735_pp0_iter19_reg <= icmp_ln10_reg_1735_pp0_iter18_reg;
        icmp_ln10_reg_1735_pp0_iter20_reg <= icmp_ln10_reg_1735_pp0_iter19_reg;
        icmp_ln10_reg_1735_pp0_iter21_reg <= icmp_ln10_reg_1735_pp0_iter20_reg;
        icmp_ln10_reg_1735_pp0_iter2_reg <= icmp_ln10_reg_1735_pp0_iter1_reg;
        icmp_ln10_reg_1735_pp0_iter3_reg <= icmp_ln10_reg_1735_pp0_iter2_reg;
        icmp_ln10_reg_1735_pp0_iter4_reg <= icmp_ln10_reg_1735_pp0_iter3_reg;
        icmp_ln10_reg_1735_pp0_iter5_reg <= icmp_ln10_reg_1735_pp0_iter4_reg;
        icmp_ln10_reg_1735_pp0_iter6_reg <= icmp_ln10_reg_1735_pp0_iter5_reg;
        icmp_ln10_reg_1735_pp0_iter7_reg <= icmp_ln10_reg_1735_pp0_iter6_reg;
        icmp_ln10_reg_1735_pp0_iter8_reg <= icmp_ln10_reg_1735_pp0_iter7_reg;
        icmp_ln10_reg_1735_pp0_iter9_reg <= icmp_ln10_reg_1735_pp0_iter8_reg;
        icmp_ln141_reg_1686_pp0_iter10_reg <= icmp_ln141_reg_1686_pp0_iter9_reg;
        icmp_ln141_reg_1686_pp0_iter11_reg <= icmp_ln141_reg_1686_pp0_iter10_reg;
        icmp_ln141_reg_1686_pp0_iter12_reg <= icmp_ln141_reg_1686_pp0_iter11_reg;
        icmp_ln141_reg_1686_pp0_iter13_reg <= icmp_ln141_reg_1686_pp0_iter12_reg;
        icmp_ln141_reg_1686_pp0_iter14_reg <= icmp_ln141_reg_1686_pp0_iter13_reg;
        icmp_ln141_reg_1686_pp0_iter15_reg <= icmp_ln141_reg_1686_pp0_iter14_reg;
        icmp_ln141_reg_1686_pp0_iter16_reg <= icmp_ln141_reg_1686_pp0_iter15_reg;
        icmp_ln141_reg_1686_pp0_iter17_reg <= icmp_ln141_reg_1686_pp0_iter16_reg;
        icmp_ln141_reg_1686_pp0_iter18_reg <= icmp_ln141_reg_1686_pp0_iter17_reg;
        icmp_ln141_reg_1686_pp0_iter19_reg <= icmp_ln141_reg_1686_pp0_iter18_reg;
        icmp_ln141_reg_1686_pp0_iter20_reg <= icmp_ln141_reg_1686_pp0_iter19_reg;
        icmp_ln141_reg_1686_pp0_iter21_reg <= icmp_ln141_reg_1686_pp0_iter20_reg;
        icmp_ln141_reg_1686_pp0_iter2_reg <= icmp_ln141_reg_1686_pp0_iter1_reg;
        icmp_ln141_reg_1686_pp0_iter3_reg <= icmp_ln141_reg_1686_pp0_iter2_reg;
        icmp_ln141_reg_1686_pp0_iter4_reg <= icmp_ln141_reg_1686_pp0_iter3_reg;
        icmp_ln141_reg_1686_pp0_iter5_reg <= icmp_ln141_reg_1686_pp0_iter4_reg;
        icmp_ln141_reg_1686_pp0_iter6_reg <= icmp_ln141_reg_1686_pp0_iter5_reg;
        icmp_ln141_reg_1686_pp0_iter7_reg <= icmp_ln141_reg_1686_pp0_iter6_reg;
        icmp_ln141_reg_1686_pp0_iter8_reg <= icmp_ln141_reg_1686_pp0_iter7_reg;
        icmp_ln141_reg_1686_pp0_iter9_reg <= icmp_ln141_reg_1686_pp0_iter8_reg;
        icmp_ln160_reg_1816_pp0_iter10_reg <= icmp_ln160_reg_1816_pp0_iter9_reg;
        icmp_ln160_reg_1816_pp0_iter11_reg <= icmp_ln160_reg_1816_pp0_iter10_reg;
        icmp_ln160_reg_1816_pp0_iter12_reg <= icmp_ln160_reg_1816_pp0_iter11_reg;
        icmp_ln160_reg_1816_pp0_iter13_reg <= icmp_ln160_reg_1816_pp0_iter12_reg;
        icmp_ln160_reg_1816_pp0_iter14_reg <= icmp_ln160_reg_1816_pp0_iter13_reg;
        icmp_ln160_reg_1816_pp0_iter15_reg <= icmp_ln160_reg_1816_pp0_iter14_reg;
        icmp_ln160_reg_1816_pp0_iter16_reg <= icmp_ln160_reg_1816_pp0_iter15_reg;
        icmp_ln160_reg_1816_pp0_iter17_reg <= icmp_ln160_reg_1816_pp0_iter16_reg;
        icmp_ln160_reg_1816_pp0_iter18_reg <= icmp_ln160_reg_1816_pp0_iter17_reg;
        icmp_ln160_reg_1816_pp0_iter19_reg <= icmp_ln160_reg_1816_pp0_iter18_reg;
        icmp_ln160_reg_1816_pp0_iter20_reg <= icmp_ln160_reg_1816_pp0_iter19_reg;
        icmp_ln160_reg_1816_pp0_iter21_reg <= icmp_ln160_reg_1816_pp0_iter20_reg;
        icmp_ln160_reg_1816_pp0_iter2_reg <= icmp_ln160_reg_1816;
        icmp_ln160_reg_1816_pp0_iter3_reg <= icmp_ln160_reg_1816_pp0_iter2_reg;
        icmp_ln160_reg_1816_pp0_iter4_reg <= icmp_ln160_reg_1816_pp0_iter3_reg;
        icmp_ln160_reg_1816_pp0_iter5_reg <= icmp_ln160_reg_1816_pp0_iter4_reg;
        icmp_ln160_reg_1816_pp0_iter6_reg <= icmp_ln160_reg_1816_pp0_iter5_reg;
        icmp_ln160_reg_1816_pp0_iter7_reg <= icmp_ln160_reg_1816_pp0_iter6_reg;
        icmp_ln160_reg_1816_pp0_iter8_reg <= icmp_ln160_reg_1816_pp0_iter7_reg;
        icmp_ln160_reg_1816_pp0_iter9_reg <= icmp_ln160_reg_1816_pp0_iter8_reg;
        icmp_ln162_reg_1825_pp0_iter10_reg <= icmp_ln162_reg_1825_pp0_iter9_reg;
        icmp_ln162_reg_1825_pp0_iter11_reg <= icmp_ln162_reg_1825_pp0_iter10_reg;
        icmp_ln162_reg_1825_pp0_iter12_reg <= icmp_ln162_reg_1825_pp0_iter11_reg;
        icmp_ln162_reg_1825_pp0_iter13_reg <= icmp_ln162_reg_1825_pp0_iter12_reg;
        icmp_ln162_reg_1825_pp0_iter14_reg <= icmp_ln162_reg_1825_pp0_iter13_reg;
        icmp_ln162_reg_1825_pp0_iter15_reg <= icmp_ln162_reg_1825_pp0_iter14_reg;
        icmp_ln162_reg_1825_pp0_iter16_reg <= icmp_ln162_reg_1825_pp0_iter15_reg;
        icmp_ln162_reg_1825_pp0_iter17_reg <= icmp_ln162_reg_1825_pp0_iter16_reg;
        icmp_ln162_reg_1825_pp0_iter18_reg <= icmp_ln162_reg_1825_pp0_iter17_reg;
        icmp_ln162_reg_1825_pp0_iter19_reg <= icmp_ln162_reg_1825_pp0_iter18_reg;
        icmp_ln162_reg_1825_pp0_iter20_reg <= icmp_ln162_reg_1825_pp0_iter19_reg;
        icmp_ln162_reg_1825_pp0_iter21_reg <= icmp_ln162_reg_1825_pp0_iter20_reg;
        icmp_ln162_reg_1825_pp0_iter2_reg <= icmp_ln162_reg_1825;
        icmp_ln162_reg_1825_pp0_iter3_reg <= icmp_ln162_reg_1825_pp0_iter2_reg;
        icmp_ln162_reg_1825_pp0_iter4_reg <= icmp_ln162_reg_1825_pp0_iter3_reg;
        icmp_ln162_reg_1825_pp0_iter5_reg <= icmp_ln162_reg_1825_pp0_iter4_reg;
        icmp_ln162_reg_1825_pp0_iter6_reg <= icmp_ln162_reg_1825_pp0_iter5_reg;
        icmp_ln162_reg_1825_pp0_iter7_reg <= icmp_ln162_reg_1825_pp0_iter6_reg;
        icmp_ln162_reg_1825_pp0_iter8_reg <= icmp_ln162_reg_1825_pp0_iter7_reg;
        icmp_ln162_reg_1825_pp0_iter9_reg <= icmp_ln162_reg_1825_pp0_iter8_reg;
        icmp_ln187_1_reg_1844_pp0_iter2_reg <= icmp_ln187_1_reg_1844;
        icmp_ln187_2_reg_1849_pp0_iter2_reg <= icmp_ln187_2_reg_1849;
        icmp_ln187_3_reg_1854_pp0_iter2_reg <= icmp_ln187_3_reg_1854;
        icmp_ln187_3_reg_1854_pp0_iter3_reg <= icmp_ln187_3_reg_1854_pp0_iter2_reg;
        icmp_ln187_4_reg_1859_pp0_iter2_reg <= icmp_ln187_4_reg_1859;
        icmp_ln187_4_reg_1859_pp0_iter3_reg <= icmp_ln187_4_reg_1859_pp0_iter2_reg;
        icmp_ln187_5_reg_1864_pp0_iter2_reg <= icmp_ln187_5_reg_1864;
        icmp_ln187_5_reg_1864_pp0_iter3_reg <= icmp_ln187_5_reg_1864_pp0_iter2_reg;
        icmp_ln187_5_reg_1864_pp0_iter4_reg <= icmp_ln187_5_reg_1864_pp0_iter3_reg;
        icmp_ln187_6_reg_1869_pp0_iter2_reg <= icmp_ln187_6_reg_1869;
        icmp_ln187_6_reg_1869_pp0_iter3_reg <= icmp_ln187_6_reg_1869_pp0_iter2_reg;
        icmp_ln187_6_reg_1869_pp0_iter4_reg <= icmp_ln187_6_reg_1869_pp0_iter3_reg;
        icmp_ln187_7_reg_1874_pp0_iter2_reg <= icmp_ln187_7_reg_1874;
        icmp_ln187_7_reg_1874_pp0_iter3_reg <= icmp_ln187_7_reg_1874_pp0_iter2_reg;
        icmp_ln187_7_reg_1874_pp0_iter4_reg <= icmp_ln187_7_reg_1874_pp0_iter3_reg;
        icmp_ln187_7_reg_1874_pp0_iter5_reg <= icmp_ln187_7_reg_1874_pp0_iter4_reg;
        icmp_ln187_8_reg_1879_pp0_iter2_reg <= icmp_ln187_8_reg_1879;
        icmp_ln187_8_reg_1879_pp0_iter3_reg <= icmp_ln187_8_reg_1879_pp0_iter2_reg;
        icmp_ln187_8_reg_1879_pp0_iter4_reg <= icmp_ln187_8_reg_1879_pp0_iter3_reg;
        icmp_ln187_8_reg_1879_pp0_iter5_reg <= icmp_ln187_8_reg_1879_pp0_iter4_reg;
        icmp_ln187_reg_1839_pp0_iter2_reg <= icmp_ln187_reg_1839;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter10_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter9_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter11_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter10_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter12_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter11_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter13_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter12_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter14_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter13_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter15_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter14_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter16_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter15_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter17_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter16_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter18_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter17_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter19_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter18_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter20_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter19_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter21_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter20_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter22_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter21_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter2_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter1_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter3_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter2_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter4_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter3_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter5_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter4_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter6_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter5_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter7_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter6_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter8_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter7_reg;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter9_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter8_reg;
        px_b_reg_1723_pp0_iter10_reg <= px_b_reg_1723_pp0_iter9_reg;
        px_b_reg_1723_pp0_iter11_reg <= px_b_reg_1723_pp0_iter10_reg;
        px_b_reg_1723_pp0_iter12_reg <= px_b_reg_1723_pp0_iter11_reg;
        px_b_reg_1723_pp0_iter13_reg <= px_b_reg_1723_pp0_iter12_reg;
        px_b_reg_1723_pp0_iter14_reg <= px_b_reg_1723_pp0_iter13_reg;
        px_b_reg_1723_pp0_iter15_reg <= px_b_reg_1723_pp0_iter14_reg;
        px_b_reg_1723_pp0_iter16_reg <= px_b_reg_1723_pp0_iter15_reg;
        px_b_reg_1723_pp0_iter17_reg <= px_b_reg_1723_pp0_iter16_reg;
        px_b_reg_1723_pp0_iter18_reg <= px_b_reg_1723_pp0_iter17_reg;
        px_b_reg_1723_pp0_iter19_reg <= px_b_reg_1723_pp0_iter18_reg;
        px_b_reg_1723_pp0_iter20_reg <= px_b_reg_1723_pp0_iter19_reg;
        px_b_reg_1723_pp0_iter21_reg <= px_b_reg_1723_pp0_iter20_reg;
        px_b_reg_1723_pp0_iter22_reg <= px_b_reg_1723_pp0_iter21_reg;
        px_b_reg_1723_pp0_iter2_reg <= px_b_reg_1723_pp0_iter1_reg;
        px_b_reg_1723_pp0_iter3_reg <= px_b_reg_1723_pp0_iter2_reg;
        px_b_reg_1723_pp0_iter4_reg <= px_b_reg_1723_pp0_iter3_reg;
        px_b_reg_1723_pp0_iter5_reg <= px_b_reg_1723_pp0_iter4_reg;
        px_b_reg_1723_pp0_iter6_reg <= px_b_reg_1723_pp0_iter5_reg;
        px_b_reg_1723_pp0_iter7_reg <= px_b_reg_1723_pp0_iter6_reg;
        px_b_reg_1723_pp0_iter8_reg <= px_b_reg_1723_pp0_iter7_reg;
        px_b_reg_1723_pp0_iter9_reg <= px_b_reg_1723_pp0_iter8_reg;
        px_g_reg_1715_pp0_iter10_reg <= px_g_reg_1715_pp0_iter9_reg;
        px_g_reg_1715_pp0_iter11_reg <= px_g_reg_1715_pp0_iter10_reg;
        px_g_reg_1715_pp0_iter12_reg <= px_g_reg_1715_pp0_iter11_reg;
        px_g_reg_1715_pp0_iter13_reg <= px_g_reg_1715_pp0_iter12_reg;
        px_g_reg_1715_pp0_iter14_reg <= px_g_reg_1715_pp0_iter13_reg;
        px_g_reg_1715_pp0_iter15_reg <= px_g_reg_1715_pp0_iter14_reg;
        px_g_reg_1715_pp0_iter16_reg <= px_g_reg_1715_pp0_iter15_reg;
        px_g_reg_1715_pp0_iter17_reg <= px_g_reg_1715_pp0_iter16_reg;
        px_g_reg_1715_pp0_iter18_reg <= px_g_reg_1715_pp0_iter17_reg;
        px_g_reg_1715_pp0_iter19_reg <= px_g_reg_1715_pp0_iter18_reg;
        px_g_reg_1715_pp0_iter20_reg <= px_g_reg_1715_pp0_iter19_reg;
        px_g_reg_1715_pp0_iter21_reg <= px_g_reg_1715_pp0_iter20_reg;
        px_g_reg_1715_pp0_iter22_reg <= px_g_reg_1715_pp0_iter21_reg;
        px_g_reg_1715_pp0_iter2_reg <= px_g_reg_1715_pp0_iter1_reg;
        px_g_reg_1715_pp0_iter3_reg <= px_g_reg_1715_pp0_iter2_reg;
        px_g_reg_1715_pp0_iter4_reg <= px_g_reg_1715_pp0_iter3_reg;
        px_g_reg_1715_pp0_iter5_reg <= px_g_reg_1715_pp0_iter4_reg;
        px_g_reg_1715_pp0_iter6_reg <= px_g_reg_1715_pp0_iter5_reg;
        px_g_reg_1715_pp0_iter7_reg <= px_g_reg_1715_pp0_iter6_reg;
        px_g_reg_1715_pp0_iter8_reg <= px_g_reg_1715_pp0_iter7_reg;
        px_g_reg_1715_pp0_iter9_reg <= px_g_reg_1715_pp0_iter8_reg;
        px_r_reg_1706_pp0_iter10_reg <= px_r_reg_1706_pp0_iter9_reg;
        px_r_reg_1706_pp0_iter11_reg <= px_r_reg_1706_pp0_iter10_reg;
        px_r_reg_1706_pp0_iter12_reg <= px_r_reg_1706_pp0_iter11_reg;
        px_r_reg_1706_pp0_iter13_reg <= px_r_reg_1706_pp0_iter12_reg;
        px_r_reg_1706_pp0_iter14_reg <= px_r_reg_1706_pp0_iter13_reg;
        px_r_reg_1706_pp0_iter15_reg <= px_r_reg_1706_pp0_iter14_reg;
        px_r_reg_1706_pp0_iter16_reg <= px_r_reg_1706_pp0_iter15_reg;
        px_r_reg_1706_pp0_iter17_reg <= px_r_reg_1706_pp0_iter16_reg;
        px_r_reg_1706_pp0_iter18_reg <= px_r_reg_1706_pp0_iter17_reg;
        px_r_reg_1706_pp0_iter19_reg <= px_r_reg_1706_pp0_iter18_reg;
        px_r_reg_1706_pp0_iter20_reg <= px_r_reg_1706_pp0_iter19_reg;
        px_r_reg_1706_pp0_iter21_reg <= px_r_reg_1706_pp0_iter20_reg;
        px_r_reg_1706_pp0_iter22_reg <= px_r_reg_1706_pp0_iter21_reg;
        px_r_reg_1706_pp0_iter2_reg <= px_r_reg_1706_pp0_iter1_reg;
        px_r_reg_1706_pp0_iter3_reg <= px_r_reg_1706_pp0_iter2_reg;
        px_r_reg_1706_pp0_iter4_reg <= px_r_reg_1706_pp0_iter3_reg;
        px_r_reg_1706_pp0_iter5_reg <= px_r_reg_1706_pp0_iter4_reg;
        px_r_reg_1706_pp0_iter6_reg <= px_r_reg_1706_pp0_iter5_reg;
        px_r_reg_1706_pp0_iter7_reg <= px_r_reg_1706_pp0_iter6_reg;
        px_r_reg_1706_pp0_iter8_reg <= px_r_reg_1706_pp0_iter7_reg;
        px_r_reg_1706_pp0_iter9_reg <= px_r_reg_1706_pp0_iter8_reg;
        select_ln141_3_reg_1896_pp0_iter3_reg <= select_ln141_3_reg_1896;
        select_ln141_4_reg_1902_pp0_iter3_reg <= select_ln141_4_reg_1902;
        select_ln141_5_reg_1908_pp0_iter3_reg <= select_ln141_5_reg_1908;
        select_ln141_5_reg_1908_pp0_iter4_reg <= select_ln141_5_reg_1908_pp0_iter3_reg;
        select_ln141_6_reg_1914_pp0_iter3_reg <= select_ln141_6_reg_1914;
        select_ln141_6_reg_1914_pp0_iter4_reg <= select_ln141_6_reg_1914_pp0_iter3_reg;
        select_ln141_7_reg_1920_pp0_iter3_reg <= select_ln141_7_reg_1920;
        select_ln141_7_reg_1920_pp0_iter4_reg <= select_ln141_7_reg_1920_pp0_iter3_reg;
        select_ln141_7_reg_1920_pp0_iter5_reg <= select_ln141_7_reg_1920_pp0_iter4_reg;
        select_ln141_8_reg_1926_pp0_iter3_reg <= select_ln141_8_reg_1926;
        select_ln141_8_reg_1926_pp0_iter4_reg <= select_ln141_8_reg_1926_pp0_iter3_reg;
        select_ln141_8_reg_1926_pp0_iter5_reg <= select_ln141_8_reg_1926_pp0_iter4_reg;
        select_ln141_9_reg_1932_pp0_iter10_reg <= select_ln141_9_reg_1932_pp0_iter9_reg;
        select_ln141_9_reg_1932_pp0_iter11_reg <= select_ln141_9_reg_1932_pp0_iter10_reg;
        select_ln141_9_reg_1932_pp0_iter12_reg <= select_ln141_9_reg_1932_pp0_iter11_reg;
        select_ln141_9_reg_1932_pp0_iter13_reg <= select_ln141_9_reg_1932_pp0_iter12_reg;
        select_ln141_9_reg_1932_pp0_iter14_reg <= select_ln141_9_reg_1932_pp0_iter13_reg;
        select_ln141_9_reg_1932_pp0_iter15_reg <= select_ln141_9_reg_1932_pp0_iter14_reg;
        select_ln141_9_reg_1932_pp0_iter16_reg <= select_ln141_9_reg_1932_pp0_iter15_reg;
        select_ln141_9_reg_1932_pp0_iter17_reg <= select_ln141_9_reg_1932_pp0_iter16_reg;
        select_ln141_9_reg_1932_pp0_iter18_reg <= select_ln141_9_reg_1932_pp0_iter17_reg;
        select_ln141_9_reg_1932_pp0_iter19_reg <= select_ln141_9_reg_1932_pp0_iter18_reg;
        select_ln141_9_reg_1932_pp0_iter20_reg <= select_ln141_9_reg_1932_pp0_iter19_reg;
        select_ln141_9_reg_1932_pp0_iter21_reg <= select_ln141_9_reg_1932_pp0_iter20_reg;
        select_ln141_9_reg_1932_pp0_iter22_reg <= select_ln141_9_reg_1932_pp0_iter21_reg;
        select_ln141_9_reg_1932_pp0_iter3_reg <= select_ln141_9_reg_1932;
        select_ln141_9_reg_1932_pp0_iter4_reg <= select_ln141_9_reg_1932_pp0_iter3_reg;
        select_ln141_9_reg_1932_pp0_iter5_reg <= select_ln141_9_reg_1932_pp0_iter4_reg;
        select_ln141_9_reg_1932_pp0_iter6_reg <= select_ln141_9_reg_1932_pp0_iter5_reg;
        select_ln141_9_reg_1932_pp0_iter7_reg <= select_ln141_9_reg_1932_pp0_iter6_reg;
        select_ln141_9_reg_1932_pp0_iter8_reg <= select_ln141_9_reg_1932_pp0_iter7_reg;
        select_ln141_9_reg_1932_pp0_iter9_reg <= select_ln141_9_reg_1932_pp0_iter8_reg;
        threshold_read_reg_1671_pp0_iter10_reg <= threshold_read_reg_1671_pp0_iter9_reg;
        threshold_read_reg_1671_pp0_iter11_reg <= threshold_read_reg_1671_pp0_iter10_reg;
        threshold_read_reg_1671_pp0_iter12_reg <= threshold_read_reg_1671_pp0_iter11_reg;
        threshold_read_reg_1671_pp0_iter13_reg <= threshold_read_reg_1671_pp0_iter12_reg;
        threshold_read_reg_1671_pp0_iter14_reg <= threshold_read_reg_1671_pp0_iter13_reg;
        threshold_read_reg_1671_pp0_iter15_reg <= threshold_read_reg_1671_pp0_iter14_reg;
        threshold_read_reg_1671_pp0_iter16_reg <= threshold_read_reg_1671_pp0_iter15_reg;
        threshold_read_reg_1671_pp0_iter17_reg <= threshold_read_reg_1671_pp0_iter16_reg;
        threshold_read_reg_1671_pp0_iter18_reg <= threshold_read_reg_1671_pp0_iter17_reg;
        threshold_read_reg_1671_pp0_iter19_reg <= threshold_read_reg_1671_pp0_iter18_reg;
        threshold_read_reg_1671_pp0_iter20_reg <= threshold_read_reg_1671_pp0_iter19_reg;
        threshold_read_reg_1671_pp0_iter21_reg <= threshold_read_reg_1671_pp0_iter20_reg;
        threshold_read_reg_1671_pp0_iter2_reg <= threshold_read_reg_1671_pp0_iter1_reg;
        threshold_read_reg_1671_pp0_iter3_reg <= threshold_read_reg_1671_pp0_iter2_reg;
        threshold_read_reg_1671_pp0_iter4_reg <= threshold_read_reg_1671_pp0_iter3_reg;
        threshold_read_reg_1671_pp0_iter5_reg <= threshold_read_reg_1671_pp0_iter4_reg;
        threshold_read_reg_1671_pp0_iter6_reg <= threshold_read_reg_1671_pp0_iter5_reg;
        threshold_read_reg_1671_pp0_iter7_reg <= threshold_read_reg_1671_pp0_iter6_reg;
        threshold_read_reg_1671_pp0_iter8_reg <= threshold_read_reg_1671_pp0_iter7_reg;
        threshold_read_reg_1671_pp0_iter9_reg <= threshold_read_reg_1671_pp0_iter8_reg;
        total_12_reg_2000 <= total_12_fu_1421_p3;
        total_14_reg_2013 <= total_14_fu_1470_p3;
        total_14_reg_2013_pp0_iter10_reg <= total_14_reg_2013_pp0_iter9_reg;
        total_14_reg_2013_pp0_iter11_reg <= total_14_reg_2013_pp0_iter10_reg;
        total_14_reg_2013_pp0_iter12_reg <= total_14_reg_2013_pp0_iter11_reg;
        total_14_reg_2013_pp0_iter13_reg <= total_14_reg_2013_pp0_iter12_reg;
        total_14_reg_2013_pp0_iter14_reg <= total_14_reg_2013_pp0_iter13_reg;
        total_14_reg_2013_pp0_iter15_reg <= total_14_reg_2013_pp0_iter14_reg;
        total_14_reg_2013_pp0_iter16_reg <= total_14_reg_2013_pp0_iter15_reg;
        total_14_reg_2013_pp0_iter17_reg <= total_14_reg_2013_pp0_iter16_reg;
        total_14_reg_2013_pp0_iter18_reg <= total_14_reg_2013_pp0_iter17_reg;
        total_14_reg_2013_pp0_iter19_reg <= total_14_reg_2013_pp0_iter18_reg;
        total_14_reg_2013_pp0_iter20_reg <= total_14_reg_2013_pp0_iter19_reg;
        total_14_reg_2013_pp0_iter21_reg <= total_14_reg_2013_pp0_iter20_reg;
        total_14_reg_2013_pp0_iter22_reg <= total_14_reg_2013_pp0_iter21_reg;
        total_14_reg_2013_pp0_iter7_reg <= total_14_reg_2013;
        total_14_reg_2013_pp0_iter8_reg <= total_14_reg_2013_pp0_iter7_reg;
        total_14_reg_2013_pp0_iter9_reg <= total_14_reg_2013_pp0_iter8_reg;
        total_3_reg_1969 <= total_3_fu_1255_p3;
        total_8_reg_1988 <= total_8_fu_1352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln10_reg_1735_pp0_iter1_reg <= icmp_ln10_reg_1735;
        icmp_ln141_reg_1686 <= icmp_ln141_fu_464_p2;
        icmp_ln141_reg_1686_pp0_iter1_reg <= icmp_ln141_reg_1686;
        icmp_ln143_reg_1690_pp0_iter1_reg <= icmp_ln143_reg_1690;
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803_pp0_iter1_reg <= p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_1_reg_1803;
        px_b_reg_1723_pp0_iter1_reg <= px_b_reg_1723;
        px_g_reg_1715_pp0_iter1_reg <= px_g_reg_1715;
        px_r_reg_1706_pp0_iter1_reg <= px_r_reg_1706;
        threshold_read_reg_1671 <= threshold;
        threshold_read_reg_1671_pp0_iter1_reg <= threshold_read_reg_1671;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_tmp_3_reg_431 <= ap_phi_reg_pp0_iter9_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_tmp_3_reg_431 <= ap_phi_reg_pp0_iter10_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_tmp_3_reg_431 <= ap_phi_reg_pp0_iter11_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_tmp_3_reg_431 <= ap_phi_reg_pp0_iter12_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_tmp_3_reg_431 <= ap_phi_reg_pp0_iter13_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_tmp_3_reg_431 <= ap_phi_reg_pp0_iter14_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_tmp_3_reg_431 <= ap_phi_reg_pp0_iter15_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_tmp_3_reg_431 <= ap_phi_reg_pp0_iter16_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_tmp_3_reg_431 <= ap_phi_reg_pp0_iter17_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_tmp_3_reg_431 <= ap_phi_reg_pp0_iter18_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_tmp_3_reg_431 <= ap_phi_reg_pp0_iter0_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_tmp_3_reg_431 <= ap_phi_reg_pp0_iter19_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_tmp_3_reg_431 <= ap_phi_reg_pp0_iter20_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_tmp_3_reg_431 <= ap_phi_reg_pp0_iter2_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_tmp_3_reg_431 <= ap_phi_reg_pp0_iter3_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_tmp_3_reg_431 <= ap_phi_reg_pp0_iter4_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_tmp_3_reg_431 <= ap_phi_reg_pp0_iter5_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_tmp_3_reg_431 <= ap_phi_reg_pp0_iter6_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_tmp_3_reg_431 <= ap_phi_reg_pp0_iter7_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_tmp_3_reg_431 <= ap_phi_reg_pp0_iter8_tmp_3_reg_431;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln141_9_reg_1932_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_28_reg_2044 <= count_28_fu_1551_p2;
        icmp_ln187_9_reg_2039 <= icmp_ln187_9_fu_1546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln141_reg_1686_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_reg_1964 <= count_fu_1180_p2;
        select_ln141_11_reg_1944 <= select_ln141_11_fu_1142_p3;
        select_ln141_1_reg_1884 <= select_ln141_1_fu_1010_p3;
        select_ln141_2_reg_1890 <= select_ln141_2_fu_1029_p3;
        select_ln141_3_reg_1896 <= select_ln141_3_fu_1048_p3;
        select_ln141_4_reg_1902 <= select_ln141_4_fu_1067_p3;
        select_ln141_5_reg_1908 <= select_ln141_5_fu_1074_p3;
        select_ln141_6_reg_1914 <= select_ln141_6_fu_1081_p3;
        select_ln141_7_reg_1920 <= select_ln141_7_fu_1088_p3;
        select_ln141_8_reg_1926 <= select_ln141_8_fu_1095_p3;
        select_ln141_9_reg_1932 <= select_ln141_9_fu_1114_p3;
        xor_ln141_reg_1938 <= xor_ln141_fu_1128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        diff_reg_1809 <= diff_fu_619_p2;
        icmp_ln160_reg_1816 <= icmp_ln160_fu_625_p2;
        icmp_ln187_1_reg_1844 <= icmp_ln187_1_fu_807_p2;
        icmp_ln187_2_reg_1849 <= icmp_ln187_2_fu_812_p2;
        icmp_ln187_3_reg_1854 <= icmp_ln187_3_fu_817_p2;
        icmp_ln187_4_reg_1859 <= icmp_ln187_4_fu_822_p2;
        icmp_ln187_5_reg_1864 <= icmp_ln187_5_fu_827_p2;
        icmp_ln187_6_reg_1869 <= icmp_ln187_6_fu_832_p2;
        icmp_ln187_7_reg_1874 <= icmp_ln187_7_fu_837_p2;
        icmp_ln187_8_reg_1879 <= icmp_ln187_8_fu_842_p2;
        icmp_ln187_reg_1839 <= icmp_ln187_fu_802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_625_p2 == 1'd0) & (icmp_ln10_reg_1735 == 1'd1) & (icmp_ln141_reg_1686 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_reg_1825 <= icmp_ln162_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln162_reg_1825_pp0_iter20_reg == 1'd1) & (icmp_ln160_reg_1816_pp0_iter20_reg == 1'd0) & (icmp_ln10_reg_1735_pp0_iter20_reg == 1'd1) & (icmp_ln141_reg_1686_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_reg_2029 <= tmp_1_fu_1494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln162_reg_1825_pp0_iter20_reg == 1'd0) & (icmp_ln160_reg_1816_pp0_iter20_reg == 1'd0) & (icmp_ln10_reg_1735_pp0_iter20_reg == 1'd1) & (icmp_ln141_reg_1686_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_reg_2024 <= tmp_2_fu_1484_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce1 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_we0 = 1'b1;
    end else begin
        BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln141_fu_464_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_1686_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter23_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1004)) begin
        if ((icmp_ln162_reg_1825_pp0_iter21_reg == 1'd0)) begin
            ap_phi_mux_tmp_3_phi_fu_435_p8 = tmp_2_reg_2024;
        end else if ((icmp_ln162_reg_1825_pp0_iter21_reg == 1'd1)) begin
            ap_phi_mux_tmp_3_phi_fu_435_p8 = tmp_1_reg_2029;
        end else begin
            ap_phi_mux_tmp_3_phi_fu_435_p8 = ap_phi_reg_pp0_iter22_tmp_3_reg_431;
        end
    end else begin
        ap_phi_mux_tmp_3_phi_fu_435_p8 = ap_phi_reg_pp0_iter22_tmp_3_reg_431;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 17'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_198;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_x_load = 9'd0;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_190;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init_pp0_iter2_reg == 1'b1))) begin
        ap_sig_allocacmp_y_3 = 8'd0;
    end else begin
        ap_sig_allocacmp_y_3 = y_1_fu_194;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1159_ce = 1'b1;
    end else begin
        grp_fu_1159_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1167_ce = 1'b1;
    end else begin
        grp_fu_1167_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1175_ce = 1'b1;
    end else begin
        grp_fu_1175_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (icmp_ln141_fu_464_p2 == 1'd0))) begin
        input_stream_TDATA_blk_n = input_stream_TVALID_int_regslice;
    end else begin
        input_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln141_fu_464_p2 == 1'd0))) begin
        input_stream_TREADY_int_regslice = 1'b1;
    end else begin
        input_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        output_stream_TDATA_blk_n = output_stream_TREADY_int_regslice;
    end else begin
        output_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        output_stream_TVALID_int_regslice = 1'b1;
    end else begin
        output_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0 = 1'b1;
    end else begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1 = 1'b1;
    end else begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0 = 1'b1;
    end else begin
        p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_address1 = zext_ln143_fu_493_p1;

assign BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_address1 = zext_ln143_fu_493_p1;

assign BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_address1 = zext_ln143_fu_493_p1;

assign BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_address1 = zext_ln143_fu_493_p1;

assign BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_address1 = zext_ln143_fu_493_p1;

assign BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_address1 = zext_ln143_fu_493_p1;

assign BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_address1 = zext_ln143_fu_493_p1;

assign BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_address1 = zext_ln143_fu_493_p1;

assign add_ln141_fu_470_p2 = (ap_sig_allocacmp_indvar_flatten_load + 17'd1);

assign add_ln143_fu_587_p2 = (select_ln141_fu_485_p3 + 9'd1);

assign add_ln161_fu_687_p2 = (sub_ln161_1_fu_677_p2 + zext_ln161_2_fu_683_p1);

assign add_ln162_fu_796_p2 = (sub_ln162_1_fu_786_p2 + zext_ln162_2_fu_792_p1);

assign add_ln163_fu_744_p2 = (sub_ln163_1_fu_734_p2 + zext_ln163_2_fu_740_p1);

assign add_ln165_fu_1512_p2 = ($signed(trunc_ln158_fu_1500_p1) + $signed(9'd360));

assign add_ln191_fu_1592_p2 = (shl_ln3_fu_1572_p3 + zext_ln191_fu_1588_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (output_stream_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & ((output_stream_TREADY_int_regslice == 1'b0) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1))) | ((ap_start_int == 1'b1) & ((ap_done_reg == 1'b1) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln141_fu_464_p2 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (output_stream_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & ((output_stream_TREADY_int_regslice == 1'b0) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1))) | ((ap_start_int == 1'b1) & ((ap_done_reg == 1'b1) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln141_fu_464_p2 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (output_stream_TREADY_int_regslice == 1'b0)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & ((output_stream_TREADY_int_regslice == 1'b0) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1))) | ((ap_start_int == 1'b1) & ((ap_done_reg == 1'b1) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln141_fu_464_p2 == 1'd0)))));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((input_stream_TVALID_int_regslice == 1'b0) & (icmp_ln141_fu_464_p2 == 1'd0)));
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state24_pp0_stage0_iter23 = ((output_stream_TREADY_int_regslice == 1'b0) | (regslice_both_output_stream_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state25_pp0_stage0_iter24 = (output_stream_TREADY_int_regslice == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1004 = ((icmp_ln160_reg_1816_pp0_iter21_reg == 1'd0) & (icmp_ln10_reg_1735_pp0_iter21_reg == 1'd1) & (icmp_ln141_reg_1686_pp0_iter21_reg == 1'd0));
end

always @ (*) begin
    ap_condition_897 = ((icmp_ln160_reg_1816_pp0_iter20_reg == 1'd0) & (icmp_ln10_reg_1735_pp0_iter20_reg == 1'd0) & (icmp_ln141_reg_1686_pp0_iter20_reg == 1'd0));
end

always @ (*) begin
    ap_condition_930 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_934 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_tmp_3_reg_431 = 'bx;

assign count_10_fu_1279_p3 = ((select_ln141_3_reg_1896[0:0] == 1'b1) ? zext_ln178_2_fu_1262_p1 : count_9_fu_1272_p3);

assign count_11_fu_1308_p2 = (count_10_reg_1974 + 3'd1);

assign count_12_fu_1313_p3 = ((icmp_ln187_3_reg_1854_pp0_iter3_reg[0:0] == 1'b1) ? count_11_fu_1308_p2 : count_10_reg_1974);

assign count_13_fu_1319_p3 = ((select_ln141_4_reg_1902_pp0_iter3_reg[0:0] == 1'b1) ? count_10_reg_1974 : count_12_fu_1313_p3);

assign count_14_fu_1332_p2 = (count_13_fu_1319_p3 + 3'd1);

assign count_15_fu_1338_p3 = ((icmp_ln187_4_reg_1859_pp0_iter3_reg[0:0] == 1'b1) ? count_14_fu_1332_p2 : count_13_fu_1319_p3);

assign count_16_fu_1358_p2 = (count_15_reg_1981 + 3'd1);

assign count_17_fu_1363_p3 = ((icmp_ln187_5_reg_1864_pp0_iter4_reg[0:0] == 1'b1) ? count_16_fu_1358_p2 : count_15_reg_1981);

assign count_18_fu_1369_p3 = ((select_ln141_5_reg_1908_pp0_iter4_reg[0:0] == 1'b1) ? count_15_reg_1981 : count_17_fu_1363_p3);

assign count_19_fu_1388_p2 = (zext_ln178_4_fu_1378_p1 + 4'd1);

assign count_1_fu_1193_p2 = (xor_ln141_reg_1938 & count_reg_1964);

assign count_20_fu_1394_p3 = ((icmp_ln187_6_reg_1869_pp0_iter4_reg[0:0] == 1'b1) ? count_19_fu_1388_p2 : zext_ln178_4_fu_1378_p1);

assign count_21_fu_1401_p3 = ((select_ln141_6_reg_1914_pp0_iter4_reg[0:0] == 1'b1) ? zext_ln178_4_fu_1378_p1 : count_20_fu_1394_p3);

assign count_22_fu_1428_p2 = (count_21_reg_1993 + 4'd1);

assign count_23_fu_1433_p3 = ((icmp_ln187_7_reg_1874_pp0_iter5_reg[0:0] == 1'b1) ? count_22_fu_1428_p2 : count_21_reg_1993);

assign count_24_fu_1439_p3 = ((select_ln141_7_reg_1920_pp0_iter5_reg[0:0] == 1'b1) ? count_21_reg_1993 : count_23_fu_1433_p3);

assign count_25_fu_1450_p2 = (count_24_fu_1439_p3 + 4'd1);

assign count_26_fu_1456_p3 = ((icmp_ln187_8_reg_1879_pp0_iter5_reg[0:0] == 1'b1) ? count_25_fu_1450_p2 : count_24_fu_1439_p3);

assign count_27_fu_1463_p3 = ((select_ln141_8_reg_1926_pp0_iter5_reg[0:0] == 1'b1) ? count_24_fu_1439_p3 : count_26_fu_1456_p3);

assign count_28_fu_1551_p2 = (count_27_reg_2006_pp0_iter21_reg + 4'd1);

assign count_29_fu_1561_p3 = ((icmp_ln187_9_reg_2039[0:0] == 1'b1) ? count_28_reg_2044 : count_27_reg_2006_pp0_iter22_reg);

assign count_2_fu_1201_p3 = ((count_1_fu_1193_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign count_30_fu_1566_p3 = ((select_ln141_9_reg_1932_pp0_iter22_reg[0:0] == 1'b1) ? count_27_reg_2006_pp0_iter22_reg : count_29_fu_1561_p3);

assign count_3_fu_1209_p3 = ((icmp_ln187_reg_1839_pp0_iter2_reg[0:0] == 1'b1) ? count_2_fu_1201_p3 : zext_ln178_fu_1197_p1);

assign count_4_fu_1216_p3 = ((select_ln141_1_reg_1884[0:0] == 1'b1) ? zext_ln178_fu_1197_p1 : count_3_fu_1209_p3);

assign count_5_fu_1235_p2 = (count_4_fu_1216_p3 + 2'd1);

assign count_6_fu_1241_p3 = ((icmp_ln187_1_reg_1844_pp0_iter2_reg[0:0] == 1'b1) ? count_5_fu_1235_p2 : count_4_fu_1216_p3);

assign count_7_fu_1248_p3 = ((select_ln141_2_reg_1890[0:0] == 1'b1) ? count_4_fu_1216_p3 : count_6_fu_1241_p3);

assign count_8_fu_1266_p2 = (zext_ln178_2_fu_1262_p1 + 3'd1);

assign count_9_fu_1272_p3 = ((icmp_ln187_2_reg_1849_pp0_iter2_reg[0:0] == 1'b1) ? count_8_fu_1266_p2 : zext_ln178_2_fu_1262_p1);

assign count_fu_1180_p2 = ((BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_8_q0 < threshold_read_reg_1671_pp0_iter1_reg) ? 1'b1 : 1'b0);

assign diff_fu_619_p2 = (max_3_fu_603_p3 - min_3_fu_613_p3);

assign empty_53_fu_860_p2 = ((yy_fu_854_p2 > 9'd239) ? 1'b1 : 1'b0);

assign empty_54_fu_872_p2 = ((yy_1_fu_866_p2 > 9'd239) ? 1'b1 : 1'b0);

assign empty_55_fu_884_p2 = ((yy_2_fu_878_p2 > 9'd239) ? 1'b1 : 1'b0);

assign empty_56_fu_896_p2 = ((yy_3_fu_890_p2 > 9'd239) ? 1'b1 : 1'b0);

assign empty_57_fu_908_p2 = ((yy_4_fu_902_p2 > 9'd239) ? 1'b1 : 1'b0);

assign empty_58_fu_920_p2 = ((y_fu_914_p2 > 8'd239) ? 1'b1 : 1'b0);

assign empty_59_fu_932_p2 = ((yy_7_fu_926_p2 > 8'd239) ? 1'b1 : 1'b0);

assign empty_60_fu_944_p2 = ((yy_8_fu_938_p2 > 8'd239) ? 1'b1 : 1'b0);

assign empty_61_fu_956_p2 = ((yy_9_fu_950_p2 > 8'd239) ? 1'b1 : 1'b0);

assign empty_62_fu_968_p2 = ((yy_10_fu_962_p2 > 8'd239) ? 1'b1 : 1'b0);

assign empty_63_fu_1598_p3 = ((select_ln141_9_reg_1932_pp0_iter22_reg[0:0] == 1'b1) ? total_14_reg_2013_pp0_iter22_reg : total_15_fu_1556_p2);

assign grp_fu_1159_p1 = grp_fu_1159_p10;

assign grp_fu_1159_p10 = diff_reg_1809;

assign grp_fu_1167_p1 = grp_fu_1167_p10;

assign grp_fu_1167_p10 = diff_reg_1809;

assign grp_fu_1175_p1 = grp_fu_1175_p10;

assign grp_fu_1175_p10 = diff_reg_1809;

assign h_neighbor_10_fu_1538_p3 = ((tmp_6_fu_1504_p3[0:0] == 1'b1) ? tmp_4_fu_1518_p4 : tmp_5_fu_1528_p4);

assign icmp_ln10_fu_555_p2 = ((px_r_fu_511_p4 < max_1_fu_547_p3) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_464_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 17'd76800) ? 1'b1 : 1'b0);

assign icmp_ln143_fu_479_p2 = ((ap_sig_allocacmp_x_load == 9'd320) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_625_p2 = ((max_3_fu_603_p3 == min_3_fu_613_p3) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_693_p2 = ((max_3_fu_603_p3 == px_g_reg_1715) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_561_p2 = ((px_b_fu_531_p1 < px_g_fu_521_p4) ? 1'b1 : 1'b0);

assign icmp_ln187_1_fu_807_p2 = ((BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_6_q1 < threshold_read_reg_1671) ? 1'b1 : 1'b0);

assign icmp_ln187_2_fu_812_p2 = ((BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_5_q1 < threshold_read_reg_1671) ? 1'b1 : 1'b0);

assign icmp_ln187_3_fu_817_p2 = ((BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_4_q1 < threshold_read_reg_1671) ? 1'b1 : 1'b0);

assign icmp_ln187_4_fu_822_p2 = ((BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_3_q1 < threshold_read_reg_1671) ? 1'b1 : 1'b0);

assign icmp_ln187_5_fu_827_p2 = ((BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_2_q1 < threshold_read_reg_1671) ? 1'b1 : 1'b0);

assign icmp_ln187_6_fu_832_p2 = ((BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_1_q1 < threshold_read_reg_1671) ? 1'b1 : 1'b0);

assign icmp_ln187_7_fu_837_p2 = ((BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_q1 < threshold_read_reg_1671) ? 1'b1 : 1'b0);

assign icmp_ln187_8_fu_842_p2 = ((p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_q1 < threshold_read_reg_1671) ? 1'b1 : 1'b0);

assign icmp_ln187_9_fu_1546_p2 = ((h_neighbor_10_fu_1538_p3 < threshold_read_reg_1671_pp0_iter21_reg) ? 1'b1 : 1'b0);

assign icmp_ln187_fu_802_p2 = ((BackGrRemovalStream_stream_stream_axis_0_ap_uint_8_h_line_7_q1 < threshold_read_reg_1671) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_581_p2 = ((min_1_fu_573_p3 < px_r_fu_511_p4) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_1612_p2 = ((add_ln191_fu_1592_p2 < shl_ln191_2_fu_1604_p3) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_535_p2 = ((px_g_fu_521_p4 < px_b_fu_531_p1) ? 1'b1 : 1'b0);

assign input_stream_TREADY = regslice_both_input_stream_V_data_V_U_ack_in;

assign lshr_ln_fu_631_p4 = {{diff_fu_619_p2[7:1]}};

assign max_1_fu_547_p3 = ((xor_ln9_fu_541_p2[0:0] == 1'b1) ? px_g_fu_521_p4 : px_b_fu_531_p1);

assign max_3_fu_603_p3 = ((icmp_ln10_reg_1735[0:0] == 1'b1) ? max_1_reg_1730 : px_r_reg_1706);

assign min_1_fu_573_p3 = ((xor_ln17_fu_567_p2[0:0] == 1'b1) ? px_g_fu_521_p4 : px_b_fu_531_p1);

assign min_3_fu_613_p3 = ((xor_ln18_fu_608_p2[0:0] == 1'b1) ? px_r_reg_1706 : min_1_reg_1740);

assign out_px_b_1_fu_1632_p3 = ((icmp_ln191_fu_1612_p2[0:0] == 1'b1) ? px_b_reg_1723_pp0_iter22_reg : 8'd255);

assign out_px_g_1_fu_1618_p3 = ((icmp_ln191_fu_1612_p2[0:0] == 1'b1) ? px_g_reg_1715_pp0_iter22_reg : 8'd255);

assign out_px_r_1_fu_1625_p3 = ((icmp_ln191_fu_1612_p2[0:0] == 1'b1) ? px_r_reg_1706_pp0_iter22_reg : 8'd255);

assign output_stream_TDATA_int_regslice = {{{out_px_r_1_fu_1625_p3}, {out_px_g_1_fu_1618_p3}}, {out_px_b_1_fu_1632_p3}};

assign output_stream_TVALID = regslice_both_output_stream_V_data_V_U_vld_out;

assign p_ZZ19BackGrRemovalStreamRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0E_address1 = zext_ln143_fu_493_p1;

assign p_mid111_fu_1004_p2 = ((yy_1_mid1_fu_998_p2 > 9'd239) ? 1'b1 : 1'b0);

assign p_mid113_fu_1023_p2 = ((yy_2_mid1_fu_1017_p2 > 9'd239) ? 1'b1 : 1'b0);

assign p_mid115_fu_1042_p2 = ((yy_3_mid1_fu_1036_p2 > 9'd239) ? 1'b1 : 1'b0);

assign p_mid117_fu_1061_p2 = ((yy_4_mid1_fu_1055_p2 > 9'd239) ? 1'b1 : 1'b0);

assign p_mid127_fu_1108_p2 = ((yy_10_mid1_fu_1102_p2 > 8'd239) ? 1'b1 : 1'b0);

assign p_mid1_fu_992_p2 = ((yy_mid1_fu_986_p2 > 9'd239) ? 1'b1 : 1'b0);

assign px_b_fu_531_p1 = input_stream_TDATA_int_regslice[7:0];

assign px_g_fu_521_p4 = {{input_stream_TDATA_int_regslice[15:8]}};

assign px_r_fu_511_p4 = {{input_stream_TDATA_int_regslice[23:16]}};

assign select_ln141_10_fu_1121_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? p_mid1_fu_992_p2 : empty_53_fu_860_p2);

assign select_ln141_11_fu_1142_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? total_1_mid1_fu_1134_p3 : total_fu_974_p3);

assign select_ln141_12_fu_1149_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? y_fu_914_p2 : ap_sig_allocacmp_y_3);

assign select_ln141_1_fu_1010_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? p_mid111_fu_1004_p2 : empty_54_fu_872_p2);

assign select_ln141_2_fu_1029_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? p_mid113_fu_1023_p2 : empty_55_fu_884_p2);

assign select_ln141_3_fu_1048_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? p_mid115_fu_1042_p2 : empty_56_fu_896_p2);

assign select_ln141_4_fu_1067_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? p_mid117_fu_1061_p2 : empty_57_fu_908_p2);

assign select_ln141_5_fu_1074_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? empty_59_fu_932_p2 : empty_58_fu_920_p2);

assign select_ln141_6_fu_1081_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? empty_60_fu_944_p2 : empty_59_fu_932_p2);

assign select_ln141_7_fu_1088_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? empty_61_fu_956_p2 : empty_60_fu_944_p2);

assign select_ln141_8_fu_1095_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? empty_62_fu_968_p2 : empty_61_fu_956_p2);

assign select_ln141_9_fu_1114_p3 = ((icmp_ln143_reg_1690_pp0_iter1_reg[0:0] == 1'b1) ? p_mid127_fu_1108_p2 : empty_62_fu_968_p2);

assign select_ln141_fu_485_p3 = ((icmp_ln143_fu_479_p2[0:0] == 1'b1) ? 9'd0 : ap_sig_allocacmp_x_load);

assign sext_ln158_fu_1476_p1 = $signed(grp_fu_1159_p2);

assign sext_ln161_1_fu_673_p1 = $signed(shl_ln161_1_fu_665_p3);

assign sext_ln161_fu_661_p1 = $signed(shl_ln_fu_653_p3);

assign sext_ln162_1_fu_782_p1 = $signed(shl_ln162_1_fu_774_p3);

assign sext_ln162_2_fu_1490_p1 = $signed(grp_fu_1175_p2);

assign sext_ln162_fu_770_p1 = $signed(shl_ln1_fu_762_p3);

assign sext_ln163_1_fu_730_p1 = $signed(shl_ln163_1_fu_722_p3);

assign sext_ln163_2_fu_1480_p1 = $signed(grp_fu_1167_p2);

assign sext_ln163_fu_718_p1 = $signed(shl_ln2_fu_710_p3);

assign shl_ln161_1_fu_665_p3 = {{sub_ln161_fu_647_p2}, {2'd0}};

assign shl_ln162_1_fu_774_p3 = {{sub_ln162_fu_756_p2}, {2'd0}};

assign shl_ln163_1_fu_722_p3 = {{sub_ln163_fu_704_p2}, {2'd0}};

assign shl_ln191_1_fu_1580_p3 = {{count_30_fu_1566_p3}, {1'd0}};

assign shl_ln191_2_fu_1604_p3 = {{empty_63_fu_1598_p3}, {3'd0}};

assign shl_ln1_fu_762_p3 = {{sub_ln162_fu_756_p2}, {6'd0}};

assign shl_ln2_fu_710_p3 = {{sub_ln163_fu_704_p2}, {6'd0}};

assign shl_ln3_fu_1572_p3 = {{count_30_fu_1566_p3}, {3'd0}};

assign shl_ln_fu_653_p3 = {{sub_ln161_fu_647_p2}, {6'd0}};

assign sub_ln161_1_fu_677_p2 = ($signed(sext_ln161_fu_661_p1) - $signed(sext_ln161_1_fu_673_p1));

assign sub_ln161_fu_647_p2 = (zext_ln161_fu_644_p1 - zext_ln161_1_fu_641_p1);

assign sub_ln162_1_fu_786_p2 = ($signed(sext_ln162_fu_770_p1) - $signed(sext_ln162_1_fu_782_p1));

assign sub_ln162_fu_756_p2 = (zext_ln162_1_fu_753_p1 - zext_ln162_fu_750_p1);

assign sub_ln163_1_fu_734_p2 = ($signed(sext_ln163_fu_718_p1) - $signed(sext_ln163_1_fu_730_p1));

assign sub_ln163_fu_704_p2 = (zext_ln163_fu_701_p1 - zext_ln163_1_fu_698_p1);

assign tmp_1_fu_1494_p2 = ($signed(sext_ln162_2_fu_1490_p1) + $signed(17'd120));

assign tmp_2_fu_1484_p2 = ($signed(sext_ln163_2_fu_1480_p1) + $signed(17'd240));

assign tmp_4_fu_1518_p4 = {{add_ln165_fu_1512_p2[8:1]}};

assign tmp_5_fu_1528_p4 = {{ap_phi_mux_tmp_3_phi_fu_435_p8[8:1]}};

assign tmp_6_fu_1504_p3 = ap_phi_mux_tmp_3_phi_fu_435_p8[32'd16];

assign total_10_fu_1408_p3 = ((select_ln141_6_reg_1914_pp0_iter4_reg[0:0] == 1'b1) ? zext_ln178_3_fu_1375_p1 : total_9_fu_1382_p2);

assign total_11_fu_1415_p2 = (total_10_fu_1408_p3 + 4'd1);

assign total_11_v_cast_cast_fu_1345_p3 = ((select_ln141_5_reg_1908_pp0_iter3_reg[0:0] == 1'b1) ? 3'd1 : 3'd2);

assign total_12_fu_1421_p3 = ((select_ln141_7_reg_1920_pp0_iter4_reg[0:0] == 1'b1) ? total_10_fu_1408_p3 : total_11_fu_1415_p2);

assign total_13_fu_1445_p2 = (total_12_reg_2000 + 4'd1);

assign total_14_fu_1470_p3 = ((select_ln141_8_reg_1926_pp0_iter5_reg[0:0] == 1'b1) ? total_12_reg_2000 : total_13_fu_1445_p2);

assign total_15_fu_1556_p2 = (total_14_reg_2013_pp0_iter22_reg + 4'd1);

assign total_1_fu_1223_p3 = ((select_ln141_1_reg_1884[0:0] == 1'b1) ? zext_ln141_2_fu_1190_p1 : select_ln141_11_reg_1944);

assign total_1_mid1_fu_1134_p3 = ((p_mid1_fu_992_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign total_2_fu_1229_p2 = (total_1_fu_1223_p3 + 2'd1);

assign total_3_fu_1255_p3 = ((select_ln141_2_reg_1890[0:0] == 1'b1) ? total_1_fu_1223_p3 : total_2_fu_1229_p2);

assign total_4_fu_1289_p2 = (zext_ln178_1_fu_1286_p1 + 3'd1);

assign total_5_fu_1295_p3 = ((select_ln141_3_reg_1896_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln178_1_fu_1286_p1 : total_4_fu_1289_p2);

assign total_6_fu_1302_p2 = (total_5_fu_1295_p3 + 3'd1);

assign total_7_fu_1325_p3 = ((select_ln141_4_reg_1902_pp0_iter3_reg[0:0] == 1'b1) ? total_5_fu_1295_p3 : total_6_fu_1302_p2);

assign total_8_fu_1352_p2 = (total_7_fu_1325_p3 + total_11_v_cast_cast_fu_1345_p3);

assign total_9_fu_1382_p2 = (zext_ln178_3_fu_1375_p1 + 4'd1);

assign total_fu_974_p3 = ((empty_53_fu_860_p2[0:0] == 1'b1) ? 2'd1 : 2'd2);

assign trunc_ln158_fu_1500_p1 = ap_phi_mux_tmp_3_phi_fu_435_p8[8:0];

assign xor_ln141_fu_1128_p2 = (select_ln141_10_fu_1121_p3 ^ 1'd1);

assign xor_ln17_fu_567_p2 = (icmp_ln17_fu_561_p2 ^ 1'd1);

assign xor_ln18_fu_608_p2 = (icmp_ln18_reg_1745 ^ 1'd1);

assign xor_ln9_fu_541_p2 = (icmp_ln9_fu_535_p2 ^ 1'd1);

assign y_fu_914_p2 = (ap_sig_allocacmp_y_3 + 8'd1);

assign yy_10_fu_962_p2 = (ap_sig_allocacmp_y_3 + 8'd5);

assign yy_10_mid1_fu_1102_p2 = (ap_sig_allocacmp_y_3 + 8'd6);

assign yy_1_fu_866_p2 = ($signed(zext_ln141_fu_850_p1) + $signed(9'd508));

assign yy_1_mid1_fu_998_p2 = ($signed(zext_ln141_1_fu_982_p1) + $signed(9'd508));

assign yy_2_fu_878_p2 = ($signed(zext_ln141_fu_850_p1) + $signed(9'd509));

assign yy_2_mid1_fu_1017_p2 = ($signed(zext_ln141_1_fu_982_p1) + $signed(9'd509));

assign yy_3_fu_890_p2 = ($signed(zext_ln141_fu_850_p1) + $signed(9'd510));

assign yy_3_mid1_fu_1036_p2 = ($signed(zext_ln141_1_fu_982_p1) + $signed(9'd510));

assign yy_4_fu_902_p2 = ($signed(zext_ln141_fu_850_p1) + $signed(9'd511));

assign yy_4_mid1_fu_1055_p2 = ($signed(zext_ln141_1_fu_982_p1) + $signed(9'd511));

assign yy_7_fu_926_p2 = (ap_sig_allocacmp_y_3 + 8'd2);

assign yy_8_fu_938_p2 = (ap_sig_allocacmp_y_3 + 8'd3);

assign yy_9_fu_950_p2 = (ap_sig_allocacmp_y_3 + 8'd4);

assign yy_fu_854_p2 = ($signed(zext_ln141_fu_850_p1) + $signed(9'd507));

assign yy_mid1_fu_986_p2 = ($signed(zext_ln141_1_fu_982_p1) + $signed(9'd507));

assign zext_ln141_1_fu_982_p1 = y_fu_914_p2;

assign zext_ln141_2_fu_1190_p1 = xor_ln141_reg_1938;

assign zext_ln141_fu_850_p1 = ap_sig_allocacmp_y_3;

assign zext_ln143_fu_493_p1 = select_ln141_fu_485_p3;

assign zext_ln161_1_fu_641_p1 = px_b_reg_1723;

assign zext_ln161_2_fu_683_p1 = lshr_ln_fu_631_p4;

assign zext_ln161_fu_644_p1 = px_g_reg_1715;

assign zext_ln162_1_fu_753_p1 = px_b_reg_1723;

assign zext_ln162_2_fu_792_p1 = lshr_ln_fu_631_p4;

assign zext_ln162_fu_750_p1 = px_r_reg_1706;

assign zext_ln163_1_fu_698_p1 = px_g_reg_1715;

assign zext_ln163_2_fu_740_p1 = lshr_ln_fu_631_p4;

assign zext_ln163_fu_701_p1 = px_r_reg_1706;

assign zext_ln178_1_fu_1286_p1 = total_3_reg_1969;

assign zext_ln178_2_fu_1262_p1 = count_7_fu_1248_p3;

assign zext_ln178_3_fu_1375_p1 = total_8_reg_1988;

assign zext_ln178_4_fu_1378_p1 = count_18_fu_1369_p3;

assign zext_ln178_fu_1197_p1 = count_1_fu_1193_p2;

assign zext_ln191_fu_1588_p1 = shl_ln191_1_fu_1580_p3;

endmodule //BackGrRemovalStream_Loop_row_loop_proc1
