vsim work.cpu_tb
# vsim work.cpu_tb 
# Start time: 18:34:42 on Mar 03,2025
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/cpu_tb/DUT/memoryaccess0/clk \
sim:/cpu_tb/DUT/memoryaccess0/rst_n \
sim:/cpu_tb/DUT/memoryaccess0/pc_inc_2 \
sim:/cpu_tb/DUT/memoryaccess0/pc_branch \
sim:/cpu_tb/DUT/memoryaccess0/aluResult \
sim:/cpu_tb/DUT/memoryaccess0/writeData \
sim:/cpu_tb/DUT/memoryaccess0/PCSrc \
sim:/cpu_tb/DUT/memoryaccess0/memWrite \
sim:/cpu_tb/DUT/memoryaccess0/memRead \
sim:/cpu_tb/DUT/memoryaccess0/readData \
sim:/cpu_tb/DUT/memoryaccess0/alu_out \
sim:/cpu_tb/DUT/memoryaccess0/pc_out
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
restart
# Closing VCD file "dump.vcd"
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
add wave -position insertpoint  \
sim:/cpu_tb/DUT/fetch0/clk \
sim:/cpu_tb/DUT/fetch0/rst_n \
sim:/cpu_tb/DUT/fetch0/pc \
sim:/cpu_tb/DUT/fetch0/pc_inc_2 \
sim:/cpu_tb/DUT/fetch0/instr \
sim:/cpu_tb/DUT/fetch0/pc_add
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
add wave -position insertpoint  \
sim:/cpu_tb/DUT/pc_select
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
restart
# Closing VCD file "dump.vcd"
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.dff
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
restart
# Closing VCD file "dump.vcd"
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.BitCell
# Loading work.dff
# Loading work.memoryaccess
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
restart
# Closing VCD file "dump.vcd"
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.BitCell
# Loading work.dff
# Loading work.memoryaccess
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v failed with 2 errors.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 1 failed with 2 errors.
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 144
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/cpu_tb/DUT/clk \
sim:/cpu_tb/DUT/rst_n \
sim:/cpu_tb/DUT/hlt \
sim:/cpu_tb/DUT/pc_out \
sim:/cpu_tb/DUT/pc_inc_2 \
sim:/cpu_tb/DUT/instr \
sim:/cpu_tb/DUT/read_data_1 \
sim:/cpu_tb/DUT/read_data_2 \
sim:/cpu_tb/DUT/pc_inc_2_out \
sim:/cpu_tb/DUT/instr_sign_extended \
sim:/cpu_tb/DUT/ALUSrc \
sim:/cpu_tb/DUT/ALU_operation \
sim:/cpu_tb/DUT/PCSrc \
sim:/cpu_tb/DUT/memWrite \
sim:/cpu_tb/DUT/memRead \
sim:/cpu_tb/DUT/MemtoReg \
sim:/cpu_tb/DUT/pc_branch \
sim:/cpu_tb/DUT/aluResult \
sim:/cpu_tb/DUT/writeData \
sim:/cpu_tb/DUT/pc_inc_2_mem \
sim:/cpu_tb/DUT/Z \
sim:/cpu_tb/DUT/V \
sim:/cpu_tb/DUT/N \
sim:/cpu_tb/DUT/readData \
sim:/cpu_tb/DUT/alu_out \
sim:/cpu_tb/DUT/pc_select \
sim:/cpu_tb/DUT/write_reg_data
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 144
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 144
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 144
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_tb/DUT/pc_inc_2_mem'. 
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 144
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.dff
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 144
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
#############  Autofindloop Analysis  ###############
#############  Loop found at time 1 ns ###############
#       Signal: /cpu_tb/DUT/execute0/red_final/p @ sub-iteration 0 at Value St0 (C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:415)
#       Signal: /cpu_tb/DUT/execute0/b_adder/block0/p @ sub-iteration 0 at Value St1 (C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:448)
#       Signal: /cpu_tb/DUT/execute0/b_target @ sub-iteration 0 at Value St1 (C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:156)
#   Active process: /cpu_tb/DUT/execute0/#ASSIGN#168 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v:108
#   Active process: /cpu_tb/DUT/execute0/b_adder/block0/#ASSIGN#458 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:480
#   Active process: /cpu_tb/DUT/execute0/red_final/#ASSIGN#425 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:304
#   Active process: /cpu_tb/DUT/execute0/red_final/#ASSIGN#427 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:304
#   Active process: /cpu_tb/DUT/execute0/red_final/#ASSIGN#430 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:304
#   Active process: /cpu_tb/DUT/execute0/red_final/#ASSIGN#435 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:304
#   Active process: /cpu_tb/DUT/execute0/lw_adder/block0/#ASSIGN#461 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:480
#   Active process: /cpu_tb/DUT/execute0/sw_adder/block0/#ASSIGN#461 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:480
#   Active process: /cpu_tb/DUT/execute0/padsb[0]/#ASSIGN#242 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:228
#   Active process: /cpu_tb/DUT/execute0/#ASSIGN#219 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v:108
#   Active process: /cpu_tb/DUT/execute0/#ASSIGN#131 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v:108
#   Active process: /cpu_tb/DUT/execute0/#ASSIGN#132 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v:108
#   Active process: /cpu_tb/DUT/execute0/#ASSIGN#60 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v:108
#   Active process: /cpu_tb/DUT/decoder0/decode_instruction0/#ALWAYS#50 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/decoder.v:75
#   Active process: /cpu_tb/DUT/execute0/#ALWAYS#76 @ sub-iteration 1
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v:108
#       Signal: /cpu_tb/DUT/pc_branch @ sub-iteration 2 at Value St1 (C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v:63)
#       Signal: /cpu_tb/DUT/execute0/final_sum @ sub-iteration 2 at Value St0 (C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:255)
#   Active process: /cpu_tb/DUT/memoryaccess0/#ASSIGN#48 @ sub-iteration 3
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v:128
#   Active process: /cpu_tb/DUT/execute0/#ASSIGN#313 @ sub-iteration 3
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v:108
#   Active process: /cpu_tb/DUT/execute0/lw_adder/block0/#ASSIGN#461 @ sub-iteration 3
#     Source: C:/Users/Jay/Documents/School/ece552_spring/phase1/execute.v:480
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1 ns.
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v failed with 1 errors.
# 18 compiles, 1 failed with 1 error.
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 144
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 144
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'decode_instruction0'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/decoder0/decode_instruction0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/decoder.v Line: 80
# ** Warning: (vsim-3722) C:/Users/Jay/Documents/School/ece552_spring/phase1/decoder.v(80): [TFMPC] - Missing connection for port 'hlt'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 145
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(71)
#    Time: 10 us  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 71
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 145
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(126)
#    Time: 1400 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 126
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 145
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v(126)
#    Time: 1500 ps  Iteration: 1  Instance: /cpu_tb
# 1
# Break in Module cpu_tb at C:/Users/Jay/Documents/School/ece552_spring/phase1/project-phase1-testbench.v line 126
# Compile of project-phase1-testbench.v was successful.
# Compile of adder4bit+tb.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of sample_adder_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of cpu.v was successful.
# Compile of fetch.v was successful.
# Compile of writeback.v was successful.
# Compile of memoryaccess.v was successful.
# Compile of decoder.v was successful.
# Compile of BitCell.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# Compile of control_signals.v was successful with warnings.
# Compile of execute_tb.v was successful.
# Compile of execute.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.cpu_tb
# Loading work.cpu
# Loading work.fetch
# Loading work.memory1c
# Loading work.decoder
# Loading work.RegisterFile
# Loading work.WriteDecoder_4_16
# Loading work.ReadDecoder_4_16
# Loading work.Register
# Loading work.BitCell
# Loading work.dff
# Loading work.control_signals
# Loading work.execute
# Loading work.cla_16bit
# Loading work.cla_4bit_group
# Loading work.cla_4bit
# Loading work.cla_5bit
# Loading work.cla_6bit
# Loading work.shifter_sll
# Loading work.shifter_sra
# Loading work.shifter_ror
# Loading work.memoryaccess
# Loading work.writeback
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'writeback0'.  Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_tb/DUT/writeback0 File: C:/Users/Jay/Documents/School/ece552_spring/phase1/cpu.v Line: 145
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 1 ns.
