$date
	Tue Apr 22 20:21:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ t $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$var reg 1 % temp $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
0%
0$
1#
0"
x!
$end
#5
0!
b0 &
0#
#10
1"
b1 &
#15
1%
1$
0"
b10 &
#20
1!
1"
b11 &
#25
0$
0"
b100 &
#30
1"
b101 &
#35
0%
1$
0"
b110 &
#40
0!
1"
b111 &
#45
0$
0"
b1000 &
#50
1"
b1001 &
#55
1%
1$
0"
b1010 &
#60
1!
1"
b1011 &
#65
0$
0"
b1100 &
#70
1"
b1101 &
#75
0%
1$
0"
b1110 &
#80
0!
1"
b1111 &
#85
0$
0"
b10000 &
#90
1"
b10001 &
#95
1%
1$
0"
b10010 &
#100
1!
1"
b10011 &
#105
0$
0"
b10100 &
#110
1"
b10101 &
#115
0%
1$
0"
b10110 &
#120
0!
1"
b10111 &
#125
0$
0"
b11000 &
#130
1"
b11001 &
#135
1%
1$
0"
b11010 &
#140
1!
1"
b11011 &
#145
0$
0"
b11100 &
#150
1"
b11101 &
#155
0%
1$
0"
b11110 &
#160
0!
1"
b11111 &
#165
b100000 &
