Warning: DC is only available in Tcl and XG mode. The -tcl_mode and -xg_mode options are no longer required.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP3 for linux64 - Jul 12, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
# EECS627 Lab Final
# 8-bit multiplier with LFSR and signature analyzer
# TCL script for Design Compiler
# Load common variables, artisan standard cells
source -verbose "common.syn.tcl"
/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/
/usr/caen/synopsys-synth-2022.03-SP3
. /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/ /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn
* typical.db dw_foundation.sldb
typical.db
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb'
1
1
# Set top level name
set top_level "writeback_controller"
writeback_controller
# Read verilog files
read_file -f sverilog [list "../../sys_defs.svh" "../verilog/writeback_controller.v" "../syn/data/delay_unit.syn.v" "../syn/data/state_delay_FIFO_1.syn.v" "../syn/data/state_delay_FIFO_2.syn.v" "../syn/data/state_delay_FIFO_3.syn.v"]
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading sverilog files: '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/sys_defs.svh' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/verilog/writeback_controller.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/delay_unit.syn.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/state_delay_FIFO_1.syn.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/state_delay_FIFO_2.syn.v' '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/state_delay_FIFO_3.syn.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/sys_defs.svh
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/verilog/writeback_controller.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/verilog/writeback_controller.v:143: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/verilog/writeback_controller.v:146: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/delay_unit.syn.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/verilog/writeback_controller.v:189: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/verilog/writeback_controller.v:192: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/delay_unit.syn.v:8: Overwriting existing design element 'delay_FIFO' with newer version. (VER-64)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/state_delay_FIFO_1.syn.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/state_delay_FIFO_1.syn.v:8: Overwriting existing design element 'state_delay_FIFO_1' with newer version. (VER-64)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/state_delay_FIFO_2.syn.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/state_delay_FIFO_2.syn.v:8: Overwriting existing design element 'state_delay_FIFO_2' with newer version. (VER-64)
Compiling source file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/state_delay_FIFO_3.syn.v
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/state_delay_FIFO_3.syn.v:8: Overwriting existing design element 'state_delay_FIFO_3' with newer version. (VER-64)
Warning:  /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/verilog/writeback_controller.v:24: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine state_dff line 141 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/verilog/writeback_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|    data_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine dff line 187 in file
		'/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/verilog/writeback_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/writeback_controller.db:writeback_controller'
Loaded 7 designs.
Current design is 'writeback_controller'.
writeback_controller state_delay_FIFO_3 state_delay_FIFO_2 state_delay_FIFO_1 state_dff delay_FIFO dff
list_designs
delay_FIFO                      state_delay_FIFO_3
dff                             state_dff
state_delay_FIFO_1              writeback_controller (*)
state_delay_FIFO_2
1
current_design $top_level
Current design is 'writeback_controller'.
{writeback_controller}
# Clock period
set clk_period 1.5
1.5
set clk_uncertainty 0.1
0.1
set clk_transition 0.1
0.1
#Create real clock if clock port is found
if {[sizeof_collection [get_ports clk]] > 0} {
  set clk_name "clk"
  set clk_port "clk"
  #If no waveform is specified, 50% duty cycle is assumed
  create_clock -name $clk_name -period $clk_period [get_ports $clk_port] 
  set_drive 0 [get_clocks $clk_name] 
}
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h2". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h3". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'delay_FIFO' in 'writeback_controller'. (LINK-5)
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_uncertainty $clk_uncertainty [get_clocks $clk_name]
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#Propagated clock used for gated clocks only
#set_propagated_clock [get_clocks $clk_name]
set_clock_transition $clk_transition [get_clocks $clk_name]
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_operating_conditions "typical" -library "typical" 
Using operating conditions 'typical' found in library 'typical'.
1
set_wire_load_model -name "ibm13_wl10" -library "typical" 
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_wire_load_mode "segmented" 
1
set typical_input_delay 0.100
0.100
set typical_output_delay 0.100
0.100
set typical_wire_load 0.010 
0.010
# Set leakage optimization
set_leakage_optimization true
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Set maximum fanout of gates
set_max_fanout 16 $top_level 
1
# Configure the clock network
set_fix_hold [all_clocks] 
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_dont_touch_network $clk_port 
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Set delays: Input, Output
set_driving_cell -lib_cell INVX2TR [all_inputs]
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design rule attributes from the driving cell will be set on the port 'clk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'reset'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][PE_state][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][PE_state][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][PE_state][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][data][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][data][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][data][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][data][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][data][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][data][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][data][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[3][data][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][PE_state][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][PE_state][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][PE_state][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][data][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][data][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][data][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][data][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][data][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][data][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][data][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[2][data][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][PE_state][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][PE_state][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][PE_state][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][data][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][data][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][data][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][data][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][data][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][data][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][data][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[1][data][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][PE_state][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][PE_state][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][PE_state][0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][data][7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][data][6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][data][5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][data][4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][data][3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][data][2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][data][1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'pk_out[0][data][0]'. (UID-401)
1
set_input_delay $typical_input_delay [all_inputs] -clock $clk_name 
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
remove_input_delay -clock $clk_name [find port $clk_port]
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay $typical_output_delay [all_outputs] -clock $clk_name 
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Set loading of outputs 
set_load $typical_wire_load [all_outputs] 
1
# Link the design
link

  Linking design 'writeback_controller'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/writeback_controller.db, etc
  typical (library)           /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db
  dw_foundation.sldb (library) /usr/caen/synopsys-synth-2022.03-SP3/libraries/syn/dw_foundation.sldb

Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h2". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h3". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'delay_FIFO' in 'writeback_controller'. (LINK-5)
0
# Verify the design
check_design
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     T-2022.03-SP3
Date:        Thu Mar 30 17:52:40 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     18
    Multiply driven inputs (LINT-6)                                18
--------------------------------------------------------------------------------

Warning: In design 'writeback_controller', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'reset' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[3][data][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[3][data][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[3][data][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[3][data][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[3][data][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[3][data][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[3][data][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[3][data][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[2][data][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[2][data][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[2][data][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[2][data][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[2][data][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[2][data][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[2][data][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'writeback_controller', input port 'pk_out[2][data][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
1
uniquify
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 6 instances of design 'state_dff'. (OPT-1056)
1
# Synthesize the design with retiming (not necessary for your design if you don't want/need it.)
set_optimize_registers
1
compile_ultra
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.3 |     *     |
| Licensed DW Building Blocks        | T-2022.03-DWBB_202203.3 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Comand Line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 71                                     |
| Number of User Hierarchies                              | 10                                     |
| Sequential Cell Count                                   | 26                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 8                                      |
| Number of Dont Touch Nets                               | 11                                     |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 18 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'writeback_controller'

Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h2". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h3". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'delay_FIFO' in 'writeback_controller'. (LINK-5)
Loaded alib file './alib-52/typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy delay_s1/dff_chain before Pass 1 (OPT-776)
Information: Ungrouping hierarchy delay_s3/dff_chain[0] before Pass 1 (OPT-776)
Information: Ungrouping hierarchy delay_s3/dff_chain[1] before Pass 1 (OPT-776)
Information: Ungrouping hierarchy delay_s3/dff_chain[2] before Pass 1 (OPT-776)
Information: Ungrouping hierarchy delay_s2/dff_chain[0] before Pass 1 (OPT-776)
Information: Ungrouping hierarchy delay_s2/dff_chain[1] before Pass 1 (OPT-776)
Information: Ungrouping 6 of 11 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'writeback_controller'
  Processing 'state_delay_FIFO_3'
  Processing 'dff'
  Processing 'state_delay_FIFO_2'
  Processing 'state_delay_FIFO_1'
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h2". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h3". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'delay_FIFO' in 'writeback_controller'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of design writeback_controller. (RTDC-137)
Information: Pipeline detection aborted. Reason: net clk is multidriver net. (RTDC-138)
Information: Aborted pipeline detection on design writeback_controller. (RTDC-140)
  Mapping Optimization (Phase 1)
Information: Checkpoint guidance is generated in the .svf file. (INFO-122)
  Retiming writeback_controller (top)
Warning: A black box cell delay_d2 is 	found on the clock tree.  (RTDC-103)
Warning: A black box cell delay_d3 is 	found on the clock tree.  (RTDC-103)
  Preferred flip-flop is DFFRHQX4TR with setup = 0.07

Warning: Cell 'delay_d3' has no timing information. Treating it 
	like an external module. (RTDC-32)
Warning: Cell 'delay_d2' has no timing information. Treating it 
	like an external module. (RTDC-32)

  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.20
  Critical path length = 1.20
  Clock correction = 0.30 (clock-to-Q delay = 0.14, setup = 0.07, uncertainty = 0.10)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:03     848.2      0.00       0.0       0.0                           33656.8164      0.00  
    0:00:03     848.2      0.00       0.0       0.0                           33656.8164      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:03     848.2      0.00       0.0       0.0                           33656.8164      0.00  
    0:00:03     848.2      0.00       0.0       0.0                           33656.8164      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:04     734.4      0.00       0.0       0.0                           23948.5391      0.00  
    0:00:04     734.4      0.00       0.0       0.0                           23948.5391      0.00  
    0:00:04     734.4      0.00       0.0       0.0                           23948.5391      0.00  
    0:00:04     734.4      0.00       0.0       0.0                           23948.5391      0.00  
    0:00:04     734.4      0.00       0.0       0.0                           23948.5391      0.00  
    0:00:04     734.4      0.00       0.0       0.0                           23948.5391      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04     733.0      0.00       0.0       0.0                           23589.3594      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
    0:00:04     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:04     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:04     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:04     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:05     735.8      0.00       0.0       0.0                           23872.3809      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23893.6172      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23893.6172      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23893.6172      0.00  
    0:00:05     735.8      0.00       0.0       0.0                           23893.6172      0.00  
    0:00:05     734.4      0.00       0.0       0.0                           23512.3359      0.00  
    0:00:05     734.4      0.00       0.0       0.0                           23512.3359      0.00  
    0:00:05     734.4      0.00       0.0       0.0                           23512.3359      0.00  
    0:00:05     734.4      0.00       0.0       0.0                           23512.3359      0.00  
    0:00:05     734.4      0.00       0.0       0.0                           23512.3359      0.00  
    0:00:05     734.4      0.00       0.0       0.0                           23512.3359      0.00  
    0:00:05     728.6      0.00       0.0       0.0                           22902.8965      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h2". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h3". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'delay_FIFO' in 'writeback_controller'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
compile_ultra -incremental
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h2". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h3". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'delay_FIFO' in 'writeback_controller'. (LINK-5)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Comand Line  | compile_ultra -incremental                                                        |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 56                                     |
| Number of User Hierarchies                              | 4                                      |
| Sequential Cell Count                                   | 14                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 5                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 51 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h2". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Information: Building the design 'delay_FIFO' instantiated from design 'writeback_controller' with
	the parameters "INPUT_BITS_NUM=8,NUM_DELAY_CYCLE=2'h3". (HDL-193)
Warning: Cannot find the design 'delay_FIFO' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'delay_FIFO' in 'writeback_controller'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1TR' in the library 'typical' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:01     728.6      0.00       0.0       0.0                           22902.8965      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02     728.6      0.00       0.0       0.0                           21490.3789      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:02   11135.4      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02   11135.4      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02   11135.4      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02   11135.4      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02   11135.4      0.00       0.0       0.0                           21490.3789      0.00  
    0:00:02   11135.4      0.00       0.0       0.0                           21490.3789      0.00  
Loading db file '/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/synopsys/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
# Rename modules, signals according to the naming rules Used for tool exchange
source -verbose "naming_rules.syn.tcl"
1
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
writeback_controller port pk_out[3][PE_state][2] pk_out_3__PE_state__2_
writeback_controller port pk_out[3][PE_state][1] pk_out_3__PE_state__1_
writeback_controller port pk_out[3][PE_state][0] pk_out_3__PE_state__0_
writeback_controller port pk_out[3][data][7]    pk_out_3__data__7_
writeback_controller port pk_out[3][data][6]    pk_out_3__data__6_
writeback_controller port pk_out[3][data][5]    pk_out_3__data__5_
writeback_controller port pk_out[3][data][4]    pk_out_3__data__4_
writeback_controller port pk_out[3][data][3]    pk_out_3__data__3_
writeback_controller port pk_out[3][data][2]    pk_out_3__data__2_
writeback_controller port pk_out[3][data][1]    pk_out_3__data__1_
writeback_controller port pk_out[3][data][0]    pk_out_3__data__0_
writeback_controller port pk_out[2][PE_state][2] pk_out_2__PE_state__2_
writeback_controller port pk_out[2][PE_state][1] pk_out_2__PE_state__1_
writeback_controller port pk_out[2][PE_state][0] pk_out_2__PE_state__0_
writeback_controller port pk_out[2][data][7]    pk_out_2__data__7_
writeback_controller port pk_out[2][data][6]    pk_out_2__data__6_
writeback_controller port pk_out[2][data][5]    pk_out_2__data__5_
writeback_controller port pk_out[2][data][4]    pk_out_2__data__4_
writeback_controller port pk_out[2][data][3]    pk_out_2__data__3_
writeback_controller port pk_out[2][data][2]    pk_out_2__data__2_
writeback_controller port pk_out[2][data][1]    pk_out_2__data__1_
writeback_controller port pk_out[2][data][0]    pk_out_2__data__0_
writeback_controller port pk_out[1][PE_state][2] pk_out_1__PE_state__2_
writeback_controller port pk_out[1][PE_state][1] pk_out_1__PE_state__1_
writeback_controller port pk_out[1][PE_state][0] pk_out_1__PE_state__0_
writeback_controller port pk_out[1][data][7]    pk_out_1__data__7_
writeback_controller port pk_out[1][data][6]    pk_out_1__data__6_
writeback_controller port pk_out[1][data][5]    pk_out_1__data__5_
writeback_controller port pk_out[1][data][4]    pk_out_1__data__4_
writeback_controller port pk_out[1][data][3]    pk_out_1__data__3_
writeback_controller port pk_out[1][data][2]    pk_out_1__data__2_
writeback_controller port pk_out[1][data][1]    pk_out_1__data__1_
writeback_controller port pk_out[1][data][0]    pk_out_1__data__0_
writeback_controller port pk_out[0][PE_state][2] pk_out_0__PE_state__2_
writeback_controller port pk_out[0][PE_state][1] pk_out_0__PE_state__1_
writeback_controller port pk_out[0][PE_state][0] pk_out_0__PE_state__0_
writeback_controller port pk_out[0][data][7]    pk_out_0__data__7_
writeback_controller port pk_out[0][data][6]    pk_out_0__data__6_
writeback_controller port pk_out[0][data][5]    pk_out_0__data__5_
writeback_controller port pk_out[0][data][4]    pk_out_0__data__4_
writeback_controller port pk_out[0][data][3]    pk_out_0__data__3_
writeback_controller port pk_out[0][data][2]    pk_out_0__data__2_
writeback_controller port pk_out[0][data][1]    pk_out_0__data__1_
writeback_controller port pk_out[0][data][0]    pk_out_0__data__0_
writeback_controller net pk_out[3][PE_state][2] pk_out_3__PE_state__2_
writeback_controller net pk_out[3][PE_state][1] pk_out_3__PE_state__1_
writeback_controller net pk_out[3][PE_state][0] pk_out_3__PE_state__0_
writeback_controller net pk_out[3][data][7]     pk_out_3__data__7_
writeback_controller net pk_out[3][data][6]     pk_out_3__data__6_
writeback_controller net pk_out[3][data][5]     pk_out_3__data__5_
writeback_controller net pk_out[3][data][4]     pk_out_3__data__4_
writeback_controller net pk_out[3][data][3]     pk_out_3__data__3_
writeback_controller net pk_out[3][data][2]     pk_out_3__data__2_
writeback_controller net pk_out[3][data][1]     pk_out_3__data__1_
writeback_controller net pk_out[3][data][0]     pk_out_3__data__0_
writeback_controller net pk_out[2][PE_state][2] pk_out_2__PE_state__2_
writeback_controller net pk_out[2][PE_state][1] pk_out_2__PE_state__1_
writeback_controller net pk_out[2][PE_state][0] pk_out_2__PE_state__0_
writeback_controller net pk_out[2][data][7]     pk_out_2__data__7_
writeback_controller net pk_out[2][data][6]     pk_out_2__data__6_
writeback_controller net pk_out[2][data][5]     pk_out_2__data__5_
writeback_controller net pk_out[2][data][4]     pk_out_2__data__4_
writeback_controller net pk_out[2][data][3]     pk_out_2__data__3_
writeback_controller net pk_out[2][data][2]     pk_out_2__data__2_
writeback_controller net pk_out[2][data][1]     pk_out_2__data__1_
writeback_controller net pk_out[2][data][0]     pk_out_2__data__0_
writeback_controller net pk_out[1][PE_state][2] pk_out_1__PE_state__2_
writeback_controller net pk_out[1][PE_state][1] pk_out_1__PE_state__1_
writeback_controller net pk_out[1][PE_state][0] pk_out_1__PE_state__0_
writeback_controller net pk_out[1][data][7]     pk_out_1__data__7_
writeback_controller net pk_out[1][data][6]     pk_out_1__data__6_
writeback_controller net pk_out[1][data][5]     pk_out_1__data__5_
writeback_controller net pk_out[1][data][4]     pk_out_1__data__4_
writeback_controller net pk_out[1][data][3]     pk_out_1__data__3_
writeback_controller net pk_out[1][data][2]     pk_out_1__data__2_
writeback_controller net pk_out[1][data][1]     pk_out_1__data__1_
writeback_controller net pk_out[1][data][0]     pk_out_1__data__0_
writeback_controller net pk_out[0][PE_state][2] pk_out_0__PE_state__2_
writeback_controller net pk_out[0][PE_state][1] pk_out_0__PE_state__1_
writeback_controller net pk_out[0][PE_state][0] pk_out_0__PE_state__0_
writeback_controller net pk_out[0][data][7]     pk_out_0__data__7_
writeback_controller net pk_out[0][data][6]     pk_out_0__data__6_
writeback_controller net pk_out[0][data][5]     pk_out_0__data__5_
writeback_controller net pk_out[0][data][4]     pk_out_0__data__4_
writeback_controller net pk_out[0][data][3]     pk_out_0__data__3_
writeback_controller net pk_out[0][data][2]     pk_out_0__data__2_
writeback_controller net pk_out[0][data][1]     pk_out_0__data__1_
writeback_controller net pk_out[0][data][0]     pk_out_0__data__0_
writeback_controller net CNN_out_state[3][2]    CNN_out_state_3__2_
writeback_controller net CNN_out_state[3][1]    CNN_out_state_3__1_
writeback_controller net CNN_out_state[3][0]    CNN_out_state_3__0_
writeback_controller net CNN_out_state[2][2]    CNN_out_state_2__2_
writeback_controller net CNN_out_state[2][1]    CNN_out_state_2__1_
writeback_controller net CNN_out_state[2][0]    CNN_out_state_2__0_
writeback_controller net CNN_out_state[1][2]    CNN_out_state_1__2_
writeback_controller net CNN_out_state[1][1]    CNN_out_state_1__1_
writeback_controller net CNN_out_state[1][0]    CNN_out_state_1__0_
writeback_controller net CNN_out_data[3][7]     CNN_out_data_3__7_
writeback_controller net CNN_out_data[3][6]     CNN_out_data_3__6_
writeback_controller net CNN_out_data[3][5]     CNN_out_data_3__5_
writeback_controller net CNN_out_data[3][4]     CNN_out_data_3__4_
writeback_controller net CNN_out_data[3][3]     CNN_out_data_3__3_
writeback_controller net CNN_out_data[3][2]     CNN_out_data_3__2_
writeback_controller net CNN_out_data[3][1]     CNN_out_data_3__1_
writeback_controller net CNN_out_data[3][0]     CNN_out_data_3__0_
writeback_controller net CNN_out_data[2][7]     CNN_out_data_2__7_
writeback_controller net CNN_out_data[2][6]     CNN_out_data_2__6_
writeback_controller net CNN_out_data[2][5]     CNN_out_data_2__5_
writeback_controller net CNN_out_data[2][4]     CNN_out_data_2__4_
writeback_controller net CNN_out_data[2][3]     CNN_out_data_2__3_
writeback_controller net CNN_out_data[2][2]     CNN_out_data_2__2_
writeback_controller net CNN_out_data[2][1]     CNN_out_data_2__1_
writeback_controller net CNN_out_data[2][0]     CNN_out_data_2__0_
writeback_controller net CNN_out_data[1][7]     CNN_out_data_1__7_
writeback_controller net CNN_out_data[1][6]     CNN_out_data_1__6_
writeback_controller net CNN_out_data[1][5]     CNN_out_data_1__5_
writeback_controller net CNN_out_data[1][4]     CNN_out_data_1__4_
writeback_controller net CNN_out_data[1][3]     CNN_out_data_1__3_
writeback_controller net CNN_out_data[1][2]     CNN_out_data_1__2_
writeback_controller net CNN_out_data[1][1]     CNN_out_data_1__1_
writeback_controller net CNN_out_data[1][0]     CNN_out_data_1__0_
writeback_controller net N16                    DRAM_in3_WEN
Warning: In the design state_delay_FIFO_1, net 'data_in[2]' is connecting multiple ports. (UCN-1)
Warning: In the design state_delay_FIFO_1, net 'data_in[1]' is connecting multiple ports. (UCN-1)
Warning: In the design state_delay_FIFO_1, net 'data_in[0]' is connecting multiple ports. (UCN-1)
Warning: In the design dff, net 'data_in[7]' is connecting multiple ports. (UCN-1)
Warning: In the design dff, net 'data_in[6]' is connecting multiple ports. (UCN-1)
Warning: In the design dff, net 'data_in[5]' is connecting multiple ports. (UCN-1)
Warning: In the design dff, net 'data_in[4]' is connecting multiple ports. (UCN-1)
Warning: In the design dff, net 'data_in[3]' is connecting multiple ports. (UCN-1)
Warning: In the design dff, net 'data_in[2]' is connecting multiple ports. (UCN-1)
Warning: In the design dff, net 'data_in[1]' is connecting multiple ports. (UCN-1)
Warning: In the design dff, net 'data_in[0]' is connecting multiple ports. (UCN-1)
Warning: In the design state_delay_FIFO_2, net 'data_in[2]' is connecting multiple ports. (UCN-1)
Warning: In the design state_delay_FIFO_2, net 'data_in[1]' is connecting multiple ports. (UCN-1)
Warning: In the design state_delay_FIFO_2, net 'data_in[0]' is connecting multiple ports. (UCN-1)
Warning: In the design state_delay_FIFO_3, net 'data_in[2]' is connecting multiple ports. (UCN-1)
Warning: In the design state_delay_FIFO_3, net 'data_in[1]' is connecting multiple ports. (UCN-1)
Warning: In the design state_delay_FIFO_3, net 'data_in[0]' is connecting multiple ports. (UCN-1)
1
1
# Generate structural verilog netlist
write -hierarchy -format verilog -output "./data/${top_level}.syn.v"
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/writeback_controller.syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
# Generate Standard Delay Format (SDF) file
write_sdf -context verilog "./data/${top_level}.syn.sdf"
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/syn/data/writeback_controller.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
# Generate timing constraints file
write_sdc "./data/${top_level}.syn.sdc"
Warning: Design 'writeback_controller' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Generate report file
set maxpaths 20
20
set rpt_file "./report/${top_level}.syn.rpt"
./report/writeback_controller.syn.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
# Exit dc_shell
quit

Memory usage for this session 197 Mbytes.
Memory usage for this session including child processes 197 Mbytes.
CPU usage for this session 12 seconds ( 0.00 hours ).
Elapsed time for this session 18 seconds ( 0.00 hours ).

Thank you...
