#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xb3fcf0 .scope module, "rv32_soc_TB" "rv32_soc_TB" 2 12;
 .timescale -9 -12;
v0xb6f330_0 .var "clock", 0 0;
v0xb6f3d0_0 .var "reset", 0 0;
S_0xb3bcb0 .scope module, "uut" "rv32_soc" 2 35, 3 13 0, S_0xb3fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0xb6ec50_0 .net "PC", 31 0, v0xb6dab0_0;  1 drivers
v0xb6ed80_0 .net "clk", 0 0, v0xb6f330_0;  1 drivers
v0xb6ee40_0 .net "i_data", 31 0, v0xb6e970_0;  1 drivers
v0xb6ef30_0 .net "mem_rd", 0 0, v0xb6d8b0_0;  1 drivers
v0xb6f020_0 .net "mem_wr", 0 0, v0xb6d950_0;  1 drivers
v0xb6f160_0 .net "o_data", 31 0, v0xb6d9f0_0;  1 drivers
v0xb6f250_0 .net "reset", 0 0, v0xb6f3d0_0;  1 drivers
S_0xb37590 .scope module, "core" "rv32" 3 33, 4 15 0, S_0xb3bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "in_data"
    .port_info 3 /OUTPUT 32 "out_data"
    .port_info 4 /OUTPUT 32 "out_mem_addr"
    .port_info 5 /OUTPUT 1 "mem_wr"
    .port_info 6 /OUTPUT 1 "mem_rd"
P_0xafff20 .param/l "ADDR_WIDTH" 0 4 27, +C4<00000000000000000000000000100000>;
L_0xb80cb0 .functor BUFZ 1, v0xb6ad80_0, C4<0>, C4<0>, C4<0>;
v0xb6c8b0_0 .var "PC", 31 0;
v0xb6c9b0_0 .net "PCplus4", 31 0, L_0xb7f4f0;  1 drivers
v0xb6ca90_0 .net "RegId1", 4 0, L_0xb7f680;  1 drivers
v0xb6cb60_0 .net "RegId2", 4 0, L_0xb7f720;  1 drivers
L_0x7f765a466018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xb6cc70_0 .net/2u *"_s0", 31 0, L_0x7f765a466018;  1 drivers
v0xb6cda0_0 .var "aluIn1", 31 0;
v0xb6ce60_0 .var "aluIn2", 31 0;
v0xb6cf00_0 .net "aluout", 31 0, v0xb68830_0;  1 drivers
v0xb6cfa0_0 .net "alusel1", 0 0, v0xb6a390_0;  1 drivers
v0xb6d100_0 .net "alusel2", 0 0, v0xb6a450_0;  1 drivers
v0xb6d1d0_0 .net "clk", 0 0, v0xb6f330_0;  alias, 1 drivers
v0xb6d270_0 .net "compare_out", 0 0, v0xb68ff0_0;  1 drivers
v0xb6d340_0 .net "func3", 2 0, L_0xb7f850;  1 drivers
v0xb6d3e0_0 .net "funcQual", 0 0, v0xb6a6a0_0;  1 drivers
v0xb6d480_0 .net "imm", 31 0, v0xb6a7e0_0;  1 drivers
v0xb6d520_0 .net "in_data", 31 0, v0xb6e970_0;  alias, 1 drivers
v0xb6d5c0_0 .var "instr", 31 0;
v0xb6d770_0 .net "isALU", 0 0, v0xb6a960_0;  1 drivers
v0xb6d810_0 .net "isBRANCH", 0 0, v0xb6aa20_0;  1 drivers
v0xb6d8b0_0 .var "mem_rd", 0 0;
v0xb6d950_0 .var "mem_wr", 0 0;
v0xb6d9f0_0 .var "out_data", 31 0;
v0xb6dab0_0 .var "out_mem_addr", 31 0;
v0xb6db90_0 .net "regOut1", 31 0, L_0xb81030;  1 drivers
v0xb6dca0_0 .net "regOut2", 31 0, L_0xb81310;  1 drivers
v0xb6ddb0_0 .net "reset", 0 0, v0xb6f3d0_0;  alias, 1 drivers
v0xb6de70_0 .var "state", 5 0;
v0xb6df50_0 .net "writeBack", 0 0, L_0xb80cb0;  1 drivers
v0xb6dff0_0 .var "writeBackData", 31 0;
v0xb6e090_0 .net "writeBackEn", 0 0, v0xb6ad80_0;  1 drivers
v0xb6e160_0 .net "writeBackRegId", 4 0, L_0xb7f590;  1 drivers
L_0xb7f4f0 .arith/sum 32, v0xb6c8b0_0, L_0x7f765a466018;
S_0xb36d10 .scope module, "ALU" "alu" 4 110, 5 7 0, S_0xb37590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "func3"
    .port_info 4 /INPUT 1 "opequal"
    .port_info 5 /OUTPUT 32 "out"
v0xb4bbb0_0 .net "clk", 0 0, v0xb6f330_0;  alias, 1 drivers
v0xb68470_0 .net "func3", 2 0, L_0xb7f850;  alias, 1 drivers
v0xb68550_0 .net "in1", 31 0, v0xb6cda0_0;  1 drivers
v0xb68640_0 .net "in2", 31 0, v0xb6ce60_0;  1 drivers
v0xb68720_0 .net "opequal", 0 0, v0xb6a6a0_0;  alias, 1 drivers
v0xb68830_0 .var "out", 31 0;
E_0xb36690 .event posedge, v0xb4bbb0_0;
S_0xb68a10 .scope module, "COMPARE" "compare" 4 126, 6 8 0, S_0xb37590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "op"
    .port_info 4 /OUTPUT 1 "out"
v0xb68c80_0 .net "clk", 0 0, v0xb6f330_0;  alias, 1 drivers
v0xb68d50_0 .net "in1", 31 0, L_0xb81030;  alias, 1 drivers
v0xb68e10_0 .net "in2", 31 0, L_0xb81310;  alias, 1 drivers
v0xb68f00_0 .net "op", 2 0, L_0xb7f850;  alias, 1 drivers
v0xb68ff0_0 .var "out", 0 0;
S_0xb69180 .scope module, "decoder" "mini_decoder" 4 58, 7 9 0, S_0xb37590;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "writeBackEn"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 3 "func3"
    .port_info 6 /OUTPUT 1 "funcQual"
    .port_info 7 /OUTPUT 1 "alusel1"
    .port_info 8 /OUTPUT 1 "alusel2"
    .port_info 9 /OUTPUT 1 "isALU"
    .port_info 10 /OUTPUT 1 "isBRANCH"
    .port_info 11 /OUTPUT 32 "imm"
L_0xb69350 .functor OR 1, L_0xb809a0, L_0xb80a90, C4<0>, C4<0>;
v0xb695a0_0 .net "Bimm", 31 0, L_0xb80760;  1 drivers
v0xb696a0_0 .net "Iimm", 31 0, L_0xb7fc90;  1 drivers
v0xb69780_0 .net *"_s10", 20 0, L_0xb7fa20;  1 drivers
v0xb69870_0 .net *"_s13", 10 0, L_0xb7fbf0;  1 drivers
v0xb69950_0 .net *"_s17", 0 0, L_0xb7ffb0;  1 drivers
v0xb69a80_0 .net *"_s18", 19 0, L_0xb80160;  1 drivers
v0xb69b60_0 .net *"_s21", 0 0, L_0xb80310;  1 drivers
v0xb69c40_0 .net *"_s23", 5 0, L_0xb803b0;  1 drivers
v0xb69d20_0 .net *"_s25", 3 0, L_0xb80660;  1 drivers
L_0x7f765a466060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xb69e90_0 .net/2u *"_s26", 0 0, L_0x7f765a466060;  1 drivers
L_0x7f765a4660a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xb69f70_0 .net/2u *"_s30", 2 0, L_0x7f765a4660a8;  1 drivers
v0xb6a050_0 .net *"_s32", 0 0, L_0xb809a0;  1 drivers
L_0x7f765a4660f0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xb6a110_0 .net/2u *"_s34", 2 0, L_0x7f765a4660f0;  1 drivers
v0xb6a1f0_0 .net *"_s36", 0 0, L_0xb80a90;  1 drivers
v0xb6a2b0_0 .net *"_s9", 0 0, L_0xb7f980;  1 drivers
v0xb6a390_0 .var "alusel1", 0 0;
v0xb6a450_0 .var "alusel2", 0 0;
v0xb6a600_0 .net "func3", 2 0, L_0xb7f850;  alias, 1 drivers
v0xb6a6a0_0 .var "funcQual", 0 0;
v0xb6a740_0 .net "funcisshift", 0 0, L_0xb69350;  1 drivers
v0xb6a7e0_0 .var "imm", 31 0;
v0xb6a880_0 .net "instr", 31 0, v0xb6d5c0_0;  1 drivers
v0xb6a960_0 .var "isALU", 0 0;
v0xb6aa20_0 .var "isBRANCH", 0 0;
v0xb6aae0_0 .net "rd", 4 0, L_0xb7f590;  alias, 1 drivers
v0xb6abc0_0 .net "rs1", 4 0, L_0xb7f680;  alias, 1 drivers
v0xb6aca0_0 .net "rs2", 4 0, L_0xb7f720;  alias, 1 drivers
v0xb6ad80_0 .var "writeBackEn", 0 0;
E_0xb36b20/0 .event edge, v0xb6a880_0, v0xb6aae0_0, v0xb6abc0_0, v0xb6aca0_0;
E_0xb36b20/1 .event edge, v0xb68470_0, v0xb6a7e0_0;
E_0xb36b20 .event/or E_0xb36b20/0, E_0xb36b20/1;
E_0xb69530 .event edge, v0xb6a880_0, v0xb6a740_0, v0xb696a0_0, v0xb695a0_0;
L_0xb7f590 .part v0xb6d5c0_0, 7, 5;
L_0xb7f680 .part v0xb6d5c0_0, 15, 5;
L_0xb7f720 .part v0xb6d5c0_0, 20, 5;
L_0xb7f850 .part v0xb6d5c0_0, 12, 3;
L_0xb7f980 .part v0xb6d5c0_0, 31, 1;
LS_0xb7fa20_0_0 .concat [ 1 1 1 1], L_0xb7f980, L_0xb7f980, L_0xb7f980, L_0xb7f980;
LS_0xb7fa20_0_4 .concat [ 1 1 1 1], L_0xb7f980, L_0xb7f980, L_0xb7f980, L_0xb7f980;
LS_0xb7fa20_0_8 .concat [ 1 1 1 1], L_0xb7f980, L_0xb7f980, L_0xb7f980, L_0xb7f980;
LS_0xb7fa20_0_12 .concat [ 1 1 1 1], L_0xb7f980, L_0xb7f980, L_0xb7f980, L_0xb7f980;
LS_0xb7fa20_0_16 .concat [ 1 1 1 1], L_0xb7f980, L_0xb7f980, L_0xb7f980, L_0xb7f980;
LS_0xb7fa20_0_20 .concat [ 1 0 0 0], L_0xb7f980;
LS_0xb7fa20_1_0 .concat [ 4 4 4 4], LS_0xb7fa20_0_0, LS_0xb7fa20_0_4, LS_0xb7fa20_0_8, LS_0xb7fa20_0_12;
LS_0xb7fa20_1_4 .concat [ 4 1 0 0], LS_0xb7fa20_0_16, LS_0xb7fa20_0_20;
L_0xb7fa20 .concat [ 16 5 0 0], LS_0xb7fa20_1_0, LS_0xb7fa20_1_4;
L_0xb7fbf0 .part v0xb6d5c0_0, 20, 11;
L_0xb7fc90 .concat [ 11 21 0 0], L_0xb7fbf0, L_0xb7fa20;
L_0xb7ffb0 .part v0xb6d5c0_0, 31, 1;
LS_0xb80160_0_0 .concat [ 1 1 1 1], L_0xb7ffb0, L_0xb7ffb0, L_0xb7ffb0, L_0xb7ffb0;
LS_0xb80160_0_4 .concat [ 1 1 1 1], L_0xb7ffb0, L_0xb7ffb0, L_0xb7ffb0, L_0xb7ffb0;
LS_0xb80160_0_8 .concat [ 1 1 1 1], L_0xb7ffb0, L_0xb7ffb0, L_0xb7ffb0, L_0xb7ffb0;
LS_0xb80160_0_12 .concat [ 1 1 1 1], L_0xb7ffb0, L_0xb7ffb0, L_0xb7ffb0, L_0xb7ffb0;
LS_0xb80160_0_16 .concat [ 1 1 1 1], L_0xb7ffb0, L_0xb7ffb0, L_0xb7ffb0, L_0xb7ffb0;
LS_0xb80160_1_0 .concat [ 4 4 4 4], LS_0xb80160_0_0, LS_0xb80160_0_4, LS_0xb80160_0_8, LS_0xb80160_0_12;
LS_0xb80160_1_4 .concat [ 4 0 0 0], LS_0xb80160_0_16;
L_0xb80160 .concat [ 16 4 0 0], LS_0xb80160_1_0, LS_0xb80160_1_4;
L_0xb80310 .part v0xb6d5c0_0, 7, 1;
L_0xb803b0 .part v0xb6d5c0_0, 25, 6;
L_0xb80660 .part v0xb6d5c0_0, 8, 4;
LS_0xb80760_0_0 .concat [ 1 4 6 1], L_0x7f765a466060, L_0xb80660, L_0xb803b0, L_0xb80310;
LS_0xb80760_0_4 .concat [ 20 0 0 0], L_0xb80160;
L_0xb80760 .concat [ 12 20 0 0], LS_0xb80760_0_0, LS_0xb80760_0_4;
L_0xb809a0 .cmp/eq 3, L_0xb7f850, L_0x7f765a4660a8;
L_0xb80a90 .cmp/eq 3, L_0xb7f850, L_0x7f765a4660f0;
S_0xb6b030 .scope module, "regs" "register_file" 4 90, 8 9 0, S_0xb37590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 1 "inEn"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
L_0xb81030 .functor BUFZ 32, L_0xb80dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xb81310 .functor BUFZ 32, L_0xb810f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xb6b4a0 .array "RF", 0 31, 31 0;
v0xb6ba90_0 .net *"_s0", 31 0, L_0xb80dc0;  1 drivers
v0xb6bb70_0 .net *"_s10", 6 0, L_0xb81190;  1 drivers
L_0x7f765a466180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb6bc30_0 .net *"_s13", 1 0, L_0x7f765a466180;  1 drivers
v0xb6bd10_0 .net *"_s2", 6 0, L_0xb80e60;  1 drivers
L_0x7f765a466138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xb6be40_0 .net *"_s5", 1 0, L_0x7f765a466138;  1 drivers
v0xb6bf20_0 .net *"_s8", 31 0, L_0xb810f0;  1 drivers
v0xb6c000_0 .net "clock", 0 0, v0xb6f330_0;  alias, 1 drivers
v0xb6c0f0_0 .net "data1", 31 0, L_0xb81030;  alias, 1 drivers
v0xb6c240_0 .net "data2", 31 0, L_0xb81310;  alias, 1 drivers
v0xb6c2e0_0 .var/i "i", 31 0;
v0xb6c3a0_0 .net "inEn", 0 0, L_0xb80cb0;  alias, 1 drivers
v0xb6c460_0 .net "read1", 4 0, L_0xb7f680;  alias, 1 drivers
v0xb6c550_0 .net "read2", 4 0, L_0xb7f720;  alias, 1 drivers
v0xb6c620_0 .net "writedata", 31 0, v0xb6dff0_0;  1 drivers
v0xb6c6e0_0 .net "writereg", 4 0, L_0xb7f590;  alias, 1 drivers
v0xb6b4a0_0 .array/port v0xb6b4a0, 0;
E_0xb6b320/0 .event edge, v0xb6c620_0, v0xb6aae0_0, v0xb6c2e0_0, v0xb6b4a0_0;
v0xb6b4a0_1 .array/port v0xb6b4a0, 1;
v0xb6b4a0_2 .array/port v0xb6b4a0, 2;
v0xb6b4a0_3 .array/port v0xb6b4a0, 3;
v0xb6b4a0_4 .array/port v0xb6b4a0, 4;
E_0xb6b320/1 .event edge, v0xb6b4a0_1, v0xb6b4a0_2, v0xb6b4a0_3, v0xb6b4a0_4;
v0xb6b4a0_5 .array/port v0xb6b4a0, 5;
v0xb6b4a0_6 .array/port v0xb6b4a0, 6;
v0xb6b4a0_7 .array/port v0xb6b4a0, 7;
v0xb6b4a0_8 .array/port v0xb6b4a0, 8;
E_0xb6b320/2 .event edge, v0xb6b4a0_5, v0xb6b4a0_6, v0xb6b4a0_7, v0xb6b4a0_8;
v0xb6b4a0_9 .array/port v0xb6b4a0, 9;
v0xb6b4a0_10 .array/port v0xb6b4a0, 10;
v0xb6b4a0_11 .array/port v0xb6b4a0, 11;
v0xb6b4a0_12 .array/port v0xb6b4a0, 12;
E_0xb6b320/3 .event edge, v0xb6b4a0_9, v0xb6b4a0_10, v0xb6b4a0_11, v0xb6b4a0_12;
v0xb6b4a0_13 .array/port v0xb6b4a0, 13;
v0xb6b4a0_14 .array/port v0xb6b4a0, 14;
v0xb6b4a0_15 .array/port v0xb6b4a0, 15;
v0xb6b4a0_16 .array/port v0xb6b4a0, 16;
E_0xb6b320/4 .event edge, v0xb6b4a0_13, v0xb6b4a0_14, v0xb6b4a0_15, v0xb6b4a0_16;
v0xb6b4a0_17 .array/port v0xb6b4a0, 17;
v0xb6b4a0_18 .array/port v0xb6b4a0, 18;
v0xb6b4a0_19 .array/port v0xb6b4a0, 19;
v0xb6b4a0_20 .array/port v0xb6b4a0, 20;
E_0xb6b320/5 .event edge, v0xb6b4a0_17, v0xb6b4a0_18, v0xb6b4a0_19, v0xb6b4a0_20;
v0xb6b4a0_21 .array/port v0xb6b4a0, 21;
v0xb6b4a0_22 .array/port v0xb6b4a0, 22;
v0xb6b4a0_23 .array/port v0xb6b4a0, 23;
v0xb6b4a0_24 .array/port v0xb6b4a0, 24;
E_0xb6b320/6 .event edge, v0xb6b4a0_21, v0xb6b4a0_22, v0xb6b4a0_23, v0xb6b4a0_24;
v0xb6b4a0_25 .array/port v0xb6b4a0, 25;
v0xb6b4a0_26 .array/port v0xb6b4a0, 26;
v0xb6b4a0_27 .array/port v0xb6b4a0, 27;
v0xb6b4a0_28 .array/port v0xb6b4a0, 28;
E_0xb6b320/7 .event edge, v0xb6b4a0_25, v0xb6b4a0_26, v0xb6b4a0_27, v0xb6b4a0_28;
v0xb6b4a0_29 .array/port v0xb6b4a0, 29;
v0xb6b4a0_30 .array/port v0xb6b4a0, 30;
v0xb6b4a0_31 .array/port v0xb6b4a0, 31;
E_0xb6b320/8 .event edge, v0xb6b4a0_29, v0xb6b4a0_30, v0xb6b4a0_31;
E_0xb6b320 .event/or E_0xb6b320/0, E_0xb6b320/1, E_0xb6b320/2, E_0xb6b320/3, E_0xb6b320/4, E_0xb6b320/5, E_0xb6b320/6, E_0xb6b320/7, E_0xb6b320/8;
L_0xb80dc0 .array/port v0xb6b4a0, L_0xb80e60;
L_0xb80e60 .concat [ 5 2 0 0], L_0xb7f680, L_0x7f765a466138;
L_0xb810f0 .array/port v0xb6b4a0, L_0xb81190;
L_0xb81190 .concat [ 5 2 0 0], L_0xb7f720, L_0x7f765a466180;
S_0xb6e350 .scope module, "ram" "memory" 3 23, 9 8 0, S_0xb3bcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PC"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 32 "o_data"
v0xb6e5e0_0 .net "PC", 31 0, v0xb6dab0_0;  alias, 1 drivers
v0xb6e6a0_0 .net "clk", 0 0, v0xb6f330_0;  alias, 1 drivers
v0xb6e7d0_0 .net "i_data", 31 0, v0xb6d9f0_0;  alias, 1 drivers
v0xb6e8d0 .array "memory", 0 15, 31 0;
v0xb6e970_0 .var "o_data", 31 0;
v0xb6ea10_0 .net "rd", 0 0, v0xb6d8b0_0;  alias, 1 drivers
v0xb6eae0_0 .net "wr", 0 0, v0xb6d950_0;  alias, 1 drivers
    .scope S_0xb6e350;
T_0 ;
    %wait E_0xb36690;
    %load/vec4 v0xb6eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0xb6e7d0_0;
    %ix/getv 3, v0xb6e5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb6e8d0, 0, 4;
T_0.0 ;
    %load/vec4 v0xb6ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %ix/getv 4, v0xb6e5e0_0;
    %load/vec4a v0xb6e8d0, 4;
    %assign/vec4 v0xb6e970_0, 0;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xb6e350;
T_1 ;
    %pushi/vec4 1717666323, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb6e8d0, 4, 0;
    %pushi/vec4 1717674515, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb6e8d0, 4, 0;
    %pushi/vec4 1717678611, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb6e8d0, 4, 0;
    %pushi/vec4 1717682707, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb6e8d0, 4, 0;
    %pushi/vec4 1717690899, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb6e8d0, 4, 0;
    %pushi/vec4 1717694995, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb6e8d0, 4, 0;
    %pushi/vec4 6394387, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb6e8d0, 4, 0;
    %pushi/vec4 6410771, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb6e8d0, 4, 0;
    %pushi/vec4 1080152595, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xb6e8d0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0xb69180;
T_2 ;
    %wait E_0xb69530;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6aa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6a6a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xb6a390_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xb6a450_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xb6a7e0_0, 0, 32;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xb6ad80_0, 0, 1;
    %load/vec4 v0xb6a880_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6ad80_0, 0, 1;
    %load/vec4 v0xb6a740_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0xb6a880_0;
    %parti/s 1, 30, 6;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %store/vec4 v0xb6a6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6a390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6a450_0, 0, 1;
    %load/vec4 v0xb696a0_0;
    %store/vec4 v0xb6a7e0_0, 0, 32;
    %jmp T_2.3;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6ad80_0, 0, 1;
    %load/vec4 v0xb6a880_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0xb6a6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6a390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6a450_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6aa20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6a390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6a450_0, 0, 1;
    %load/vec4 v0xb695a0_0;
    %store/vec4 v0xb6a7e0_0, 0, 32;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xb69180;
T_3 ;
    %wait E_0xb36b20;
    %vpi_call 7 108 "$display", "instr: %b", v0xb6a880_0 {0 0 0};
    %vpi_call 7 109 "$display", "Destination Register:%b", v0xb6aae0_0 {0 0 0};
    %vpi_call 7 110 "$display", "Source Register: %b", v0xb6abc0_0 {0 0 0};
    %vpi_call 7 111 "$display", "Source Register: %b", v0xb6aca0_0 {0 0 0};
    %vpi_call 7 112 "$display", "Func3 : %b", v0xb6a600_0 {0 0 0};
    %vpi_call 7 113 "$display", "imm : %b", v0xb6a7e0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xb6b030;
T_4 ;
    %wait E_0xb36690;
    %load/vec4 v0xb6c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xb6c6e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0xb6c620_0;
    %load/vec4 v0xb6c6e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb6b4a0, 0, 4;
T_4.2 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb6b030;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb6b4a0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb6b4a0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xb6b4a0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0xb6b030;
T_6 ;
    %wait E_0xb6b320;
    %vpi_call 8 47 "$display", "\000" {0 0 0};
    %vpi_call 8 48 "$display", "\000" {0 0 0};
    %vpi_call 8 49 "$display", "Write Data: %d", v0xb6c620_0 {0 0 0};
    %vpi_call 8 50 "$display", "Write reg:  %d", v0xb6c6e0_0 {0 0 0};
    %vpi_call 8 51 "$display", "REGISTER FILE:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb6c2e0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0xb6c2e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call 8 53 "$display", "R[%d]     ::      %d", v0xb6c2e0_0, &A<v0xb6b4a0, v0xb6c2e0_0 > {0 0 0};
    %load/vec4 v0xb6c2e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xb6c2e0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 8 55 "$display", "\012\012" {0 0 0};
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xb36d10;
T_7 ;
    %wait E_0xb36690;
    %load/vec4 v0xb68470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0xb68720_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %load/vec4 v0xb68550_0;
    %load/vec4 v0xb68640_0;
    %sub;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0xb68550_0;
    %load/vec4 v0xb68640_0;
    %add;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v0xb68830_0, 0, 32;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0xb68550_0;
    %load/vec4 v0xb68640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %store/vec4 v0xb68830_0, 0, 32;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0xb68550_0;
    %load/vec4 v0xb68640_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %store/vec4 v0xb68830_0, 0, 32;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0xb68550_0;
    %load/vec4 v0xb68640_0;
    %xor;
    %store/vec4 v0xb68830_0, 0, 32;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0xb68550_0;
    %load/vec4 v0xb68640_0;
    %or;
    %store/vec4 v0xb68830_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0xb68550_0;
    %load/vec4 v0xb68640_0;
    %and;
    %store/vec4 v0xb68830_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0xb68550_0;
    %load/vec4 v0xb68640_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0xb68830_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0xb68720_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.15, 8;
    %load/vec4 v0xb68550_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %load/vec4 v0xb68550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xb68640_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0xb68830_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0xb68a10;
T_8 ;
    %wait E_0xb36690;
    %load/vec4 v0xb68f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xb68ff0_0, 0, 1;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v0xb68d50_0;
    %load/vec4 v0xb68e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xb68ff0_0, 0, 1;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v0xb68d50_0;
    %load/vec4 v0xb68e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0xb68ff0_0, 0, 1;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v0xb68d50_0;
    %load/vec4 v0xb68e10_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0xb68ff0_0, 0, 1;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v0xb68e10_0;
    %load/vec4 v0xb68d50_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xb68ff0_0, 0, 1;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0xb68d50_0;
    %load/vec4 v0xb68e10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0xb68ff0_0, 0, 1;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0xb68e10_0;
    %load/vec4 v0xb68d50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xb68ff0_0, 0, 1;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0xb37590;
T_9 ;
    %wait E_0xb36690;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xb6de70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb6d950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xb6d8b0_0, 0;
    %load/vec4 v0xb6ddb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb6de70_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xb6c8b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0xb6de70_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %load/vec4 v0xb6de70_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %load/vec4 v0xb6de70_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %load/vec4 v0xb6de70_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %load/vec4 v0xb6de70_0;
    %parti/s 1, 4, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb6de70_0, 4, 5;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0xb6c8b0_0;
    %assign/vec4 v0xb6dab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xb6d8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb6de70_0, 4, 5;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb6de70_0, 4, 5;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0xb6d520_0;
    %assign/vec4 v0xb6d5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb6de70_0, 4, 5;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0xb6cfa0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.9, 8;
    %load/vec4 v0xb6c8b0_0;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %load/vec4 v0xb6db90_0;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %assign/vec4 v0xb6cda0_0, 0;
    %load/vec4 v0xb6d100_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.11, 8;
    %load/vec4 v0xb6d480_0;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %load/vec4 v0xb6dca0_0;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %assign/vec4 v0xb6ce60_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb6de70_0, 4, 5;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0xb6d810_0;
    %load/vec4 v0xb6d270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.13, 8;
    %load/vec4 v0xb6cf00_0;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %load/vec4 v0xb6c9b0_0;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %assign/vec4 v0xb6c8b0_0, 0;
    %load/vec4 v0xb6cf00_0;
    %assign/vec4 v0xb6dff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xb6de70_0, 4, 5;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xb3fcf0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6f330_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0xb6f330_0;
    %inv;
    %store/vec4 v0xb6f330_0, 0, 1;
    %jmp T_10.0;
    %jmp T_10;
    .thread T_10;
    .scope S_0xb3fcf0;
T_11 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb6f3d0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb6f3d0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xb3fcf0;
T_12 ;
    %vpi_call 2 30 "$dumpfile", "rv32_soc_TB.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xb3fcf0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "rv32_soc_TB.v";
    "./rv32_soc.v";
    "./rv32.v";
    "./alu.v";
    "./compare.v";
    "./mini_decoder.v";
    "./register_file.v";
    "./memory.v";
