digraph "CFG for '_Z12UpdateSecondPfS_fS_' function" {
	label="CFG for '_Z12UpdateSecondPfS_fS_' function";

	Node0x5b57130 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = sext i32 %13 to i64\l  %15 = getelementptr inbounds float, float addrspace(1)* %3, i64 %14\l  %16 = load float, float addrspace(1)* %15, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %17 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %19 = fmul contract float %16, %18\l  store float %19, float addrspace(1)* %17, align 4, !tbaa !7\l  %20 = getelementptr inbounds float, float addrspace(1)* %1, i64 %14\l  %21 = load float, float addrspace(1)* %20, align 4, !tbaa !7\l  %22 = fmul contract float %21, %2\l  %23 = fadd contract float %19, %22\l  store float %23, float addrspace(1)* %17, align 4, !tbaa !7\l  store float 1.000000e+00, float addrspace(1)* %15, align 4, !tbaa !7\l  ret void\l}"];
}
