Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Mar 22 23:43:21 2021
| Host         : Hoo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[32]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[33]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[34]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[35]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[36]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[37]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[38]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[44]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[45]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[46]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[57]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[58]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[59]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[60]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[61]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/prD/q_reg[63]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 768 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.057        0.000                      0                 2591        0.071        0.000                      0                 2591        3.000        0.000                       0                   774  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 7.143}      14.286          70.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 7.143}      14.286          70.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0          0.057        0.000                      0                 2591        0.159        0.000                      0                 2591        5.893        0.000                       0                   770  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0_1        0.058        0.000                      0                 2591        0.159        0.000                      0                 2591        5.893        0.000                       0                   770  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.057        0.000                      0                 2591        0.071        0.000                      0                 2591  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.057        0.000                      0                 2591        0.071        0.000                      0                 2591  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.987ns  (logic 2.806ns (40.158%)  route 4.181ns (59.842%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.947    13.286    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.410 r  U_xgriscv/dp/prD/q[4]_i_1__11/O
                         net (fo=1, routed)           0.000    13.410    U_xgriscv/dp/prD/p_1_in[4]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[4]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.031    13.466    U_xgriscv/dp/prD/q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.789ns  (logic 2.806ns (41.330%)  route 3.983ns (58.670%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 12.790 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.749    13.087    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124    13.211 r  U_xgriscv/dp/prD/q[19]_i_1__6/O
                         net (fo=1, routed)           0.000    13.211    U_xgriscv/dp/prD/p_1_in[19]
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.524    12.790    U_xgriscv/dp/prD/clk_out2
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[19]/C
                         clock pessimism              0.487    13.277    
                         clock uncertainty           -0.088    13.189    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.079    13.268    U_xgriscv/dp/prD/q_reg[19]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.986ns  (logic 2.806ns (40.163%)  route 4.180ns (59.836%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.946    13.285    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.409 r  U_xgriscv/dp/prD/q[12]_i_1__7/O
                         net (fo=1, routed)           0.000    13.409    U_xgriscv/dp/prD/p_1_in[12]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[12]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.032    13.467    U_xgriscv/dp/prD/q_reg[12]
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.784ns  (logic 2.801ns (41.286%)  route 3.983ns (58.714%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 12.790 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.749    13.087    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.119    13.206 r  U_xgriscv/dp/prD/q[45]_i_1/O
                         net (fo=1, routed)           0.000    13.206    U_xgriscv/dp/prD/p_1_in[45]
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.524    12.790    U_xgriscv/dp/prD/clk_out2
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[45]/C
                         clock pessimism              0.487    13.277    
                         clock uncertainty           -0.088    13.189    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.118    13.307    U_xgriscv/dp/prD/q_reg[45]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.983ns  (logic 2.802ns (40.123%)  route 4.181ns (59.877%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.947    13.286    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.120    13.406 r  U_xgriscv/dp/prD/q[63]_i_2/O
                         net (fo=1, routed)           0.000    13.406    U_xgriscv/dp/prD/p_1_in[63]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[63]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.075    13.510    U_xgriscv/dp/prD/q_reg[63]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.979ns  (logic 2.799ns (40.103%)  route 4.180ns (59.897%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.946    13.285    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.117    13.402 r  U_xgriscv/dp/prD/q[52]_i_1/O
                         net (fo=1, routed)           0.000    13.402    U_xgriscv/dp/prD/p_1_in[52]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[52]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.075    13.510    U_xgriscv/dp/prD/q_reg[52]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.935ns  (logic 2.806ns (40.459%)  route 4.129ns (59.541%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.958 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.895    13.234    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.358 r  U_xgriscv/dp/prD/q[36]_i_1/O
                         net (fo=1, routed)           0.000    13.358    U_xgriscv/dp/prD/p_1_in[36]
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.693    12.958    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[36]/C
                         clock pessimism              0.568    13.526    
                         clock uncertainty           -0.088    13.438    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.031    13.469    U_xgriscv/dp/prD/q_reg[36]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.931ns  (logic 2.802ns (40.425%)  route 4.129ns (59.575%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.958 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.895    13.234    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.120    13.354 r  U_xgriscv/dp/prD/q[38]_i_1/O
                         net (fo=1, routed)           0.000    13.354    U_xgriscv/dp/prD/p_1_in[38]
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.693    12.958    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[38]/C
                         clock pessimism              0.568    13.526    
                         clock uncertainty           -0.088    13.438    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.075    13.513    U_xgriscv/dp/prD/q_reg[38]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.828ns  (logic 2.806ns (41.095%)  route 4.022ns (58.905%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.954 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 r  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.788    13.126    U_xgriscv/dp/prD/flushD1__3
    SLICE_X16Y43         LUT5 (Prop_lut5_I3_O)        0.124    13.250 r  U_xgriscv/dp/prD/q[25]_i_1__1/O
                         net (fo=1, routed)           0.000    13.250    U_xgriscv/dp/pcreg/D[25]
    SLICE_X16Y43         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.689    12.954    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X16Y43         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.568    13.522    
                         clock uncertainty           -0.088    13.434    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.031    13.465    U_xgriscv/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.816ns  (logic 2.806ns (41.169%)  route 4.010ns (58.831%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.954 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.776    13.114    U_xgriscv/dp/prD/flushD1__3
    SLICE_X16Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.238 r  U_xgriscv/dp/prD/q[1]_i_1__10/O
                         net (fo=1, routed)           0.000    13.238    U_xgriscv/dp/prD/p_1_in[1]
    SLICE_X16Y46         FDCE                                         r  U_xgriscv/dp/prD/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.689    12.954    U_xgriscv/dp/prD/clk_out2
    SLICE_X16Y46         FDCE                                         r  U_xgriscv/dp/prD/q_reg[1]/C
                         clock pessimism              0.568    13.522    
                         clock uncertainty           -0.088    13.434    
    SLICE_X16Y46         FDCE (Setup_fdce_C_D)        0.031    13.465    U_xgriscv/dp/prD/q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                                  0.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2W/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/pr2W/clk_out2
    SLICE_X20Y48         FDCE                                         r  U_xgriscv/dp/pr2W/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/pr2W/q_reg[24]/Q
                         net (fo=6, routed)           0.077    -0.305    U_xgriscv/dp/pr1M/q_reg[31]_2[24]
    SLICE_X21Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  U_xgriscv/dp/pr1M/disp_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    U_Multi/D[24]
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_Multi/clk_out2
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[24]/C
                         clock pessimism              0.247    -0.510    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.091    -0.419    U_Multi/disp_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.668    -0.496    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X7Y41          FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  U_xgriscv/dp/pr2E/q_reg[5]/Q
                         net (fo=2, routed)           0.115    -0.239    U_xgriscv/dp/pr2M/D[5]
    SLICE_X4Y41          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.945    -0.728    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X4Y41          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[5]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.070    -0.410    U_xgriscv/dp/pr2M/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.043%)  route 0.130ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.667    -0.497    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X4Y39          FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  U_xgriscv/dp/pr2E/q_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.226    U_xgriscv/dp/pr2M/D[1]
    SLICE_X2Y39          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.945    -0.728    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X2Y39          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[1]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.060    -0.397    U_xgriscv/dp/pr2M/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regE/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/regM/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/regE/clk_out2
    SLICE_X17Y47         FDCE                                         r  U_xgriscv/dp/regE/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/regE/q_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.260    U_xgriscv/dp/regM/q_reg[17]_0[2]
    SLICE_X16Y47         FDCE                                         r  U_xgriscv/dp/regM/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_xgriscv/dp/regM/clk_out2
    SLICE_X16Y47         FDCE                                         r  U_xgriscv/dp/regM/q_reg[1]/C
                         clock pessimism              0.247    -0.510    
    SLICE_X16Y47         FDCE (Hold_fdce_C_D)         0.070    -0.440    U_xgriscv/dp/regM/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regE/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.281ns (44.573%)  route 0.349ns (55.427%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.576    -0.588    U_xgriscv/dp/regE/clk_out2
    SLICE_X14Y50         FDCE                                         r  U_xgriscv/dp/regE/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.148    -0.440 r  U_xgriscv/dp/regE/q_reg[5]/Q
                         net (fo=68, routed)          0.349    -0.091    U_xgriscv/dp/regE/Q[3]
    SLICE_X23Y43         MUXF8 (Prop_muxf8_S_O)       0.133     0.042 r  U_xgriscv/dp/regE/q_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.042    U_xgriscv/dp/pr1M/q_reg[5]_0[27]
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.916    -0.757    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
                         clock pessimism              0.504    -0.253    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.105    -0.148    U_xgriscv/dp/pr1M/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.669    -0.495    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X7Y44          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  U_xgriscv/dp/pr2M/q_reg[14]/Q
                         net (fo=3, routed)           0.116    -0.237    U_xgriscv/dp/pr1M/q_reg[31]_0[14]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  U_xgriscv/dp/pr1M/disp_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    U_Multi/D[14]
    SLICE_X5Y44          FDPE                                         r  U_Multi/disp_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.946    -0.727    U_Multi/clk_out2
    SLICE_X5Y44          FDPE                                         r  U_Multi/disp_data_reg[14]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X5Y44          FDPE (Hold_fdpe_C_D)         0.092    -0.387    U_Multi/disp_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2W/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.368%)  route 0.144ns (43.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/pr2W/clk_out2
    SLICE_X19Y48         FDCE                                         r  U_xgriscv/dp/pr2W/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/pr2W/q_reg[30]/Q
                         net (fo=5, routed)           0.144    -0.238    U_xgriscv/dp/pr1M/q_reg[31]_2[30]
    SLICE_X21Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  U_xgriscv/dp/pr1M/disp_data[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_Multi/D[30]
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_Multi/clk_out2
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[30]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.393    U_Multi/disp_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.140%)  route 0.129ns (40.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.669    -0.495    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X4Y43          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  U_xgriscv/dp/pr2M/q_reg[16]/Q
                         net (fo=2, routed)           0.129    -0.225    U_xgriscv/dp/pr1M/q_reg[31]_0[16]
    SLICE_X4Y44          LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  U_xgriscv/dp/pr1M/disp_data[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    U_Multi/D[16]
    SLICE_X4Y44          FDPE                                         r  U_Multi/disp_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.946    -0.727    U_Multi/clk_out2
    SLICE_X4Y44          FDPE                                         r  U_Multi/disp_data_reg[16]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X4Y44          FDPE (Hold_fdpe_C_D)         0.091    -0.388    U_Multi/disp_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.639    -0.525    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X10Y39         FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  U_xgriscv/dp/pr2E/q_reg[21]/Q
                         net (fo=2, routed)           0.128    -0.232    U_xgriscv/dp/pr2M/D[21]
    SLICE_X11Y39         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.914    -0.759    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X11Y39         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[21]/C
                         clock pessimism              0.248    -0.512    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.070    -0.442    U_xgriscv/dp/pr2M/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr1W/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.515%)  route 0.156ns (52.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.640    -0.524    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  U_xgriscv/dp/pr1M/q_reg[27]/Q
                         net (fo=13, routed)          0.156    -0.227    U_xgriscv/dp/pr1W/q_reg[31]_0[27]
    SLICE_X21Y43         FDCE                                         r  U_xgriscv/dp/pr1W/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.916    -0.757    U_xgriscv/dp/pr1W/clk_out2
    SLICE_X21Y43         FDCE                                         r  U_xgriscv/dp/pr1W/q_reg[27]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.070    -0.438    U_xgriscv/dp/pr1W/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.131     BUFGCTRL_X0Y16   clkwiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         14.286      13.037     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y63      U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y65      U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y65      U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y66      U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y66      U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y66      U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y63      U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y63      U_7SEG/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X12Y40     U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X12Y40     U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y52      U_dmem/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y52      U_dmem/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y52      U_dmem/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y52      U_dmem/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y57      U_dmem/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y57      U_dmem/RAM_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y57      U_dmem/RAM_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y57      U_dmem/RAM_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X10Y48     U_dmem/RAM_reg_0_255_30_30/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X10Y48     U_dmem/RAM_reg_0_255_30_30/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.987ns  (logic 2.806ns (40.158%)  route 4.181ns (59.842%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.947    13.286    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.410 r  U_xgriscv/dp/prD/q[4]_i_1__11/O
                         net (fo=1, routed)           0.000    13.410    U_xgriscv/dp/prD/p_1_in[4]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[4]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.086    13.437    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.031    13.468    U_xgriscv/dp/prD/q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.789ns  (logic 2.806ns (41.330%)  route 3.983ns (58.670%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 12.790 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.749    13.087    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124    13.211 r  U_xgriscv/dp/prD/q[19]_i_1__6/O
                         net (fo=1, routed)           0.000    13.211    U_xgriscv/dp/prD/p_1_in[19]
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.524    12.790    U_xgriscv/dp/prD/clk_out2
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[19]/C
                         clock pessimism              0.487    13.277    
                         clock uncertainty           -0.086    13.191    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.079    13.270    U_xgriscv/dp/prD/q_reg[19]
  -------------------------------------------------------------------
                         required time                         13.270    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.986ns  (logic 2.806ns (40.163%)  route 4.180ns (59.836%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.946    13.285    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.409 r  U_xgriscv/dp/prD/q[12]_i_1__7/O
                         net (fo=1, routed)           0.000    13.409    U_xgriscv/dp/prD/p_1_in[12]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[12]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.086    13.437    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.032    13.469    U_xgriscv/dp/prD/q_reg[12]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.784ns  (logic 2.801ns (41.286%)  route 3.983ns (58.714%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 12.790 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.749    13.087    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.119    13.206 r  U_xgriscv/dp/prD/q[45]_i_1/O
                         net (fo=1, routed)           0.000    13.206    U_xgriscv/dp/prD/p_1_in[45]
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.524    12.790    U_xgriscv/dp/prD/clk_out2
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[45]/C
                         clock pessimism              0.487    13.277    
                         clock uncertainty           -0.086    13.191    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.118    13.309    U_xgriscv/dp/prD/q_reg[45]
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.983ns  (logic 2.802ns (40.123%)  route 4.181ns (59.877%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.947    13.286    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.120    13.406 r  U_xgriscv/dp/prD/q[63]_i_2/O
                         net (fo=1, routed)           0.000    13.406    U_xgriscv/dp/prD/p_1_in[63]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[63]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.086    13.437    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.075    13.512    U_xgriscv/dp/prD/q_reg[63]
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.979ns  (logic 2.799ns (40.103%)  route 4.180ns (59.897%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.946    13.285    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.117    13.402 r  U_xgriscv/dp/prD/q[52]_i_1/O
                         net (fo=1, routed)           0.000    13.402    U_xgriscv/dp/prD/p_1_in[52]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[52]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.086    13.437    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.075    13.512    U_xgriscv/dp/prD/q_reg[52]
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.935ns  (logic 2.806ns (40.459%)  route 4.129ns (59.541%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.958 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.895    13.234    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.358 r  U_xgriscv/dp/prD/q[36]_i_1/O
                         net (fo=1, routed)           0.000    13.358    U_xgriscv/dp/prD/p_1_in[36]
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.693    12.958    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[36]/C
                         clock pessimism              0.568    13.526    
                         clock uncertainty           -0.086    13.440    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.031    13.471    U_xgriscv/dp/prD/q_reg[36]
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.931ns  (logic 2.802ns (40.425%)  route 4.129ns (59.575%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.958 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.895    13.234    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.120    13.354 r  U_xgriscv/dp/prD/q[38]_i_1/O
                         net (fo=1, routed)           0.000    13.354    U_xgriscv/dp/prD/p_1_in[38]
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.693    12.958    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[38]/C
                         clock pessimism              0.568    13.526    
                         clock uncertainty           -0.086    13.440    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.075    13.515    U_xgriscv/dp/prD/q_reg[38]
  -------------------------------------------------------------------
                         required time                         13.515    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.828ns  (logic 2.806ns (41.095%)  route 4.022ns (58.905%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.954 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 r  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.788    13.126    U_xgriscv/dp/prD/flushD1__3
    SLICE_X16Y43         LUT5 (Prop_lut5_I3_O)        0.124    13.250 r  U_xgriscv/dp/prD/q[25]_i_1__1/O
                         net (fo=1, routed)           0.000    13.250    U_xgriscv/dp/pcreg/D[25]
    SLICE_X16Y43         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.689    12.954    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X16Y43         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.568    13.522    
                         clock uncertainty           -0.086    13.436    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.031    13.467    U_xgriscv/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.816ns  (logic 2.806ns (41.169%)  route 4.010ns (58.831%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.954 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.776    13.114    U_xgriscv/dp/prD/flushD1__3
    SLICE_X16Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.238 r  U_xgriscv/dp/prD/q[1]_i_1__10/O
                         net (fo=1, routed)           0.000    13.238    U_xgriscv/dp/prD/p_1_in[1]
    SLICE_X16Y46         FDCE                                         r  U_xgriscv/dp/prD/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.689    12.954    U_xgriscv/dp/prD/clk_out2
    SLICE_X16Y46         FDCE                                         r  U_xgriscv/dp/prD/q_reg[1]/C
                         clock pessimism              0.568    13.522    
                         clock uncertainty           -0.086    13.436    
    SLICE_X16Y46         FDCE (Setup_fdce_C_D)        0.031    13.467    U_xgriscv/dp/prD/q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                                  0.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2W/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/pr2W/clk_out2
    SLICE_X20Y48         FDCE                                         r  U_xgriscv/dp/pr2W/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/pr2W/q_reg[24]/Q
                         net (fo=6, routed)           0.077    -0.305    U_xgriscv/dp/pr1M/q_reg[31]_2[24]
    SLICE_X21Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  U_xgriscv/dp/pr1M/disp_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    U_Multi/D[24]
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_Multi/clk_out2
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[24]/C
                         clock pessimism              0.247    -0.510    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.091    -0.419    U_Multi/disp_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.668    -0.496    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X7Y41          FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  U_xgriscv/dp/pr2E/q_reg[5]/Q
                         net (fo=2, routed)           0.115    -0.239    U_xgriscv/dp/pr2M/D[5]
    SLICE_X4Y41          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.945    -0.728    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X4Y41          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[5]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.070    -0.410    U_xgriscv/dp/pr2M/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.043%)  route 0.130ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.667    -0.497    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X4Y39          FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  U_xgriscv/dp/pr2E/q_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.226    U_xgriscv/dp/pr2M/D[1]
    SLICE_X2Y39          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.945    -0.728    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X2Y39          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[1]/C
                         clock pessimism              0.272    -0.457    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.060    -0.397    U_xgriscv/dp/pr2M/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regE/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/regM/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/regE/clk_out2
    SLICE_X17Y47         FDCE                                         r  U_xgriscv/dp/regE/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/regE/q_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.260    U_xgriscv/dp/regM/q_reg[17]_0[2]
    SLICE_X16Y47         FDCE                                         r  U_xgriscv/dp/regM/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_xgriscv/dp/regM/clk_out2
    SLICE_X16Y47         FDCE                                         r  U_xgriscv/dp/regM/q_reg[1]/C
                         clock pessimism              0.247    -0.510    
    SLICE_X16Y47         FDCE (Hold_fdce_C_D)         0.070    -0.440    U_xgriscv/dp/regM/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regE/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.281ns (44.573%)  route 0.349ns (55.427%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.576    -0.588    U_xgriscv/dp/regE/clk_out2
    SLICE_X14Y50         FDCE                                         r  U_xgriscv/dp/regE/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.148    -0.440 r  U_xgriscv/dp/regE/q_reg[5]/Q
                         net (fo=68, routed)          0.349    -0.091    U_xgriscv/dp/regE/Q[3]
    SLICE_X23Y43         MUXF8 (Prop_muxf8_S_O)       0.133     0.042 r  U_xgriscv/dp/regE/q_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.042    U_xgriscv/dp/pr1M/q_reg[5]_0[27]
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.916    -0.757    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
                         clock pessimism              0.504    -0.253    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.105    -0.148    U_xgriscv/dp/pr1M/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.669    -0.495    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X7Y44          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  U_xgriscv/dp/pr2M/q_reg[14]/Q
                         net (fo=3, routed)           0.116    -0.237    U_xgriscv/dp/pr1M/q_reg[31]_0[14]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  U_xgriscv/dp/pr1M/disp_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    U_Multi/D[14]
    SLICE_X5Y44          FDPE                                         r  U_Multi/disp_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.946    -0.727    U_Multi/clk_out2
    SLICE_X5Y44          FDPE                                         r  U_Multi/disp_data_reg[14]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X5Y44          FDPE (Hold_fdpe_C_D)         0.092    -0.387    U_Multi/disp_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2W/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.368%)  route 0.144ns (43.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/pr2W/clk_out2
    SLICE_X19Y48         FDCE                                         r  U_xgriscv/dp/pr2W/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/pr2W/q_reg[30]/Q
                         net (fo=5, routed)           0.144    -0.238    U_xgriscv/dp/pr1M/q_reg[31]_2[30]
    SLICE_X21Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  U_xgriscv/dp/pr1M/disp_data[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_Multi/D[30]
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_Multi/clk_out2
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[30]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.393    U_Multi/disp_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.140%)  route 0.129ns (40.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.669    -0.495    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X4Y43          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  U_xgriscv/dp/pr2M/q_reg[16]/Q
                         net (fo=2, routed)           0.129    -0.225    U_xgriscv/dp/pr1M/q_reg[31]_0[16]
    SLICE_X4Y44          LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  U_xgriscv/dp/pr1M/disp_data[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    U_Multi/D[16]
    SLICE_X4Y44          FDPE                                         r  U_Multi/disp_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.946    -0.727    U_Multi/clk_out2
    SLICE_X4Y44          FDPE                                         r  U_Multi/disp_data_reg[16]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X4Y44          FDPE (Hold_fdpe_C_D)         0.091    -0.388    U_Multi/disp_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.639    -0.525    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X10Y39         FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  U_xgriscv/dp/pr2E/q_reg[21]/Q
                         net (fo=2, routed)           0.128    -0.232    U_xgriscv/dp/pr2M/D[21]
    SLICE_X11Y39         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.914    -0.759    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X11Y39         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[21]/C
                         clock pessimism              0.248    -0.512    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.070    -0.442    U_xgriscv/dp/pr2M/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr1W/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.515%)  route 0.156ns (52.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.640    -0.524    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  U_xgriscv/dp/pr1M/q_reg[27]/Q
                         net (fo=13, routed)          0.156    -0.227    U_xgriscv/dp/pr1W/q_reg[31]_0[27]
    SLICE_X21Y43         FDCE                                         r  U_xgriscv/dp/pr1W/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.916    -0.757    U_xgriscv/dp/pr1W/clk_out2
    SLICE_X21Y43         FDCE                                         r  U_xgriscv/dp/pr1W/q_reg[27]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.070    -0.438    U_xgriscv/dp/pr1W/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.131     BUFGCTRL_X0Y16   clkwiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         14.286      13.037     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y63      U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y65      U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y65      U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y66      U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y66      U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y66      U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y63      U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X1Y63      U_7SEG/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       14.286      199.074    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y40     U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X12Y40     U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X12Y40     U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y52      U_dmem/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y52      U_dmem/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y52      U_dmem/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y52      U_dmem/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y57      U_dmem/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y57      U_dmem/RAM_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y57      U_dmem/RAM_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X2Y57      U_dmem/RAM_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X10Y48     U_dmem/RAM_reg_0_255_30_30/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.143       5.893      SLICE_X10Y48     U_dmem/RAM_reg_0_255_30_30/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.987ns  (logic 2.806ns (40.158%)  route 4.181ns (59.842%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.947    13.286    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.410 r  U_xgriscv/dp/prD/q[4]_i_1__11/O
                         net (fo=1, routed)           0.000    13.410    U_xgriscv/dp/prD/p_1_in[4]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[4]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.031    13.466    U_xgriscv/dp/prD/q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.789ns  (logic 2.806ns (41.330%)  route 3.983ns (58.670%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 12.790 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.749    13.087    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124    13.211 r  U_xgriscv/dp/prD/q[19]_i_1__6/O
                         net (fo=1, routed)           0.000    13.211    U_xgriscv/dp/prD/p_1_in[19]
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.524    12.790    U_xgriscv/dp/prD/clk_out2
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[19]/C
                         clock pessimism              0.487    13.277    
                         clock uncertainty           -0.088    13.189    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.079    13.268    U_xgriscv/dp/prD/q_reg[19]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.986ns  (logic 2.806ns (40.163%)  route 4.180ns (59.836%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.946    13.285    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.409 r  U_xgriscv/dp/prD/q[12]_i_1__7/O
                         net (fo=1, routed)           0.000    13.409    U_xgriscv/dp/prD/p_1_in[12]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[12]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.032    13.467    U_xgriscv/dp/prD/q_reg[12]
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.784ns  (logic 2.801ns (41.286%)  route 3.983ns (58.714%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 12.790 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.749    13.087    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.119    13.206 r  U_xgriscv/dp/prD/q[45]_i_1/O
                         net (fo=1, routed)           0.000    13.206    U_xgriscv/dp/prD/p_1_in[45]
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.524    12.790    U_xgriscv/dp/prD/clk_out2
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[45]/C
                         clock pessimism              0.487    13.277    
                         clock uncertainty           -0.088    13.189    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.118    13.307    U_xgriscv/dp/prD/q_reg[45]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.983ns  (logic 2.802ns (40.123%)  route 4.181ns (59.877%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.947    13.286    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.120    13.406 r  U_xgriscv/dp/prD/q[63]_i_2/O
                         net (fo=1, routed)           0.000    13.406    U_xgriscv/dp/prD/p_1_in[63]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[63]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.075    13.510    U_xgriscv/dp/prD/q_reg[63]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.979ns  (logic 2.799ns (40.103%)  route 4.180ns (59.897%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.946    13.285    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.117    13.402 r  U_xgriscv/dp/prD/q[52]_i_1/O
                         net (fo=1, routed)           0.000    13.402    U_xgriscv/dp/prD/p_1_in[52]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[52]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.075    13.510    U_xgriscv/dp/prD/q_reg[52]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.935ns  (logic 2.806ns (40.459%)  route 4.129ns (59.541%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.958 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.895    13.234    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.358 r  U_xgriscv/dp/prD/q[36]_i_1/O
                         net (fo=1, routed)           0.000    13.358    U_xgriscv/dp/prD/p_1_in[36]
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.693    12.958    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[36]/C
                         clock pessimism              0.568    13.526    
                         clock uncertainty           -0.088    13.438    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.031    13.469    U_xgriscv/dp/prD/q_reg[36]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.931ns  (logic 2.802ns (40.425%)  route 4.129ns (59.575%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.958 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.895    13.234    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.120    13.354 r  U_xgriscv/dp/prD/q[38]_i_1/O
                         net (fo=1, routed)           0.000    13.354    U_xgriscv/dp/prD/p_1_in[38]
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.693    12.958    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[38]/C
                         clock pessimism              0.568    13.526    
                         clock uncertainty           -0.088    13.438    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.075    13.513    U_xgriscv/dp/prD/q_reg[38]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.828ns  (logic 2.806ns (41.095%)  route 4.022ns (58.905%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.954 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 r  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.788    13.126    U_xgriscv/dp/prD/flushD1__3
    SLICE_X16Y43         LUT5 (Prop_lut5_I3_O)        0.124    13.250 r  U_xgriscv/dp/prD/q[25]_i_1__1/O
                         net (fo=1, routed)           0.000    13.250    U_xgriscv/dp/pcreg/D[25]
    SLICE_X16Y43         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.689    12.954    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X16Y43         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.568    13.522    
                         clock uncertainty           -0.088    13.434    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.031    13.465    U_xgriscv/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0 rise@14.286ns - clk_out2_clk_wiz_0_1 fall@7.143ns)
  Data Path Delay:        6.816ns  (logic 2.806ns (41.169%)  route 4.010ns (58.831%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.954 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.776    13.114    U_xgriscv/dp/prD/flushD1__3
    SLICE_X16Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.238 r  U_xgriscv/dp/prD/q[1]_i_1__10/O
                         net (fo=1, routed)           0.000    13.238    U_xgriscv/dp/prD/p_1_in[1]
    SLICE_X16Y46         FDCE                                         r  U_xgriscv/dp/prD/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.689    12.954    U_xgriscv/dp/prD/clk_out2
    SLICE_X16Y46         FDCE                                         r  U_xgriscv/dp/prD/q_reg[1]/C
                         clock pessimism              0.568    13.522    
                         clock uncertainty           -0.088    13.434    
    SLICE_X16Y46         FDCE (Setup_fdce_C_D)        0.031    13.465    U_xgriscv/dp/prD/q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                                  0.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2W/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/pr2W/clk_out2
    SLICE_X20Y48         FDCE                                         r  U_xgriscv/dp/pr2W/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/pr2W/q_reg[24]/Q
                         net (fo=6, routed)           0.077    -0.305    U_xgriscv/dp/pr1M/q_reg[31]_2[24]
    SLICE_X21Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  U_xgriscv/dp/pr1M/disp_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    U_Multi/D[24]
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_Multi/clk_out2
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[24]/C
                         clock pessimism              0.247    -0.510    
                         clock uncertainty            0.088    -0.422    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.091    -0.331    U_Multi/disp_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.668    -0.496    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X7Y41          FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  U_xgriscv/dp/pr2E/q_reg[5]/Q
                         net (fo=2, routed)           0.115    -0.239    U_xgriscv/dp/pr2M/D[5]
    SLICE_X4Y41          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.945    -0.728    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X4Y41          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[5]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.088    -0.392    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.070    -0.322    U_xgriscv/dp/pr2M/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.043%)  route 0.130ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.667    -0.497    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X4Y39          FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  U_xgriscv/dp/pr2E/q_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.226    U_xgriscv/dp/pr2M/D[1]
    SLICE_X2Y39          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.945    -0.728    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X2Y39          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[1]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.088    -0.369    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.060    -0.309    U_xgriscv/dp/pr2M/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regE/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/regM/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/regE/clk_out2
    SLICE_X17Y47         FDCE                                         r  U_xgriscv/dp/regE/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/regE/q_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.260    U_xgriscv/dp/regM/q_reg[17]_0[2]
    SLICE_X16Y47         FDCE                                         r  U_xgriscv/dp/regM/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_xgriscv/dp/regM/clk_out2
    SLICE_X16Y47         FDCE                                         r  U_xgriscv/dp/regM/q_reg[1]/C
                         clock pessimism              0.247    -0.510    
                         clock uncertainty            0.088    -0.422    
    SLICE_X16Y47         FDCE (Hold_fdce_C_D)         0.070    -0.352    U_xgriscv/dp/regM/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regE/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.281ns (44.573%)  route 0.349ns (55.427%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.576    -0.588    U_xgriscv/dp/regE/clk_out2
    SLICE_X14Y50         FDCE                                         r  U_xgriscv/dp/regE/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.148    -0.440 r  U_xgriscv/dp/regE/q_reg[5]/Q
                         net (fo=68, routed)          0.349    -0.091    U_xgriscv/dp/regE/Q[3]
    SLICE_X23Y43         MUXF8 (Prop_muxf8_S_O)       0.133     0.042 r  U_xgriscv/dp/regE/q_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.042    U_xgriscv/dp/pr1M/q_reg[5]_0[27]
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.916    -0.757    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
                         clock pessimism              0.504    -0.253    
                         clock uncertainty            0.088    -0.165    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.105    -0.060    U_xgriscv/dp/pr1M/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.669    -0.495    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X7Y44          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  U_xgriscv/dp/pr2M/q_reg[14]/Q
                         net (fo=3, routed)           0.116    -0.237    U_xgriscv/dp/pr1M/q_reg[31]_0[14]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  U_xgriscv/dp/pr1M/disp_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    U_Multi/D[14]
    SLICE_X5Y44          FDPE                                         r  U_Multi/disp_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.946    -0.727    U_Multi/clk_out2
    SLICE_X5Y44          FDPE                                         r  U_Multi/disp_data_reg[14]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.088    -0.391    
    SLICE_X5Y44          FDPE (Hold_fdpe_C_D)         0.092    -0.299    U_Multi/disp_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2W/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.368%)  route 0.144ns (43.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/pr2W/clk_out2
    SLICE_X19Y48         FDCE                                         r  U_xgriscv/dp/pr2W/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/pr2W/q_reg[30]/Q
                         net (fo=5, routed)           0.144    -0.238    U_xgriscv/dp/pr1M/q_reg[31]_2[30]
    SLICE_X21Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  U_xgriscv/dp/pr1M/disp_data[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_Multi/D[30]
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_Multi/clk_out2
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[30]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.088    -0.397    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.305    U_Multi/disp_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.140%)  route 0.129ns (40.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.669    -0.495    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X4Y43          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  U_xgriscv/dp/pr2M/q_reg[16]/Q
                         net (fo=2, routed)           0.129    -0.225    U_xgriscv/dp/pr1M/q_reg[31]_0[16]
    SLICE_X4Y44          LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  U_xgriscv/dp/pr1M/disp_data[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    U_Multi/D[16]
    SLICE_X4Y44          FDPE                                         r  U_Multi/disp_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.946    -0.727    U_Multi/clk_out2
    SLICE_X4Y44          FDPE                                         r  U_Multi/disp_data_reg[16]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.088    -0.391    
    SLICE_X4Y44          FDPE (Hold_fdpe_C_D)         0.091    -0.300    U_Multi/disp_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.639    -0.525    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X10Y39         FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  U_xgriscv/dp/pr2E/q_reg[21]/Q
                         net (fo=2, routed)           0.128    -0.232    U_xgriscv/dp/pr2M/D[21]
    SLICE_X11Y39         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.914    -0.759    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X11Y39         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[21]/C
                         clock pessimism              0.248    -0.512    
                         clock uncertainty            0.088    -0.424    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.070    -0.354    U_xgriscv/dp/pr2M/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr1W/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.515%)  route 0.156ns (52.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.640    -0.524    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  U_xgriscv/dp/pr1M/q_reg[27]/Q
                         net (fo=13, routed)          0.156    -0.227    U_xgriscv/dp/pr1W/q_reg[31]_0[27]
    SLICE_X21Y43         FDCE                                         r  U_xgriscv/dp/pr1W/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.916    -0.757    U_xgriscv/dp/pr1W/clk_out2
    SLICE_X21Y43         FDCE                                         r  U_xgriscv/dp/pr1W/q_reg[27]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.088    -0.420    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.070    -0.350    U_xgriscv/dp/pr1W/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.987ns  (logic 2.806ns (40.158%)  route 4.181ns (59.842%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.947    13.286    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.410 r  U_xgriscv/dp/prD/q[4]_i_1__11/O
                         net (fo=1, routed)           0.000    13.410    U_xgriscv/dp/prD/p_1_in[4]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[4]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.031    13.466    U_xgriscv/dp/prD/q_reg[4]
  -------------------------------------------------------------------
                         required time                         13.466    
                         arrival time                         -13.410    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.789ns  (logic 2.806ns (41.330%)  route 3.983ns (58.670%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 12.790 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.749    13.087    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124    13.211 r  U_xgriscv/dp/prD/q[19]_i_1__6/O
                         net (fo=1, routed)           0.000    13.211    U_xgriscv/dp/prD/p_1_in[19]
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.524    12.790    U_xgriscv/dp/prD/clk_out2
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[19]/C
                         clock pessimism              0.487    13.277    
                         clock uncertainty           -0.088    13.189    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.079    13.268    U_xgriscv/dp/prD/q_reg[19]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                         -13.211    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.986ns  (logic 2.806ns (40.163%)  route 4.180ns (59.836%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.946    13.285    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.409 r  U_xgriscv/dp/prD/q[12]_i_1__7/O
                         net (fo=1, routed)           0.000    13.409    U_xgriscv/dp/prD/p_1_in[12]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[12]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.032    13.467    U_xgriscv/dp/prD/q_reg[12]
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.784ns  (logic 2.801ns (41.286%)  route 3.983ns (58.714%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 12.790 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.749    13.087    U_xgriscv/dp/prD/flushD1__3
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.119    13.206 r  U_xgriscv/dp/prD/q[45]_i_1/O
                         net (fo=1, routed)           0.000    13.206    U_xgriscv/dp/prD/p_1_in[45]
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.524    12.790    U_xgriscv/dp/prD/clk_out2
    SLICE_X14Y53         FDCE                                         r  U_xgriscv/dp/prD/q_reg[45]/C
                         clock pessimism              0.487    13.277    
                         clock uncertainty           -0.088    13.189    
    SLICE_X14Y53         FDCE (Setup_fdce_C_D)        0.118    13.307    U_xgriscv/dp/prD/q_reg[45]
  -------------------------------------------------------------------
                         required time                         13.307    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.983ns  (logic 2.802ns (40.123%)  route 4.181ns (59.877%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.947    13.286    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.120    13.406 r  U_xgriscv/dp/prD/q[63]_i_2/O
                         net (fo=1, routed)           0.000    13.406    U_xgriscv/dp/prD/p_1_in[63]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[63]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.075    13.510    U_xgriscv/dp/prD/q_reg[63]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.979ns  (logic 2.799ns (40.103%)  route 4.180ns (59.897%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 12.955 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.946    13.285    U_xgriscv/dp/prD/flushD1__3
    SLICE_X21Y49         LUT4 (Prop_lut4_I2_O)        0.117    13.402 r  U_xgriscv/dp/prD/q[52]_i_1/O
                         net (fo=1, routed)           0.000    13.402    U_xgriscv/dp/prD/p_1_in[52]
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.690    12.955    U_xgriscv/dp/prD/clk_out2
    SLICE_X21Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[52]/C
                         clock pessimism              0.568    13.523    
                         clock uncertainty           -0.088    13.435    
    SLICE_X21Y49         FDCE (Setup_fdce_C_D)        0.075    13.510    U_xgriscv/dp/prD/q_reg[52]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.935ns  (logic 2.806ns (40.459%)  route 4.129ns (59.541%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.958 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.895    13.234    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.124    13.358 r  U_xgriscv/dp/prD/q[36]_i_1/O
                         net (fo=1, routed)           0.000    13.358    U_xgriscv/dp/prD/p_1_in[36]
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.693    12.958    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[36]/C
                         clock pessimism              0.568    13.526    
                         clock uncertainty           -0.088    13.438    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.031    13.469    U_xgriscv/dp/prD/q_reg[36]
  -------------------------------------------------------------------
                         required time                         13.469    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.931ns  (logic 2.802ns (40.425%)  route 4.129ns (59.575%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.958 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.895    13.234    U_xgriscv/dp/prD/flushD1__3
    SLICE_X13Y49         LUT4 (Prop_lut4_I2_O)        0.120    13.354 r  U_xgriscv/dp/prD/q[38]_i_1/O
                         net (fo=1, routed)           0.000    13.354    U_xgriscv/dp/prD/p_1_in[38]
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.693    12.958    U_xgriscv/dp/prD/clk_out2
    SLICE_X13Y49         FDCE                                         r  U_xgriscv/dp/prD/q_reg[38]/C
                         clock pessimism              0.568    13.526    
                         clock uncertainty           -0.088    13.438    
    SLICE_X13Y49         FDCE (Setup_fdce_C_D)        0.075    13.513    U_xgriscv/dp/prD/q_reg[38]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pcreg/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.828ns  (logic 2.806ns (41.095%)  route 4.022ns (58.905%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.954 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 r  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 r  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.788    13.126    U_xgriscv/dp/prD/flushD1__3
    SLICE_X16Y43         LUT5 (Prop_lut5_I3_O)        0.124    13.250 r  U_xgriscv/dp/prD/q[25]_i_1__1/O
                         net (fo=1, routed)           0.000    13.250    U_xgriscv/dp/pcreg/D[25]
    SLICE_X16Y43         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.689    12.954    U_xgriscv/dp/pcreg/clk_out2
    SLICE_X16Y43         FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[25]/C
                         clock pessimism              0.568    13.522    
                         clock uncertainty           -0.088    13.434    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.031    13.465    U_xgriscv/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK
                            (falling edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/prD/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.143ns  (clk_out2_clk_wiz_0_1 rise@14.286ns - clk_out2_clk_wiz_0 fall@7.143ns)
  Data Path Delay:        6.816ns  (logic 2.806ns (41.169%)  route 4.010ns (58.831%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 12.954 - 14.286 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 6.422 - 7.143 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      7.143     7.143 f  
    E3                                                0.000     7.143 f  clk (IN)
                         net (fo=0)                   0.000     7.143    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     8.625 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     9.858    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     2.787 f  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.507    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.603 f  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.819     6.422    U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X10Y41         RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.342     7.764 f  U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMC/O
                         net (fo=5, routed)           0.829     8.593    U_xgriscv/dp/pr1M/rd1[22]
    SLICE_X10Y45         LUT3 (Prop_lut3_I1_O)        0.331     8.924 f  U_xgriscv/dp/pr1M/zero_carry__0_i_10/O
                         net (fo=2, routed)           0.702     9.626    U_xgriscv/dp/pr1M/rdata1D[22]
    SLICE_X10Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.750 r  U_xgriscv/dp/pr1M/ltu_carry__1_i_1/O
                         net (fo=1, routed)           0.509    10.259    U_xgriscv/dp/cmp/q_reg[22][3]
    SLICE_X12Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.655 r  U_xgriscv/dp/cmp/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.655    U_xgriscv/dp/cmp/ltu_carry__1_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.772 r  U_xgriscv/dp/cmp/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.730    11.502    U_xgriscv/dp/prD/q_reg[30]_0[0]
    SLICE_X12Y45         LUT6 (Prop_lut6_I3_O)        0.124    11.626 r  U_xgriscv/dp/prD/q[63]_i_12/O
                         net (fo=1, routed)           0.161    11.787    U_xgriscv/dp/prD/ltD
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.124    11.911 f  U_xgriscv/dp/prD/q[63]_i_9/O
                         net (fo=1, routed)           0.303    12.214    U_xgriscv/dp/prD/q[63]_i_9_n_0
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.124    12.338 f  U_xgriscv/dp/prD/q[63]_i_6/O
                         net (fo=95, routed)          0.776    13.114    U_xgriscv/dp/prD/flushD1__3
    SLICE_X16Y46         LUT4 (Prop_lut4_I2_O)        0.124    13.238 r  U_xgriscv/dp/prD/q[1]_i_1__10/O
                         net (fo=1, routed)           0.000    13.238    U_xgriscv/dp/prD/p_1_in[1]
    SLICE_X16Y46         FDCE                                         r  U_xgriscv/dp/prD/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     14.286    14.286 r  
    E3                                                0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.697 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.859    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     9.535 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    11.174    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.265 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         1.689    12.954    U_xgriscv/dp/prD/clk_out2
    SLICE_X16Y46         FDCE                                         r  U_xgriscv/dp/prD/q_reg[1]/C
                         clock pessimism              0.568    13.522    
                         clock uncertainty           -0.088    13.434    
    SLICE_X16Y46         FDCE (Setup_fdce_C_D)        0.031    13.465    U_xgriscv/dp/prD/q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                         -13.238    
  -------------------------------------------------------------------
                         slack                                  0.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2W/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/pr2W/clk_out2
    SLICE_X20Y48         FDCE                                         r  U_xgriscv/dp/pr2W/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/pr2W/q_reg[24]/Q
                         net (fo=6, routed)           0.077    -0.305    U_xgriscv/dp/pr1M/q_reg[31]_2[24]
    SLICE_X21Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  U_xgriscv/dp/pr1M/disp_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    U_Multi/D[24]
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_Multi/clk_out2
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[24]/C
                         clock pessimism              0.247    -0.510    
                         clock uncertainty            0.088    -0.422    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.091    -0.331    U_Multi/disp_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.668    -0.496    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X7Y41          FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  U_xgriscv/dp/pr2E/q_reg[5]/Q
                         net (fo=2, routed)           0.115    -0.239    U_xgriscv/dp/pr2M/D[5]
    SLICE_X4Y41          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.945    -0.728    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X4Y41          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[5]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.088    -0.392    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.070    -0.322    U_xgriscv/dp/pr2M/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.043%)  route 0.130ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.667    -0.497    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X4Y39          FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  U_xgriscv/dp/pr2E/q_reg[1]/Q
                         net (fo=2, routed)           0.130    -0.226    U_xgriscv/dp/pr2M/D[1]
    SLICE_X2Y39          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.945    -0.728    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X2Y39          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[1]/C
                         clock pessimism              0.272    -0.457    
                         clock uncertainty            0.088    -0.369    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.060    -0.309    U_xgriscv/dp/pr2M/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regE/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/regM/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/regE/clk_out2
    SLICE_X17Y47         FDCE                                         r  U_xgriscv/dp/regE/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/regE/q_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.260    U_xgriscv/dp/regM/q_reg[17]_0[2]
    SLICE_X16Y47         FDCE                                         r  U_xgriscv/dp/regM/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_xgriscv/dp/regM/clk_out2
    SLICE_X16Y47         FDCE                                         r  U_xgriscv/dp/regM/q_reg[1]/C
                         clock pessimism              0.247    -0.510    
                         clock uncertainty            0.088    -0.422    
    SLICE_X16Y47         FDCE (Hold_fdce_C_D)         0.070    -0.352    U_xgriscv/dp/regM/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/regE/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr1M/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.281ns (44.573%)  route 0.349ns (55.427%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.576    -0.588    U_xgriscv/dp/regE/clk_out2
    SLICE_X14Y50         FDCE                                         r  U_xgriscv/dp/regE/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDCE (Prop_fdce_C_Q)         0.148    -0.440 r  U_xgriscv/dp/regE/q_reg[5]/Q
                         net (fo=68, routed)          0.349    -0.091    U_xgriscv/dp/regE/Q[3]
    SLICE_X23Y43         MUXF8 (Prop_muxf8_S_O)       0.133     0.042 r  U_xgriscv/dp/regE/q_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.042    U_xgriscv/dp/pr1M/q_reg[5]_0[27]
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.916    -0.757    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
                         clock pessimism              0.504    -0.253    
                         clock uncertainty            0.088    -0.165    
    SLICE_X23Y43         FDCE (Hold_fdce_C_D)         0.105    -0.060    U_xgriscv/dp/pr1M/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.512%)  route 0.116ns (38.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.669    -0.495    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X7Y44          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  U_xgriscv/dp/pr2M/q_reg[14]/Q
                         net (fo=3, routed)           0.116    -0.237    U_xgriscv/dp/pr1M/q_reg[31]_0[14]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  U_xgriscv/dp/pr1M/disp_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    U_Multi/D[14]
    SLICE_X5Y44          FDPE                                         r  U_Multi/disp_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.946    -0.727    U_Multi/clk_out2
    SLICE_X5Y44          FDPE                                         r  U_Multi/disp_data_reg[14]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.088    -0.391    
    SLICE_X5Y44          FDPE (Hold_fdpe_C_D)         0.092    -0.299    U_Multi/disp_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2W/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.368%)  route 0.144ns (43.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.641    -0.523    U_xgriscv/dp/pr2W/clk_out2
    SLICE_X19Y48         FDCE                                         r  U_xgriscv/dp/pr2W/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  U_xgriscv/dp/pr2W/q_reg[30]/Q
                         net (fo=5, routed)           0.144    -0.238    U_xgriscv/dp/pr1M/q_reg[31]_2[30]
    SLICE_X21Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.193 r  U_xgriscv/dp/pr1M/disp_data[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_Multi/D[30]
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.917    -0.756    U_Multi/clk_out2
    SLICE_X21Y48         FDCE                                         r  U_Multi/disp_data_reg[30]/C
                         clock pessimism              0.272    -0.485    
                         clock uncertainty            0.088    -0.397    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.092    -0.305    U_Multi/disp_data_reg[30]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_Multi/disp_data_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.140%)  route 0.129ns (40.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.669    -0.495    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X4Y43          FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  U_xgriscv/dp/pr2M/q_reg[16]/Q
                         net (fo=2, routed)           0.129    -0.225    U_xgriscv/dp/pr1M/q_reg[31]_0[16]
    SLICE_X4Y44          LUT6 (Prop_lut6_I2_O)        0.045    -0.180 r  U_xgriscv/dp/pr1M/disp_data[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    U_Multi/D[16]
    SLICE_X4Y44          FDPE                                         r  U_Multi/disp_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.946    -0.727    U_Multi/clk_out2
    SLICE_X4Y44          FDPE                                         r  U_Multi/disp_data_reg[16]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.088    -0.391    
    SLICE_X4Y44          FDPE (Hold_fdpe_C_D)         0.091    -0.300    U_Multi/disp_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.639    -0.525    U_xgriscv/dp/pr2E/clk_out2
    SLICE_X10Y39         FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  U_xgriscv/dp/pr2E/q_reg[21]/Q
                         net (fo=2, routed)           0.128    -0.232    U_xgriscv/dp/pr2M/D[21]
    SLICE_X11Y39         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.914    -0.759    U_xgriscv/dp/pr2M/clk_out2
    SLICE_X11Y39         FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[21]/C
                         clock pessimism              0.248    -0.512    
                         clock uncertainty            0.088    -0.424    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.070    -0.354    U_xgriscv/dp/pr2M/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr1M/q_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            U_xgriscv/dp/pr1W/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.515%)  route 0.156ns (52.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.640    -0.524    U_xgriscv/dp/pr1M/clk_out2
    SLICE_X23Y43         FDCE                                         r  U_xgriscv/dp/pr1M/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  U_xgriscv/dp/pr1M/q_reg[27]/Q
                         net (fo=13, routed)          0.156    -0.227    U_xgriscv/dp/pr1W/q_reg[31]_0[27]
    SLICE_X21Y43         FDCE                                         r  U_xgriscv/dp/pr1W/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clkwiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clkwiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkwiz/inst/clkout2_buf/O
                         net (fo=768, routed)         0.916    -0.757    U_xgriscv/dp/pr1W/clk_out2
    SLICE_X21Y43         FDCE                                         r  U_xgriscv/dp/pr1W/q_reg[27]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.088    -0.420    
    SLICE_X21Y43         FDCE (Hold_fdce_C_D)         0.070    -0.350    U_xgriscv/dp/pr1W/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.123    





