
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: wr_en (input port clocked by core_clock)
Endpoint: mem[12][0]$_DFFE_PP_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.20    0.20 ^ input external delay
     1    1.70    0.00    0.00    0.20 ^ wr_en (in)
                                         wr_en (net)
                  0.00    0.00    0.20 ^ _0697_/A (INV_X1)
     1    1.41    0.00    0.00    0.20 v _0697_/ZN (INV_X1)
                                         _0198_ (net)
                  0.00    0.00    0.20 v _0698_/A1 (NOR2_X1)
     1    0.97    0.01    0.02    0.22 ^ _0698_/ZN (NOR2_X1)
                                         _0199_ (net)
                  0.01    0.00    0.22 ^ _0699_/A (BUF_X1)
    10   16.66    0.04    0.06    0.28 ^ _0699_/Z (BUF_X1)
                                         _0200_ (net)
                  0.04    0.00    0.28 ^ _0747_/A (BUF_X2)
    10   18.04    0.02    0.05    0.33 ^ _0747_/Z (BUF_X2)
                                         _0224_ (net)
                  0.02    0.00    0.33 ^ _0750_/A2 (NAND3_X1)
     8   14.44    0.04    0.06    0.39 v _0750_/ZN (NAND3_X1)
                                         _0227_ (net)
                  0.04    0.00    0.39 v _0751_/S (MUX2_X1)
     1    1.14    0.01    0.06    0.45 ^ _0751_/Z (MUX2_X1)
                                         _0039_ (net)
                  0.01    0.00    0.45 ^ mem[12][0]$_DFFE_PP_/D (DFF_X1)
                                  0.45   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.67e-03   2.92e-04   1.53e-05   1.98e-03  69.5%
Combinational          6.29e-04   2.23e-04   1.49e-05   8.67e-04  30.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.30e-03   5.16e-04   3.02e-05   2.85e-03 100.0%
                          80.8%      18.1%       1.1%
