# Yolov3tiny_layer_1

Simulation: make all



Implementation (FPGA) ignore "tb.v" and "axi_ram.v" and top module in "systolic_array.v"

