Return-Path: <intel-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+intel-gfx@lfdr.de
Delivered-To: lists+intel-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id 4754640660B
	for <lists+intel-gfx@lfdr.de>; Fri, 10 Sep 2021 05:19:03 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 7C6106E973;
	Fri, 10 Sep 2021 03:19:01 +0000 (UTC)
X-Original-To: intel-gfx@lists.freedesktop.org
Delivered-To: intel-gfx@lists.freedesktop.org
Received: from us-smtp-delivery-44.mimecast.com
 (us-smtp-delivery-44.mimecast.com [205.139.111.44])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 4828A6E973
 for <intel-gfx@lists.freedesktop.org>; Fri, 10 Sep 2021 03:18:59 +0000 (UTC)
Received: from mimecast-mx01.redhat.com (mimecast-mx01.redhat.com
 [209.132.183.4]) (Using TLS) by relay.mimecast.com with ESMTP id
 us-mta-282-Cszor0T6MEexnGBEQEnQaw-1; Thu, 09 Sep 2021 23:18:54 -0400
X-MC-Unique: Cszor0T6MEexnGBEQEnQaw-1
Received: from smtp.corp.redhat.com (int-mx07.intmail.prod.int.phx2.redhat.com
 [10.5.11.22])
 (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
 (No client certificate requested)
 by mimecast-mx01.redhat.com (Postfix) with ESMTPS id E6EEA1808308;
 Fri, 10 Sep 2021 03:18:53 +0000 (UTC)
Received: from dreadlord-bne-redhat-com.bne.redhat.com (unknown [10.64.0.157])
 by smtp.corp.redhat.com (Postfix) with ESMTP id 64467100EBC1;
 Fri, 10 Sep 2021 03:18:52 +0000 (UTC)
From: Dave Airlie <airlied@gmail.com>
To: intel-gfx@lists.freedesktop.org
Cc: jani.nikula@linux.intel.com, Dave Airlie <airlied@redhat.com>,
 Jani Nikula <jani.nikula@intel.com>
Date: Fri, 10 Sep 2021 13:17:41 +1000
Message-Id: <20210910031741.3292388-26-airlied@gmail.com>
In-Reply-To: <20210910031741.3292388-1-airlied@gmail.com>
References: <20210910031741.3292388-1-airlied@gmail.com>
MIME-Version: 1.0
X-Scanned-By: MIMEDefang 2.84 on 10.5.11.22
X-Mimecast-Spam-Score: 0
X-Mimecast-Originator: gmail.com
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset="US-ASCII"
Subject: [Intel-gfx] [PATCH 25/25] drm/i915: constify display wm vtable
X-BeenThere: intel-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Intel graphics driver community testing & development
 <intel-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/intel-gfx>
List-Post: <mailto:intel-gfx@lists.freedesktop.org>
List-Help: <mailto:intel-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/intel-gfx>,
 <mailto:intel-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: intel-gfx-bounces@lists.freedesktop.org
Sender: "Intel-gfx" <intel-gfx-bounces@lists.freedesktop.org>

From: Dave Airlie <airlied@redhat.com>

Use a nop table for the cases where CxSR doesn't init properly.

v2: use a nop table (Jani)

Reviewed-by: Jani Nikula <jani.nikula@intel.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
---
 drivers/gpu/drm/i915/display/intel_display.c | 34 ++++-----
 drivers/gpu/drm/i915/i915_drv.h              |  2 +-
 drivers/gpu/drm/i915/intel_pm.c              | 80 ++++++++++++++------
 3 files changed, 75 insertions(+), 41 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_display.c b/drivers/gpu/drm=
/i915/display/intel_display.c
index 01d15a4c7e25..a8f9e7a3bc7a 100644
--- a/drivers/gpu/drm/i915/display/intel_display.c
+++ b/drivers/gpu/drm/i915/display/intel_display.c
@@ -162,16 +162,16 @@ static void intel_modeset_setup_hw_state(struct drm_d=
evice *dev,
  */
 static void intel_update_watermarks(struct drm_i915_private *dev_priv)
 {
-=09if (dev_priv->wm_disp.update_wm)
-=09=09dev_priv->wm_disp.update_wm(dev_priv);
+=09if (dev_priv->wm_disp->update_wm)
+=09=09dev_priv->wm_disp->update_wm(dev_priv);
 }
=20
 static int intel_compute_pipe_wm(struct intel_atomic_state *state,
 =09=09=09=09 struct intel_crtc *crtc)
 {
 =09struct drm_i915_private *dev_priv =3D to_i915(state->base.dev);
-=09if (dev_priv->wm_disp.compute_pipe_wm)
-=09=09return dev_priv->wm_disp.compute_pipe_wm(state, crtc);
+=09if (dev_priv->wm_disp->compute_pipe_wm)
+=09=09return dev_priv->wm_disp->compute_pipe_wm(state, crtc);
 =09return 0;
 }
=20
@@ -179,20 +179,20 @@ static int intel_compute_intermediate_wm(struct intel=
_atomic_state *state,
 =09=09=09=09=09 struct intel_crtc *crtc)
 {
 =09struct drm_i915_private *dev_priv =3D to_i915(state->base.dev);
-=09if (!dev_priv->wm_disp.compute_intermediate_wm)
+=09if (!dev_priv->wm_disp->compute_intermediate_wm)
 =09=09return 0;
 =09if (drm_WARN_ON(&dev_priv->drm,
-=09=09=09!dev_priv->wm_disp.compute_pipe_wm))
+=09=09=09!dev_priv->wm_disp->compute_pipe_wm))
 =09=09return 0;
-=09return dev_priv->wm_disp.compute_intermediate_wm(state, crtc);
+=09return dev_priv->wm_disp->compute_intermediate_wm(state, crtc);
 }
=20
 static bool intel_initial_watermarks(struct intel_atomic_state *state,
 =09=09=09=09     struct intel_crtc *crtc)
 {
 =09struct drm_i915_private *dev_priv =3D to_i915(state->base.dev);
-=09if (dev_priv->wm_disp.initial_watermarks) {
-=09=09dev_priv->wm_disp.initial_watermarks(state, crtc);
+=09if (dev_priv->wm_disp->initial_watermarks) {
+=09=09dev_priv->wm_disp->initial_watermarks(state, crtc);
 =09=09return true;
 =09}
 =09return false;
@@ -202,23 +202,23 @@ static void intel_atomic_update_watermarks(struct int=
el_atomic_state *state,
 =09=09=09=09=09   struct intel_crtc *crtc)
 {
 =09struct drm_i915_private *dev_priv =3D to_i915(state->base.dev);
-=09if (dev_priv->wm_disp.atomic_update_watermarks)
-=09=09dev_priv->wm_disp.atomic_update_watermarks(state, crtc);
+=09if (dev_priv->wm_disp->atomic_update_watermarks)
+=09=09dev_priv->wm_disp->atomic_update_watermarks(state, crtc);
 }
=20
 static void intel_optimize_watermarks(struct intel_atomic_state *state,
 =09=09=09=09      struct intel_crtc *crtc)
 {
 =09struct drm_i915_private *dev_priv =3D to_i915(state->base.dev);
-=09if (dev_priv->wm_disp.optimize_watermarks)
-=09=09dev_priv->wm_disp.optimize_watermarks(state, crtc);
+=09if (dev_priv->wm_disp->optimize_watermarks)
+=09=09dev_priv->wm_disp->optimize_watermarks(state, crtc);
 }
=20
 static void intel_compute_global_watermarks(struct intel_atomic_state *sta=
te)
 {
 =09struct drm_i915_private *dev_priv =3D to_i915(state->base.dev);
-=09if (dev_priv->wm_disp.compute_global_watermarks)
-=09=09dev_priv->wm_disp.compute_global_watermarks(state);
+=09if (dev_priv->wm_disp->compute_global_watermarks)
+=09=09dev_priv->wm_disp->compute_global_watermarks(state);
 }
=20
 /* returns HPLL frequency in kHz */
@@ -3735,7 +3735,7 @@ static void i9xx_crtc_disable(struct intel_atomic_sta=
te *state,
 =09if (DISPLAY_VER(dev_priv) !=3D 2)
 =09=09intel_set_cpu_fifo_underrun_reporting(dev_priv, pipe, false);
=20
-=09if (!dev_priv->wm_disp.initial_watermarks)
+=09if (!dev_priv->wm_disp->initial_watermarks)
 =09=09intel_update_watermarks(dev_priv);
=20
 =09/* clock the pipe down to 640x480@60 to potentially save power */
@@ -11409,7 +11409,7 @@ static void sanitize_watermarks(struct drm_i915_pri=
vate *dev_priv)
 =09int i;
=20
 =09/* Only supported on platforms that use atomic watermark design */
-=09if (!dev_priv->wm_disp.optimize_watermarks)
+=09if (!dev_priv->wm_disp->optimize_watermarks)
 =09=09return;
=20
 =09state =3D drm_atomic_state_alloc(&dev_priv->drm);
diff --git a/drivers/gpu/drm/i915/i915_drv.h b/drivers/gpu/drm/i915/i915_dr=
v.h
index fc7466bbc445..b9fa6bf4835d 100644
--- a/drivers/gpu/drm/i915/i915_drv.h
+++ b/drivers/gpu/drm/i915/i915_drv.h
@@ -978,7 +978,7 @@ struct drm_i915_private {
 =09const struct drm_i915_clock_gating_funcs *clock_gating_funcs;
=20
 =09/* pm display functions */
-=09struct drm_i915_wm_disp_funcs wm_disp;
+=09const struct drm_i915_wm_disp_funcs *wm_disp;
=20
 =09/* irq display functions */
 =09const struct intel_hotplug_funcs *hotplug_funcs;
diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_p=
m.c
index 0a5c1e3c798b..6f9e53a8dda2 100644
--- a/drivers/gpu/drm/i915/intel_pm.c
+++ b/drivers/gpu/drm/i915/intel_pm.c
@@ -7977,6 +7977,51 @@ void intel_init_clock_gating_hooks(struct drm_i915_p=
rivate *dev_priv)
 =09}
 }
=20
+static const struct drm_i915_wm_disp_funcs skl_wm_funcs =3D {
+=09.compute_global_watermarks =3D skl_compute_wm,
+};
+
+static const struct drm_i915_wm_disp_funcs ilk_wm_funcs =3D {
+=09.compute_pipe_wm =3D ilk_compute_pipe_wm,
+=09.compute_intermediate_wm =3D ilk_compute_intermediate_wm,
+=09.initial_watermarks =3D ilk_initial_watermarks,
+=09.optimize_watermarks =3D ilk_optimize_watermarks,
+};
+
+static const struct drm_i915_wm_disp_funcs vlv_wm_funcs =3D {
+=09.compute_pipe_wm =3D vlv_compute_pipe_wm,
+=09.compute_intermediate_wm =3D vlv_compute_intermediate_wm,
+=09.initial_watermarks =3D vlv_initial_watermarks,
+=09.optimize_watermarks =3D vlv_optimize_watermarks,
+=09.atomic_update_watermarks =3D vlv_atomic_update_fifo,
+};
+
+static const struct drm_i915_wm_disp_funcs g4x_wm_funcs =3D {
+=09.compute_pipe_wm =3D g4x_compute_pipe_wm,
+=09.compute_intermediate_wm =3D g4x_compute_intermediate_wm,
+=09.initial_watermarks =3D g4x_initial_watermarks,
+=09.optimize_watermarks =3D g4x_optimize_watermarks,
+};
+
+static const struct drm_i915_wm_disp_funcs pnv_wm_funcs =3D {
+=09.update_wm =3D pnv_update_wm,
+};
+
+static const struct drm_i915_wm_disp_funcs i965_wm_funcs =3D {
+=09.update_wm =3D i965_update_wm,
+};
+
+static const struct drm_i915_wm_disp_funcs i9xx_wm_funcs =3D {
+=09.update_wm =3D i9xx_update_wm,
+};
+
+static const struct drm_i915_wm_disp_funcs i845_wm_funcs =3D {
+=09.update_wm =3D i845_update_wm,
+};
+
+static const struct drm_i915_wm_disp_funcs nop_funcs =3D {
+};
+
 /* Set up chip specific power management-related functions */
 void intel_init_pm(struct drm_i915_private *dev_priv)
 {
@@ -7992,7 +8037,7 @@ void intel_init_pm(struct drm_i915_private *dev_priv)
 =09/* For FIFO watermark updates */
 =09if (DISPLAY_VER(dev_priv) >=3D 9) {
 =09=09skl_setup_wm_latency(dev_priv);
-=09=09dev_priv->wm_disp.compute_global_watermarks =3D skl_compute_wm;
+=09=09dev_priv->wm_disp =3D &skl_wm_funcs;
 =09} else if (HAS_PCH_SPLIT(dev_priv)) {
 =09=09ilk_setup_wm_latency(dev_priv);
=20
@@ -8000,31 +8045,19 @@ void intel_init_pm(struct drm_i915_private *dev_pri=
v)
 =09=09     dev_priv->wm.spr_latency[1] && dev_priv->wm.cur_latency[1]) ||
 =09=09    (DISPLAY_VER(dev_priv) !=3D 5 && dev_priv->wm.pri_latency[0] &&
 =09=09     dev_priv->wm.spr_latency[0] && dev_priv->wm.cur_latency[0])) {
-=09=09=09dev_priv->wm_disp.compute_pipe_wm =3D ilk_compute_pipe_wm;
-=09=09=09dev_priv->wm_disp.compute_intermediate_wm =3D
-=09=09=09=09ilk_compute_intermediate_wm;
-=09=09=09dev_priv->wm_disp.initial_watermarks =3D
-=09=09=09=09ilk_initial_watermarks;
-=09=09=09dev_priv->wm_disp.optimize_watermarks =3D
-=09=09=09=09ilk_optimize_watermarks;
+=09=09=09dev_priv->wm_disp =3D &ilk_wm_funcs;
 =09=09} else {
 =09=09=09drm_dbg_kms(&dev_priv->drm,
 =09=09=09=09    "Failed to read display plane latency. "
 =09=09=09=09    "Disable CxSR\n");
+=09=09=09dev_priv->wm_disp =3D &nop_funcs;
 =09=09}
 =09} else if (IS_VALLEYVIEW(dev_priv) || IS_CHERRYVIEW(dev_priv)) {
 =09=09vlv_setup_wm_latency(dev_priv);
-=09=09dev_priv->wm_disp.compute_pipe_wm =3D vlv_compute_pipe_wm;
-=09=09dev_priv->wm_disp.compute_intermediate_wm =3D vlv_compute_intermedia=
te_wm;
-=09=09dev_priv->wm_disp.initial_watermarks =3D vlv_initial_watermarks;
-=09=09dev_priv->wm_disp.optimize_watermarks =3D vlv_optimize_watermarks;
-=09=09dev_priv->wm_disp.atomic_update_watermarks =3D vlv_atomic_update_fif=
o;
+=09=09dev_priv->wm_disp =3D &vlv_wm_funcs;
 =09} else if (IS_G4X(dev_priv)) {
 =09=09g4x_setup_wm_latency(dev_priv);
-=09=09dev_priv->wm_disp.compute_pipe_wm =3D g4x_compute_pipe_wm;
-=09=09dev_priv->wm_disp.compute_intermediate_wm =3D g4x_compute_intermedia=
te_wm;
-=09=09dev_priv->wm_disp.initial_watermarks =3D g4x_initial_watermarks;
-=09=09dev_priv->wm_disp.optimize_watermarks =3D g4x_optimize_watermarks;
+=09=09dev_priv->wm_disp =3D &g4x_wm_funcs;
 =09} else if (IS_PINEVIEW(dev_priv)) {
 =09=09if (!intel_get_cxsr_latency(!IS_MOBILE(dev_priv),
 =09=09=09=09=09    dev_priv->is_ddr3,
@@ -8038,21 +8071,22 @@ void intel_init_pm(struct drm_i915_private *dev_pri=
v)
 =09=09=09=09 dev_priv->fsb_freq, dev_priv->mem_freq);
 =09=09=09/* Disable CxSR and never update its watermark again */
 =09=09=09intel_set_memory_cxsr(dev_priv, false);
-=09=09=09dev_priv->wm_disp.update_wm =3D NULL;
+=09=09=09dev_priv->wm_disp =3D &nop_funcs;
 =09=09} else
-=09=09=09dev_priv->wm_disp.update_wm =3D pnv_update_wm;
+=09=09=09dev_priv->wm_disp =3D &pnv_wm_funcs;
 =09} else if (DISPLAY_VER(dev_priv) =3D=3D 4) {
-=09=09dev_priv->wm_disp.update_wm =3D i965_update_wm;
+=09=09dev_priv->wm_disp =3D &i965_wm_funcs;
 =09} else if (DISPLAY_VER(dev_priv) =3D=3D 3) {
-=09=09dev_priv->wm_disp.update_wm =3D i9xx_update_wm;
+=09=09dev_priv->wm_disp =3D &i9xx_wm_funcs;
 =09} else if (DISPLAY_VER(dev_priv) =3D=3D 2) {
 =09=09if (INTEL_NUM_PIPES(dev_priv) =3D=3D 1)
-=09=09=09dev_priv->wm_disp.update_wm =3D i845_update_wm;
+=09=09=09dev_priv->wm_disp =3D &i845_wm_funcs;
 =09=09else
-=09=09=09dev_priv->wm_disp.update_wm =3D i9xx_update_wm;
+=09=09=09dev_priv->wm_disp =3D &i9xx_wm_funcs;
 =09} else {
 =09=09drm_err(&dev_priv->drm,
 =09=09=09"unexpected fall-through in %s\n", __func__);
+=09=09dev_priv->wm_disp =3D &nop_funcs;
 =09}
 }
=20
--=20
2.31.1

