// Seed: 1978801471
`default_nettype id_2 `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3;
  type_0 id_4 (
      .id_0 (1),
      .id_1 (id_3),
      .id_2 (id_3 - id_3),
      .id_3 (id_2 - 1),
      .id_4 (1),
      .id_5 (1),
      .id_6 (1),
      .id_7 (1),
      .id_8 (id_3),
      .id_9 (id_5[1]),
      .id_10(1),
      .id_11(1)
  );
endmodule
