TimeQuest Timing Analyzer report for lab5
Sat Feb 20 22:52:00 2016
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ASC:drawline_controller|Mode_Register[10]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'ASC:drawline_controller|Mode_Register[10]'
 16. Slow Model Hold: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'ASC:drawline_controller|Mode_Register[10]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'ASC:drawline_controller|Mode_Register[10]'
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'CLOCK_50'
 33. Fast Model Hold: 'ASC:drawline_controller|Mode_Register[10]'
 34. Fast Model Hold: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'ASC:drawline_controller|Mode_Register[10]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+--------------------+---------------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version ;
; Revision Name      ; lab5                                                                ;
; Device Family      ; Cyclone II                                                          ;
; Device Name        ; EP2C35F672C6                                                        ;
; Timing Models      ; Final                                                               ;
; Delay Model        ; Combined                                                            ;
; Rise/Fall Delays   ; Unavailable                                                         ;
+--------------------+---------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------+---------------------------------------------------+
; Clock Name                                    ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                          ; Targets                                           ;
+-----------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------+---------------------------------------------------+
; ASC:drawline_controller|Mode_Register[10]     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                 ; { ASC:drawline_controller|Mode_Register[10] }     ;
; CLOCK_50                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                 ; { CLOCK_50 }                                      ;
; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; LDA_cir|VGA|mypll|altpll_component|pll|inclk[0] ; { LDA_cir|VGA|mypll|altpll_component|pll|clk[0] } ;
+-----------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                              ;
+------------+-----------------+-----------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note                                                  ;
+------------+-----------------+-----------------------------------------------+-------------------------------------------------------+
; 129.33 MHz ; 129.33 MHz      ; CLOCK_50                                      ;                                                       ;
; 316.06 MHz ; 235.07 MHz      ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
; 618.05 MHz ; 618.05 MHz      ; ASC:drawline_controller|Mode_Register[10]     ;                                                       ;
+------------+-----------------+-----------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow Model Setup Summary                                               ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; ASC:drawline_controller|Mode_Register[10]     ; -3.814 ; -3.814        ;
; CLOCK_50                                      ; 1.191  ; 0.000         ;
; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 36.836 ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow Model Hold Summary                                                ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -0.921 ; -1.701        ;
; ASC:drawline_controller|Mode_Register[10]     ; -0.134 ; -0.134        ;
; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 2.895  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; ASC:drawline_controller|Mode_Register[10]     ; 0.500  ; 0.000         ;
; CLOCK_50                                      ; 7.620  ; 0.000         ;
; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ASC:drawline_controller|Mode_Register[10]'                                                                                                                                                                       ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                       ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.814 ; ASC:drawline_controller|Mode_Register[7]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 3.282      ;
; -3.766 ; ASC:drawline_controller|Mode_Register[4]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 3.234      ;
; -3.751 ; ASC:drawline_controller|Mode_Register[28] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.608     ; 3.200      ;
; -3.750 ; ASC:drawline_controller|Mode_Register[24] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.561     ; 3.246      ;
; -3.742 ; ASC:drawline_controller|Mode_Register[5]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 3.210      ;
; -3.702 ; ASC:drawline_controller|Mode_Register[25] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.603     ; 3.156      ;
; -3.697 ; ASC:drawline_controller|Mode_Register[29] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.608     ; 3.146      ;
; -3.682 ; ASC:drawline_controller|Mode_Register[27] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.603     ; 3.136      ;
; -3.665 ; ASC:drawline_controller|Mode_Register[16] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.561     ; 3.161      ;
; -3.633 ; ASC:drawline_controller|Mode_Register[26] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.598     ; 3.092      ;
; -3.626 ; ASC:drawline_controller|Mode_Register[17] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.561     ; 3.122      ;
; -3.615 ; ASC:drawline_controller|Mode_Register[30] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.608     ; 3.064      ;
; -3.542 ; ASC:drawline_controller|Mode_Register[21] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.561     ; 3.038      ;
; -3.542 ; ASC:drawline_controller|Mode_Register[19] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.561     ; 3.038      ;
; -3.524 ; ASC:drawline_controller|Mode_Register[18] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.598     ; 2.983      ;
; -3.513 ; ASC:drawline_controller|Mode_Register[3]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 2.981      ;
; -3.504 ; ASC:drawline_controller|Mode_Register[20] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.561     ; 3.000      ;
; -3.475 ; ASC:drawline_controller|Mode_Register[31] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.608     ; 2.924      ;
; -3.473 ; ASC:drawline_controller|Mode_Register[1]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.598     ; 2.932      ;
; -3.393 ; ASC:drawline_controller|Mode_Register[23] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.561     ; 2.889      ;
; -3.390 ; ASC:drawline_controller|Mode_Register[12] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 2.858      ;
; -3.365 ; ASC:drawline_controller|Mode_Register[2]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 2.833      ;
; -3.346 ; ASC:drawline_controller|Mode_Register[22] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.598     ; 2.805      ;
; -3.256 ; ASC:drawline_controller|Mode_Register[8]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 2.724      ;
; -3.255 ; ASC:drawline_controller|Mode_Register[13] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 2.723      ;
; -3.227 ; ASC:drawline_controller|Mode_Register[9]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 2.695      ;
; -3.226 ; ASC:drawline_controller|Mode_Register[6]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.598     ; 2.685      ;
; -3.201 ; ASC:drawline_controller|Mode_Register[11] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 2.669      ;
; -3.181 ; ASC:drawline_controller|Mode_Register[14] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 2.649      ;
; -3.138 ; ASC:drawline_controller|Mode_Register[15] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.589     ; 2.606      ;
; -3.112 ; ASC:drawline_controller|Mode_Register[0]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.747     ; 2.422      ;
; -3.106 ; LDA_CIRCUIT:LDA_cir|ps.s12                ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.709     ; 2.454      ;
; -2.422 ; ASC:drawline_controller|pstate.poll_mode  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.598     ; 1.881      ;
; -2.319 ; ASC:drawline_controller|waitrequest       ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.598     ; 1.778      ;
; -0.309 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|nstate.poll_mode_5768 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|Mode_Register[10] ; 0.500        ; 1.934      ; 2.050      ;
; 0.191  ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|nstate.poll_mode_5768 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; 1.934      ; 2.050      ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                                                ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 1.191  ; ASC:drawline_controller|Mode_Register[10]     ; ASC:drawline_controller|readdata[10]                                                                                                                   ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; 0.500        ; 2.682      ; 2.277      ;
; 1.550  ; ASC:drawline_controller|nstate.poll_mode_5768 ; ASC:drawline_controller|pstate.poll_mode                                                                                                               ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; 1.000        ; 0.598      ; 0.084      ;
; 1.691  ; ASC:drawline_controller|Mode_Register[10]     ; ASC:drawline_controller|readdata[10]                                                                                                                   ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; 1.000        ; 2.682      ; 2.277      ;
; 12.268 ; LDA_CIRCUIT:LDA_cir|x1[2]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.016      ; 7.784      ;
; 12.285 ; LDA_CIRCUIT:LDA_cir|x1[3]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.016      ; 7.767      ;
; 12.329 ; LDA_CIRCUIT:LDA_cir|x0[0]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 7.707      ;
; 12.390 ; LDA_CIRCUIT:LDA_cir|x1[0]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.016      ; 7.662      ;
; 12.401 ; LDA_CIRCUIT:LDA_cir|x0[1]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 7.635      ;
; 12.447 ; LDA_CIRCUIT:LDA_cir|x1[4]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.016      ; 7.605      ;
; 12.516 ; LDA_CIRCUIT:LDA_cir|x0[2]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 7.520      ;
; 12.530 ; LDA_CIRCUIT:LDA_cir|x1[1]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.016      ; 7.522      ;
; 12.676 ; LDA_CIRCUIT:LDA_cir|x0[5]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.017      ; 7.377      ;
; 12.739 ; LDA_CIRCUIT:LDA_cir|x1[5]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.016      ; 7.313      ;
; 12.761 ; LDA_CIRCUIT:LDA_cir|x0[6]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 7.275      ;
; 12.856 ; LDA_CIRCUIT:LDA_cir|x0[3]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.017      ; 7.197      ;
; 12.895 ; LDA_CIRCUIT:LDA_cir|x0[7]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 7.141      ;
; 12.964 ; LDA_CIRCUIT:LDA_cir|x0[4]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.010      ; 7.082      ;
; 13.075 ; LDA_CIRCUIT:LDA_cir|x1[6]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.006      ; 6.967      ;
; 13.121 ; LDA_CIRCUIT:LDA_cir|x1[2]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.020      ; 6.935      ;
; 13.138 ; LDA_CIRCUIT:LDA_cir|x1[3]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.020      ; 6.918      ;
; 13.182 ; LDA_CIRCUIT:LDA_cir|x0[0]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.004      ; 6.858      ;
; 13.243 ; LDA_CIRCUIT:LDA_cir|x1[0]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.020      ; 6.813      ;
; 13.246 ; LDA_CIRCUIT:LDA_cir|x1[7]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.006      ; 6.796      ;
; 13.254 ; LDA_CIRCUIT:LDA_cir|x0[1]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.004      ; 6.786      ;
; 13.300 ; LDA_CIRCUIT:LDA_cir|x1[4]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.020      ; 6.756      ;
; 13.369 ; LDA_CIRCUIT:LDA_cir|x0[2]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.004      ; 6.671      ;
; 13.377 ; LDA_CIRCUIT:LDA_cir|x1[8]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; -0.002     ; 6.657      ;
; 13.383 ; LDA_CIRCUIT:LDA_cir|x1[1]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.020      ; 6.673      ;
; 13.388 ; LDA_CIRCUIT:LDA_cir|x1[2]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.006      ; 6.654      ;
; 13.405 ; LDA_CIRCUIT:LDA_cir|x1[3]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.006      ; 6.637      ;
; 13.449 ; LDA_CIRCUIT:LDA_cir|x0[0]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; -0.010     ; 6.577      ;
; 13.468 ; LDA_CIRCUIT:LDA_cir|x1[2]                     ; LDA_CIRCUIT:LDA_cir|x0[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.016      ; 6.584      ;
; 13.481 ; ASC:drawline_controller|pstate.poll_mode      ; ASC:drawline_controller|Line_starting_point[3]                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.113      ; 6.668      ;
; 13.481 ; ASC:drawline_controller|pstate.poll_mode      ; ASC:drawline_controller|Line_starting_point[5]                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.113      ; 6.668      ;
; 13.481 ; ASC:drawline_controller|pstate.poll_mode      ; ASC:drawline_controller|Line_starting_point[1]                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.113      ; 6.668      ;
; 13.481 ; ASC:drawline_controller|pstate.poll_mode      ; ASC:drawline_controller|Line_starting_point[10]                                                                                                        ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.113      ; 6.668      ;
; 13.485 ; LDA_CIRCUIT:LDA_cir|x1[3]                     ; LDA_CIRCUIT:LDA_cir|x0[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.016      ; 6.567      ;
; 13.510 ; LDA_CIRCUIT:LDA_cir|x1[0]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.006      ; 6.532      ;
; 13.511 ; LDA_CIRCUIT:LDA_cir|y1[0]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.023      ; 6.548      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_datain_reg0   ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.087      ; 6.536      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg4  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg5  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg6  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg7  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg8  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg9  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg10 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.516 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg11 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.552      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0   ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.095      ; 6.540      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.520 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.556      ;
; 13.521 ; LDA_CIRCUIT:LDA_cir|x0[1]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; -0.010     ; 6.505      ;
; 13.529 ; LDA_CIRCUIT:LDA_cir|x0[5]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.021      ; 6.528      ;
; 13.529 ; LDA_CIRCUIT:LDA_cir|x0[0]                     ; LDA_CIRCUIT:LDA_cir|x0[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 6.507      ;
; 13.530 ; LDA_CIRCUIT:LDA_cir|ps.s3                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.008      ; 6.514      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_datain_reg0   ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.087      ; 6.501      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg4  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg5  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg6  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg7  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg8  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg9  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg10 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.551 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg11 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.103      ; 6.517      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0   ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.095      ; 6.505      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.555 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.111      ; 6.521      ;
; 13.567 ; LDA_CIRCUIT:LDA_cir|x1[4]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.006      ; 6.475      ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                                                                                               ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -0.921 ; ASC:drawline_controller|Mode_Register[10]       ; ASC:drawline_controller|readdata[10]                                                                                                                  ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; 0.000        ; 2.682      ; 2.277      ;
; -0.780 ; ASC:drawline_controller|nstate.poll_mode_5768   ; ASC:drawline_controller|pstate.poll_mode                                                                                                              ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; 0.000        ; 0.598      ; 0.084      ;
; -0.421 ; ASC:drawline_controller|Mode_Register[10]       ; ASC:drawline_controller|readdata[10]                                                                                                                  ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; -0.500       ; 2.682      ; 2.277      ;
; 0.391  ; LDA_CIRCUIT:LDA_cir|ps.s12                      ; LDA_CIRCUIT:LDA_cir|ps.s12                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|swaped                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LDA_CIRCUIT:LDA_cir|swaped_2                    ; LDA_CIRCUIT:LDA_cir|swaped_2                                                                                                                          ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LDA_CIRCUIT:LDA_cir|steep                       ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LDA_CIRCUIT:LDA_cir|comp                        ; LDA_CIRCUIT:LDA_cir|comp                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ASC:drawline_controller|Mode_Register[0]        ; ASC:drawline_controller|Mode_Register[0]                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ASC:drawline_controller|readdata[0]             ; ASC:drawline_controller|readdata[0]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.518  ; ASC:drawline_controller|Line_color[21]          ; ASC:drawline_controller|readdata[21]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.784      ;
; 0.524  ; LDA_CIRCUIT:LDA_cir|ps.s1                       ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.790      ;
; 0.530  ; LDA_CIRCUIT:LDA_cir|x0[8]                       ; LDA_CIRCUIT:LDA_cir|x[8]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.796      ;
; 0.583  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|y1[6]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.849      ;
; 0.586  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|y1[7]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.852      ;
; 0.660  ; LDA_CIRCUIT:LDA_cir|ps.s11                      ; LDA_CIRCUIT:LDA_cir|ps.s7                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.665  ; LDA_CIRCUIT:LDA_cir|x[5]                        ; LDA_CIRCUIT:LDA_cir|plot_x[5]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.677  ; ASC:drawline_controller|Line_color[8]           ; ASC:drawline_controller|readdata[8]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 0.942      ;
; 0.679  ; ASC:drawline_controller|Line_color[29]          ; ASC:drawline_controller|readdata[29]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.945      ;
; 0.704  ; LDA_CIRCUIT:LDA_cir|y[0]                        ; LDA_CIRCUIT:LDA_cir|plot_y[0]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.971      ;
; 0.710  ; ASC:drawline_controller|Line_color[2]           ; ASC:drawline_controller|readdata[2]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 0.979      ;
; 0.710  ; ASC:drawline_controller|Line_color[23]          ; ASC:drawline_controller|readdata[23]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.976      ;
; 0.712  ; ASC:drawline_controller|Line_color[22]          ; ASC:drawline_controller|readdata[22]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.978      ;
; 0.714  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|x0[5]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.982      ;
; 0.714  ; ASC:drawline_controller|Line_color[24]          ; ASC:drawline_controller|readdata[24]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.980      ;
; 0.715  ; ASC:drawline_controller|Line_color[16]          ; ASC:drawline_controller|readdata[16]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 0.980      ;
; 0.719  ; ASC:drawline_controller|Line_color[28]          ; ASC:drawline_controller|readdata[28]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.985      ;
; 0.781  ; ASC:drawline_controller|Go_Register[6]          ; ASC:drawline_controller|readdata[6]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.047      ;
; 0.782  ; ASC:drawline_controller|Go_Register[4]          ; ASC:drawline_controller|readdata[4]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.048      ;
; 0.785  ; ASC:drawline_controller|Line_starting_point[7]  ; LDA_CIRCUIT:LDA_cir|x0[7]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.051      ;
; 0.795  ; ASC:drawline_controller|Line_color[19]          ; ASC:drawline_controller|readdata[19]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.797  ; ASC:drawline_controller|Line_color[11]          ; ASC:drawline_controller|readdata[11]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.063      ;
; 0.803  ; LDA_CIRCUIT:LDA_cir|ps.s11                      ; LDA_CIRCUIT:LDA_cir|ps.s12                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.069      ;
; 0.813  ; LDA_CIRCUIT:LDA_cir|y[3]                        ; LDA_CIRCUIT:LDA_cir|plot_y[3]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.080      ;
; 0.816  ; LDA_CIRCUIT:LDA_cir|ps.s12                      ; LDA_CIRCUIT:LDA_cir|ps.s0                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.082      ;
; 0.839  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|swaped                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.853  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|y1[0]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.119      ;
; 0.854  ; LDA_CIRCUIT:LDA_cir|y[7]                        ; LDA_CIRCUIT:LDA_cir|plot_y[7]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.121      ;
; 0.854  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|y1[1]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.120      ;
; 0.855  ; LDA_CIRCUIT:LDA_cir|ps.s9                       ; LDA_CIRCUIT:LDA_cir|ps.s10                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.121      ;
; 0.857  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|y1[3]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.123      ;
; 0.915  ; ASC:drawline_controller|Line_starting_point[0]  ; LDA_CIRCUIT:LDA_cir|x0[0]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.181      ;
; 0.916  ; ASC:drawline_controller|Go_Register[2]          ; ASC:drawline_controller|readdata[2]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.182      ;
; 0.919  ; LDA_CIRCUIT:LDA_cir|plot_x[0]                   ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg0 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.091      ; 1.244      ;
; 0.920  ; ASC:drawline_controller|Line_starting_point[12] ; LDA_CIRCUIT:LDA_cir|y0[3]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.186      ;
; 0.927  ; ASC:drawline_controller|Line_color[13]          ; ASC:drawline_controller|readdata[13]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.192      ;
; 0.929  ; ASC:drawline_controller|Line_starting_point[31] ; ASC:drawline_controller|readdata[31]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.196      ;
; 0.940  ; ASC:drawline_controller|Line_color[31]          ; ASC:drawline_controller|readdata[31]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.206      ;
; 0.945  ; LDA_CIRCUIT:LDA_cir|x0[7]                       ; LDA_CIRCUIT:LDA_cir|x[7]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.002      ; 1.213      ;
; 0.952  ; ASC:drawline_controller|Line_color[20]          ; ASC:drawline_controller|readdata[20]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.217      ;
; 0.956  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[1]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 1.231      ;
; 0.969  ; ASC:drawline_controller|Line_ending_point[27]   ; ASC:drawline_controller|readdata[27]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.236      ;
; 0.979  ; ASC:drawline_controller|Line_ending_point[25]   ; ASC:drawline_controller|readdata[25]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.246      ;
; 0.981  ; ASC:drawline_controller|Line_color[15]          ; ASC:drawline_controller|readdata[15]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.246      ;
; 0.983  ; ASC:drawline_controller|Line_color[14]          ; ASC:drawline_controller|readdata[14]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.248      ;
; 0.986  ; ASC:drawline_controller|Go_Register[10]         ; ASC:drawline_controller|readdata[10]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.252      ;
; 1.016  ; LDA_CIRCUIT:LDA_cir|x0[2]                       ; LDA_CIRCUIT:LDA_cir|x[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.002      ; 1.284      ;
; 1.018  ; LDA_CIRCUIT:LDA_cir|x[1]                        ; LDA_CIRCUIT:LDA_cir|plot_x[1]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.016     ; 1.268      ;
; 1.038  ; LDA_CIRCUIT:LDA_cir|x0[0]                       ; LDA_CIRCUIT:LDA_cir|x[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.002      ; 1.306      ;
; 1.047  ; LDA_CIRCUIT:LDA_cir|ps.s5                       ; LDA_CIRCUIT:LDA_cir|x[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.314      ;
; 1.056  ; ASC:drawline_controller|Go_Register[22]         ; ASC:drawline_controller|readdata[22]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.322      ;
; 1.064  ; ASC:drawline_controller|Line_starting_point[8]  ; LDA_CIRCUIT:LDA_cir|x0[8]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.004      ; 1.334      ;
; 1.065  ; LDA_CIRCUIT:LDA_cir|y[4]                        ; LDA_CIRCUIT:LDA_cir|plot_y[4]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.332      ;
; 1.067  ; LDA_CIRCUIT:LDA_cir|x0[1]                       ; LDA_CIRCUIT:LDA_cir|x[1]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 1.336      ;
; 1.068  ; LDA_CIRCUIT:LDA_cir|x0[6]                       ; LDA_CIRCUIT:LDA_cir|x[6]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 1.337      ;
; 1.070  ; ASC:drawline_controller|Line_color[30]          ; ASC:drawline_controller|readdata[30]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.336      ;
; 1.074  ; LDA_CIRCUIT:LDA_cir|y[6]                        ; LDA_CIRCUIT:LDA_cir|plot_y[6]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.341      ;
; 1.074  ; LDA_CIRCUIT:LDA_cir|ps.s3                       ; LDA_CIRCUIT:LDA_cir|swaped_2                                                                                                                          ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.002      ; 1.342      ;
; 1.077  ; LDA_CIRCUIT:LDA_cir|y[5]                        ; LDA_CIRCUIT:LDA_cir|plot_y[5]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.344      ;
; 1.078  ; LDA_CIRCUIT:LDA_cir|y[2]                        ; LDA_CIRCUIT:LDA_cir|plot_y[2]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.345      ;
; 1.086  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[0]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.019      ; 1.371      ;
; 1.089  ; ASC:drawline_controller|Go_Register[26]         ; ASC:drawline_controller|readdata[26]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.355      ;
; 1.093  ; ASC:drawline_controller|Line_starting_point[16] ; LDA_CIRCUIT:LDA_cir|y0[7]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.359      ;
; 1.095  ; ASC:drawline_controller|Line_color[1]           ; ASC:drawline_controller|readdata[1]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.003     ; 1.358      ;
; 1.105  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[4]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 1.380      ;
; 1.114  ; ASC:drawline_controller|Line_color[4]           ; ASC:drawline_controller|readdata[4]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 1.383      ;
; 1.114  ; ASC:drawline_controller|Go_Register[14]         ; ASC:drawline_controller|readdata[14]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.379      ;
; 1.116  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[2]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 1.391      ;
; 1.119  ; ASC:drawline_controller|Line_color[10]          ; ASC:drawline_controller|readdata[10]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.003     ; 1.382      ;
; 1.124  ; ASC:drawline_controller|Line_color[6]           ; ASC:drawline_controller|readdata[6]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 1.393      ;
; 1.128  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[6]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 1.403      ;
; 1.131  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 1.406      ;
; 1.136  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[5]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 1.411      ;
; 1.136  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[3]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 1.411      ;
; 1.138  ; LDA_CIRCUIT:LDA_cir|ps.s7                       ; LDA_CIRCUIT:LDA_cir|ps.s8                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.018      ; 1.422      ;
; 1.141  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|x1[1]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 1.410      ;
; 1.142  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|x1[5]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 1.411      ;
; 1.150  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|x1[3]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 1.419      ;
; 1.152  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|x1[2]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 1.421      ;
; 1.157  ; ASC:drawline_controller|pstate.poll_mode        ; ASC:drawline_controller|waitrequest                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.423      ;
; 1.168  ; LDA_CIRCUIT:LDA_cir|x[3]                        ; LDA_CIRCUIT:LDA_cir|plot_x[3]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.016     ; 1.418      ;
; 1.174  ; LDA_CIRCUIT:LDA_cir|y[1]                        ; LDA_CIRCUIT:LDA_cir|plot_y[1]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.008      ; 1.448      ;
; 1.177  ; LDA_CIRCUIT:LDA_cir|plot_x[0]                   ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.101      ; 1.512      ;
; 1.182  ; LDA_CIRCUIT:LDA_cir|plot_x[0]                   ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.109      ; 1.525      ;
; 1.187  ; ASC:drawline_controller|Line_starting_point[15] ; LDA_CIRCUIT:LDA_cir|y0[6]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.002     ; 1.451      ;
; 1.194  ; LDA_CIRCUIT:LDA_cir|x[2]                        ; LDA_CIRCUIT:LDA_cir|x[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.460      ;
; 1.198  ; LDA_CIRCUIT:LDA_cir|x[8]                        ; LDA_CIRCUIT:LDA_cir|x[8]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.464      ;
; 1.201  ; LDA_CIRCUIT:LDA_cir|y[4]                        ; LDA_CIRCUIT:LDA_cir|y[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 1.467      ;
; 1.202  ; LDA_CIRCUIT:LDA_cir|ps.s5                       ; LDA_CIRCUIT:LDA_cir|x[7]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 1.469      ;
; 1.202  ; ASC:drawline_controller|Go_Register[20]         ; ASC:drawline_controller|readdata[20]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.001     ; 1.467      ;
+--------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ASC:drawline_controller|Mode_Register[10]'                                                                                                                                                                        ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                       ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.134 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|nstate.poll_mode_5768 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; 1.934      ; 2.050      ;
; 0.366  ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|nstate.poll_mode_5768 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|Mode_Register[10] ; -0.500       ; 1.934      ; 2.050      ;
; 2.376  ; ASC:drawline_controller|waitrequest       ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.598     ; 1.778      ;
; 2.479  ; ASC:drawline_controller|pstate.poll_mode  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.598     ; 1.881      ;
; 3.163  ; LDA_CIRCUIT:LDA_cir|ps.s12                ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.709     ; 2.454      ;
; 3.169  ; ASC:drawline_controller|Mode_Register[0]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.747     ; 2.422      ;
; 3.195  ; ASC:drawline_controller|Mode_Register[15] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 2.606      ;
; 3.238  ; ASC:drawline_controller|Mode_Register[14] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 2.649      ;
; 3.258  ; ASC:drawline_controller|Mode_Register[11] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 2.669      ;
; 3.283  ; ASC:drawline_controller|Mode_Register[6]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.598     ; 2.685      ;
; 3.284  ; ASC:drawline_controller|Mode_Register[9]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 2.695      ;
; 3.312  ; ASC:drawline_controller|Mode_Register[13] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 2.723      ;
; 3.313  ; ASC:drawline_controller|Mode_Register[8]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 2.724      ;
; 3.403  ; ASC:drawline_controller|Mode_Register[22] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.598     ; 2.805      ;
; 3.422  ; ASC:drawline_controller|Mode_Register[2]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 2.833      ;
; 3.447  ; ASC:drawline_controller|Mode_Register[12] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 2.858      ;
; 3.450  ; ASC:drawline_controller|Mode_Register[23] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.561     ; 2.889      ;
; 3.530  ; ASC:drawline_controller|Mode_Register[1]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.598     ; 2.932      ;
; 3.532  ; ASC:drawline_controller|Mode_Register[31] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.608     ; 2.924      ;
; 3.561  ; ASC:drawline_controller|Mode_Register[20] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.561     ; 3.000      ;
; 3.570  ; ASC:drawline_controller|Mode_Register[3]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 2.981      ;
; 3.581  ; ASC:drawline_controller|Mode_Register[18] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.598     ; 2.983      ;
; 3.599  ; ASC:drawline_controller|Mode_Register[21] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.561     ; 3.038      ;
; 3.599  ; ASC:drawline_controller|Mode_Register[19] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.561     ; 3.038      ;
; 3.672  ; ASC:drawline_controller|Mode_Register[30] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.608     ; 3.064      ;
; 3.683  ; ASC:drawline_controller|Mode_Register[17] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.561     ; 3.122      ;
; 3.690  ; ASC:drawline_controller|Mode_Register[26] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.598     ; 3.092      ;
; 3.722  ; ASC:drawline_controller|Mode_Register[16] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.561     ; 3.161      ;
; 3.739  ; ASC:drawline_controller|Mode_Register[27] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.603     ; 3.136      ;
; 3.754  ; ASC:drawline_controller|Mode_Register[29] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.608     ; 3.146      ;
; 3.759  ; ASC:drawline_controller|Mode_Register[25] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.603     ; 3.156      ;
; 3.799  ; ASC:drawline_controller|Mode_Register[5]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 3.210      ;
; 3.807  ; ASC:drawline_controller|Mode_Register[24] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.561     ; 3.246      ;
; 3.808  ; ASC:drawline_controller|Mode_Register[28] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.608     ; 3.200      ;
; 3.823  ; ASC:drawline_controller|Mode_Register[4]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 3.234      ;
; 3.871  ; ASC:drawline_controller|Mode_Register[7]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.589     ; 3.282      ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ASC:drawline_controller|Mode_Register[10]'                                                                                         ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; ASC:drawline_controller|nstate.poll_mode_5768   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; ASC:drawline_controller|nstate.poll_mode_5768   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~6|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~6|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; drawline_controller|Equal1~6|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; drawline_controller|Equal1~6|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~9|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~9|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~9|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~9|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; drawline_controller|Mode_Register[10]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; drawline_controller|Mode_Register[10]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.poll_mode_5768|datac ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.poll_mode_5768|datac ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.stall_mode~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.stall_mode~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.stall_mode~0|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.stall_mode~0|datad   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_we_reg        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[10]                                                                                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[10]                                                                                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[11]                                                                                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[11]                                                                                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[12]                                                                                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[12]                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|mypll|altpll_component|_clk0~clkctrl|inclk[0]                                                                                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|mypll|altpll_component|_clk0~clkctrl|inclk[0]                                                                                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|mypll|altpll_component|_clk0~clkctrl|outclk                                                                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|mypll|altpll_component|_clk0~clkctrl|outclk                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; Reset          ; CLOCK_50   ; 1.326 ; 1.326 ; Rise       ; CLOCK_50        ;
; address[*]     ; CLOCK_50   ; 9.133 ; 9.133 ; Rise       ; CLOCK_50        ;
;  address[0]    ; CLOCK_50   ; 8.984 ; 8.984 ; Rise       ; CLOCK_50        ;
;  address[1]    ; CLOCK_50   ; 9.133 ; 9.133 ; Rise       ; CLOCK_50        ;
;  address[2]    ; CLOCK_50   ; 5.202 ; 5.202 ; Rise       ; CLOCK_50        ;
; chipselect     ; CLOCK_50   ; 4.877 ; 4.877 ; Rise       ; CLOCK_50        ;
; read           ; CLOCK_50   ; 8.275 ; 8.275 ; Rise       ; CLOCK_50        ;
; write          ; CLOCK_50   ; 8.191 ; 8.191 ; Rise       ; CLOCK_50        ;
; writedata[*]   ; CLOCK_50   ; 6.016 ; 6.016 ; Rise       ; CLOCK_50        ;
;  writedata[0]  ; CLOCK_50   ; 4.287 ; 4.287 ; Rise       ; CLOCK_50        ;
;  writedata[1]  ; CLOCK_50   ; 5.675 ; 5.675 ; Rise       ; CLOCK_50        ;
;  writedata[2]  ; CLOCK_50   ; 4.808 ; 4.808 ; Rise       ; CLOCK_50        ;
;  writedata[3]  ; CLOCK_50   ; 4.719 ; 4.719 ; Rise       ; CLOCK_50        ;
;  writedata[4]  ; CLOCK_50   ; 4.609 ; 4.609 ; Rise       ; CLOCK_50        ;
;  writedata[5]  ; CLOCK_50   ; 4.281 ; 4.281 ; Rise       ; CLOCK_50        ;
;  writedata[6]  ; CLOCK_50   ; 5.438 ; 5.438 ; Rise       ; CLOCK_50        ;
;  writedata[7]  ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50        ;
;  writedata[8]  ; CLOCK_50   ; 4.190 ; 4.190 ; Rise       ; CLOCK_50        ;
;  writedata[9]  ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; CLOCK_50        ;
;  writedata[10] ; CLOCK_50   ; 4.322 ; 4.322 ; Rise       ; CLOCK_50        ;
;  writedata[11] ; CLOCK_50   ; 4.607 ; 4.607 ; Rise       ; CLOCK_50        ;
;  writedata[12] ; CLOCK_50   ; 4.623 ; 4.623 ; Rise       ; CLOCK_50        ;
;  writedata[13] ; CLOCK_50   ; 4.765 ; 4.765 ; Rise       ; CLOCK_50        ;
;  writedata[14] ; CLOCK_50   ; 4.725 ; 4.725 ; Rise       ; CLOCK_50        ;
;  writedata[15] ; CLOCK_50   ; 5.797 ; 5.797 ; Rise       ; CLOCK_50        ;
;  writedata[16] ; CLOCK_50   ; 5.214 ; 5.214 ; Rise       ; CLOCK_50        ;
;  writedata[17] ; CLOCK_50   ; 4.415 ; 4.415 ; Rise       ; CLOCK_50        ;
;  writedata[18] ; CLOCK_50   ; 6.016 ; 6.016 ; Rise       ; CLOCK_50        ;
;  writedata[19] ; CLOCK_50   ; 4.414 ; 4.414 ; Rise       ; CLOCK_50        ;
;  writedata[20] ; CLOCK_50   ; 4.283 ; 4.283 ; Rise       ; CLOCK_50        ;
;  writedata[21] ; CLOCK_50   ; 4.185 ; 4.185 ; Rise       ; CLOCK_50        ;
;  writedata[22] ; CLOCK_50   ; 4.887 ; 4.887 ; Rise       ; CLOCK_50        ;
;  writedata[23] ; CLOCK_50   ; 4.419 ; 4.419 ; Rise       ; CLOCK_50        ;
;  writedata[24] ; CLOCK_50   ; 4.384 ; 4.384 ; Rise       ; CLOCK_50        ;
;  writedata[25] ; CLOCK_50   ; 4.795 ; 4.795 ; Rise       ; CLOCK_50        ;
;  writedata[26] ; CLOCK_50   ; 4.869 ; 4.869 ; Rise       ; CLOCK_50        ;
;  writedata[27] ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CLOCK_50        ;
;  writedata[28] ; CLOCK_50   ; 4.551 ; 4.551 ; Rise       ; CLOCK_50        ;
;  writedata[29] ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; CLOCK_50        ;
;  writedata[30] ; CLOCK_50   ; 4.502 ; 4.502 ; Rise       ; CLOCK_50        ;
;  writedata[31] ; CLOCK_50   ; 4.997 ; 4.997 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; Reset          ; CLOCK_50   ; 0.307  ; 0.307  ; Rise       ; CLOCK_50        ;
; address[*]     ; CLOCK_50   ; -0.118 ; -0.118 ; Rise       ; CLOCK_50        ;
;  address[0]    ; CLOCK_50   ; -4.973 ; -4.973 ; Rise       ; CLOCK_50        ;
;  address[1]    ; CLOCK_50   ; -3.652 ; -3.652 ; Rise       ; CLOCK_50        ;
;  address[2]    ; CLOCK_50   ; -0.118 ; -0.118 ; Rise       ; CLOCK_50        ;
; chipselect     ; CLOCK_50   ; -0.202 ; -0.202 ; Rise       ; CLOCK_50        ;
; read           ; CLOCK_50   ; -3.506 ; -3.506 ; Rise       ; CLOCK_50        ;
; write          ; CLOCK_50   ; -3.915 ; -3.915 ; Rise       ; CLOCK_50        ;
; writedata[*]   ; CLOCK_50   ; -3.292 ; -3.292 ; Rise       ; CLOCK_50        ;
;  writedata[0]  ; CLOCK_50   ; -3.426 ; -3.426 ; Rise       ; CLOCK_50        ;
;  writedata[1]  ; CLOCK_50   ; -3.633 ; -3.633 ; Rise       ; CLOCK_50        ;
;  writedata[2]  ; CLOCK_50   ; -3.576 ; -3.576 ; Rise       ; CLOCK_50        ;
;  writedata[3]  ; CLOCK_50   ; -3.796 ; -3.796 ; Rise       ; CLOCK_50        ;
;  writedata[4]  ; CLOCK_50   ; -3.323 ; -3.323 ; Rise       ; CLOCK_50        ;
;  writedata[5]  ; CLOCK_50   ; -3.537 ; -3.537 ; Rise       ; CLOCK_50        ;
;  writedata[6]  ; CLOCK_50   ; -3.504 ; -3.504 ; Rise       ; CLOCK_50        ;
;  writedata[7]  ; CLOCK_50   ; -3.548 ; -3.548 ; Rise       ; CLOCK_50        ;
;  writedata[8]  ; CLOCK_50   ; -3.292 ; -3.292 ; Rise       ; CLOCK_50        ;
;  writedata[9]  ; CLOCK_50   ; -3.402 ; -3.402 ; Rise       ; CLOCK_50        ;
;  writedata[10] ; CLOCK_50   ; -3.558 ; -3.558 ; Rise       ; CLOCK_50        ;
;  writedata[11] ; CLOCK_50   ; -3.424 ; -3.424 ; Rise       ; CLOCK_50        ;
;  writedata[12] ; CLOCK_50   ; -3.479 ; -3.479 ; Rise       ; CLOCK_50        ;
;  writedata[13] ; CLOCK_50   ; -3.772 ; -3.772 ; Rise       ; CLOCK_50        ;
;  writedata[14] ; CLOCK_50   ; -3.779 ; -3.779 ; Rise       ; CLOCK_50        ;
;  writedata[15] ; CLOCK_50   ; -3.587 ; -3.587 ; Rise       ; CLOCK_50        ;
;  writedata[16] ; CLOCK_50   ; -3.566 ; -3.566 ; Rise       ; CLOCK_50        ;
;  writedata[17] ; CLOCK_50   ; -3.463 ; -3.463 ; Rise       ; CLOCK_50        ;
;  writedata[18] ; CLOCK_50   ; -3.766 ; -3.766 ; Rise       ; CLOCK_50        ;
;  writedata[19] ; CLOCK_50   ; -3.582 ; -3.582 ; Rise       ; CLOCK_50        ;
;  writedata[20] ; CLOCK_50   ; -3.613 ; -3.613 ; Rise       ; CLOCK_50        ;
;  writedata[21] ; CLOCK_50   ; -3.486 ; -3.486 ; Rise       ; CLOCK_50        ;
;  writedata[22] ; CLOCK_50   ; -3.324 ; -3.324 ; Rise       ; CLOCK_50        ;
;  writedata[23] ; CLOCK_50   ; -3.421 ; -3.421 ; Rise       ; CLOCK_50        ;
;  writedata[24] ; CLOCK_50   ; -3.376 ; -3.376 ; Rise       ; CLOCK_50        ;
;  writedata[25] ; CLOCK_50   ; -3.859 ; -3.859 ; Rise       ; CLOCK_50        ;
;  writedata[26] ; CLOCK_50   ; -3.450 ; -3.450 ; Rise       ; CLOCK_50        ;
;  writedata[27] ; CLOCK_50   ; -3.398 ; -3.398 ; Rise       ; CLOCK_50        ;
;  writedata[28] ; CLOCK_50   ; -3.884 ; -3.884 ; Rise       ; CLOCK_50        ;
;  writedata[29] ; CLOCK_50   ; -3.448 ; -3.448 ; Rise       ; CLOCK_50        ;
;  writedata[30] ; CLOCK_50   ; -3.740 ; -3.740 ; Rise       ; CLOCK_50        ;
;  writedata[31] ; CLOCK_50   ; -3.931 ; -3.931 ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; readdata[*]   ; CLOCK_50   ; 8.151 ; 8.151 ; Rise       ; CLOCK_50                                      ;
;  readdata[0]  ; CLOCK_50   ; 7.057 ; 7.057 ; Rise       ; CLOCK_50                                      ;
;  readdata[1]  ; CLOCK_50   ; 6.867 ; 6.867 ; Rise       ; CLOCK_50                                      ;
;  readdata[2]  ; CLOCK_50   ; 6.747 ; 6.747 ; Rise       ; CLOCK_50                                      ;
;  readdata[3]  ; CLOCK_50   ; 8.151 ; 8.151 ; Rise       ; CLOCK_50                                      ;
;  readdata[4]  ; CLOCK_50   ; 6.752 ; 6.752 ; Rise       ; CLOCK_50                                      ;
;  readdata[5]  ; CLOCK_50   ; 7.537 ; 7.537 ; Rise       ; CLOCK_50                                      ;
;  readdata[6]  ; CLOCK_50   ; 7.496 ; 7.496 ; Rise       ; CLOCK_50                                      ;
;  readdata[7]  ; CLOCK_50   ; 7.063 ; 7.063 ; Rise       ; CLOCK_50                                      ;
;  readdata[8]  ; CLOCK_50   ; 6.852 ; 6.852 ; Rise       ; CLOCK_50                                      ;
;  readdata[9]  ; CLOCK_50   ; 7.145 ; 7.145 ; Rise       ; CLOCK_50                                      ;
;  readdata[10] ; CLOCK_50   ; 7.296 ; 7.296 ; Rise       ; CLOCK_50                                      ;
;  readdata[11] ; CLOCK_50   ; 7.130 ; 7.130 ; Rise       ; CLOCK_50                                      ;
;  readdata[12] ; CLOCK_50   ; 6.678 ; 6.678 ; Rise       ; CLOCK_50                                      ;
;  readdata[13] ; CLOCK_50   ; 6.842 ; 6.842 ; Rise       ; CLOCK_50                                      ;
;  readdata[14] ; CLOCK_50   ; 6.832 ; 6.832 ; Rise       ; CLOCK_50                                      ;
;  readdata[15] ; CLOCK_50   ; 6.692 ; 6.692 ; Rise       ; CLOCK_50                                      ;
;  readdata[16] ; CLOCK_50   ; 7.260 ; 7.260 ; Rise       ; CLOCK_50                                      ;
;  readdata[17] ; CLOCK_50   ; 6.951 ; 6.951 ; Rise       ; CLOCK_50                                      ;
;  readdata[18] ; CLOCK_50   ; 7.491 ; 7.491 ; Rise       ; CLOCK_50                                      ;
;  readdata[19] ; CLOCK_50   ; 6.858 ; 6.858 ; Rise       ; CLOCK_50                                      ;
;  readdata[20] ; CLOCK_50   ; 7.290 ; 7.290 ; Rise       ; CLOCK_50                                      ;
;  readdata[21] ; CLOCK_50   ; 8.021 ; 8.021 ; Rise       ; CLOCK_50                                      ;
;  readdata[22] ; CLOCK_50   ; 7.287 ; 7.287 ; Rise       ; CLOCK_50                                      ;
;  readdata[23] ; CLOCK_50   ; 7.996 ; 7.996 ; Rise       ; CLOCK_50                                      ;
;  readdata[24] ; CLOCK_50   ; 7.365 ; 7.365 ; Rise       ; CLOCK_50                                      ;
;  readdata[25] ; CLOCK_50   ; 7.345 ; 7.345 ; Rise       ; CLOCK_50                                      ;
;  readdata[26] ; CLOCK_50   ; 7.030 ; 7.030 ; Rise       ; CLOCK_50                                      ;
;  readdata[27] ; CLOCK_50   ; 7.288 ; 7.288 ; Rise       ; CLOCK_50                                      ;
;  readdata[28] ; CLOCK_50   ; 7.342 ; 7.342 ; Rise       ; CLOCK_50                                      ;
;  readdata[29] ; CLOCK_50   ; 7.312 ; 7.312 ; Rise       ; CLOCK_50                                      ;
;  readdata[30] ; CLOCK_50   ; 7.359 ; 7.359 ; Rise       ; CLOCK_50                                      ;
;  readdata[31] ; CLOCK_50   ; 7.342 ; 7.342 ; Rise       ; CLOCK_50                                      ;
; waitrequest   ; CLOCK_50   ; 6.920 ; 6.920 ; Rise       ; CLOCK_50                                      ;
; VGA_B[*]      ; CLOCK_50   ; 5.110 ; 5.110 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]     ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]     ; CLOCK_50   ; 4.657 ; 4.657 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]     ; CLOCK_50   ; 5.110 ; 5.110 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]     ; CLOCK_50   ; 4.677 ; 4.677 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]     ; CLOCK_50   ; 4.657 ; 4.657 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]     ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]     ; CLOCK_50   ; 4.687 ; 4.687 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]     ; CLOCK_50   ; 4.621 ; 4.621 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ; 0.868 ;       ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]      ; CLOCK_50   ; 6.628 ; 6.628 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]     ; CLOCK_50   ; 6.511 ; 6.511 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]     ; CLOCK_50   ; 6.628 ; 6.628 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]     ; CLOCK_50   ; 6.517 ; 6.517 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]     ; CLOCK_50   ; 6.308 ; 6.308 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]     ; CLOCK_50   ; 6.396 ; 6.396 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]     ; CLOCK_50   ; 6.306 ; 6.306 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]     ; CLOCK_50   ; 6.533 ; 6.533 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]     ; CLOCK_50   ; 6.628 ; 6.628 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]     ; CLOCK_50   ; 6.527 ; 6.527 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]     ; CLOCK_50   ; 6.613 ; 6.613 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]      ; CLOCK_50   ; 6.425 ; 6.425 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]     ; CLOCK_50   ; 6.415 ; 6.415 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]     ; CLOCK_50   ; 6.157 ; 6.157 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]     ; CLOCK_50   ; 6.177 ; 6.177 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]     ; CLOCK_50   ; 6.425 ; 6.425 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]     ; CLOCK_50   ; 6.147 ; 6.147 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]     ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]     ; CLOCK_50   ; 4.797 ; 4.797 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]     ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]     ; CLOCK_50   ; 6.415 ; 6.415 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]     ; CLOCK_50   ; 6.425 ; 6.425 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ;       ; 0.868 ; Fall       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; readdata[*]   ; CLOCK_50   ; 6.678 ; 6.678 ; Rise       ; CLOCK_50                                      ;
;  readdata[0]  ; CLOCK_50   ; 7.057 ; 7.057 ; Rise       ; CLOCK_50                                      ;
;  readdata[1]  ; CLOCK_50   ; 6.867 ; 6.867 ; Rise       ; CLOCK_50                                      ;
;  readdata[2]  ; CLOCK_50   ; 6.747 ; 6.747 ; Rise       ; CLOCK_50                                      ;
;  readdata[3]  ; CLOCK_50   ; 8.151 ; 8.151 ; Rise       ; CLOCK_50                                      ;
;  readdata[4]  ; CLOCK_50   ; 6.752 ; 6.752 ; Rise       ; CLOCK_50                                      ;
;  readdata[5]  ; CLOCK_50   ; 7.537 ; 7.537 ; Rise       ; CLOCK_50                                      ;
;  readdata[6]  ; CLOCK_50   ; 7.496 ; 7.496 ; Rise       ; CLOCK_50                                      ;
;  readdata[7]  ; CLOCK_50   ; 7.063 ; 7.063 ; Rise       ; CLOCK_50                                      ;
;  readdata[8]  ; CLOCK_50   ; 6.852 ; 6.852 ; Rise       ; CLOCK_50                                      ;
;  readdata[9]  ; CLOCK_50   ; 7.145 ; 7.145 ; Rise       ; CLOCK_50                                      ;
;  readdata[10] ; CLOCK_50   ; 7.296 ; 7.296 ; Rise       ; CLOCK_50                                      ;
;  readdata[11] ; CLOCK_50   ; 7.130 ; 7.130 ; Rise       ; CLOCK_50                                      ;
;  readdata[12] ; CLOCK_50   ; 6.678 ; 6.678 ; Rise       ; CLOCK_50                                      ;
;  readdata[13] ; CLOCK_50   ; 6.842 ; 6.842 ; Rise       ; CLOCK_50                                      ;
;  readdata[14] ; CLOCK_50   ; 6.832 ; 6.832 ; Rise       ; CLOCK_50                                      ;
;  readdata[15] ; CLOCK_50   ; 6.692 ; 6.692 ; Rise       ; CLOCK_50                                      ;
;  readdata[16] ; CLOCK_50   ; 7.260 ; 7.260 ; Rise       ; CLOCK_50                                      ;
;  readdata[17] ; CLOCK_50   ; 6.951 ; 6.951 ; Rise       ; CLOCK_50                                      ;
;  readdata[18] ; CLOCK_50   ; 7.491 ; 7.491 ; Rise       ; CLOCK_50                                      ;
;  readdata[19] ; CLOCK_50   ; 6.858 ; 6.858 ; Rise       ; CLOCK_50                                      ;
;  readdata[20] ; CLOCK_50   ; 7.290 ; 7.290 ; Rise       ; CLOCK_50                                      ;
;  readdata[21] ; CLOCK_50   ; 8.021 ; 8.021 ; Rise       ; CLOCK_50                                      ;
;  readdata[22] ; CLOCK_50   ; 7.287 ; 7.287 ; Rise       ; CLOCK_50                                      ;
;  readdata[23] ; CLOCK_50   ; 7.996 ; 7.996 ; Rise       ; CLOCK_50                                      ;
;  readdata[24] ; CLOCK_50   ; 7.365 ; 7.365 ; Rise       ; CLOCK_50                                      ;
;  readdata[25] ; CLOCK_50   ; 7.345 ; 7.345 ; Rise       ; CLOCK_50                                      ;
;  readdata[26] ; CLOCK_50   ; 7.030 ; 7.030 ; Rise       ; CLOCK_50                                      ;
;  readdata[27] ; CLOCK_50   ; 7.288 ; 7.288 ; Rise       ; CLOCK_50                                      ;
;  readdata[28] ; CLOCK_50   ; 7.342 ; 7.342 ; Rise       ; CLOCK_50                                      ;
;  readdata[29] ; CLOCK_50   ; 7.312 ; 7.312 ; Rise       ; CLOCK_50                                      ;
;  readdata[30] ; CLOCK_50   ; 7.359 ; 7.359 ; Rise       ; CLOCK_50                                      ;
;  readdata[31] ; CLOCK_50   ; 7.342 ; 7.342 ; Rise       ; CLOCK_50                                      ;
; waitrequest   ; CLOCK_50   ; 6.920 ; 6.920 ; Rise       ; CLOCK_50                                      ;
; VGA_B[*]      ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]     ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]     ; CLOCK_50   ; 4.657 ; 4.657 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]     ; CLOCK_50   ; 5.110 ; 5.110 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]     ; CLOCK_50   ; 4.677 ; 4.677 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]     ; CLOCK_50   ; 4.657 ; 4.657 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]     ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]     ; CLOCK_50   ; 4.687 ; 4.687 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]     ; CLOCK_50   ; 4.621 ; 4.621 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ; 0.868 ;       ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]      ; CLOCK_50   ; 6.306 ; 6.306 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]     ; CLOCK_50   ; 6.511 ; 6.511 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]     ; CLOCK_50   ; 6.628 ; 6.628 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]     ; CLOCK_50   ; 6.517 ; 6.517 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]     ; CLOCK_50   ; 6.308 ; 6.308 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]     ; CLOCK_50   ; 6.396 ; 6.396 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]     ; CLOCK_50   ; 6.306 ; 6.306 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]     ; CLOCK_50   ; 6.533 ; 6.533 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]     ; CLOCK_50   ; 6.628 ; 6.628 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]     ; CLOCK_50   ; 6.527 ; 6.527 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]     ; CLOCK_50   ; 6.613 ; 6.613 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]      ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]     ; CLOCK_50   ; 6.415 ; 6.415 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]     ; CLOCK_50   ; 6.157 ; 6.157 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]     ; CLOCK_50   ; 6.177 ; 6.177 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]     ; CLOCK_50   ; 6.425 ; 6.425 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]     ; CLOCK_50   ; 6.147 ; 6.147 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]     ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]     ; CLOCK_50   ; 4.797 ; 4.797 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]     ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]     ; CLOCK_50   ; 6.415 ; 6.415 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]     ; CLOCK_50   ; 6.425 ; 6.425 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ;       ; 0.868 ; Fall       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+


+------------------------------------------------------------------------+
; Fast Model Setup Summary                                               ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; ASC:drawline_controller|Mode_Register[10]     ; -1.400 ; -1.400        ;
; CLOCK_50                                      ; 1.271  ; 0.000         ;
; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 38.021 ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast Model Hold Summary                                                ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -0.891 ; -1.527        ;
; ASC:drawline_controller|Mode_Register[10]     ; -0.053 ; -0.053        ;
; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 1.840  ; 0.000         ;
+-----------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; ASC:drawline_controller|Mode_Register[10]     ; 0.500  ; 0.000         ;
; CLOCK_50                                      ; 7.620  ; 0.000         ;
; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+-----------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ASC:drawline_controller|Mode_Register[10]'                                                                                                                                                                       ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                       ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.400 ; ASC:drawline_controller|Mode_Register[7]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.488      ;
; -1.390 ; ASC:drawline_controller|Mode_Register[28] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.540     ; 1.460      ;
; -1.382 ; ASC:drawline_controller|Mode_Register[5]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.470      ;
; -1.365 ; ASC:drawline_controller|Mode_Register[29] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.540     ; 1.435      ;
; -1.359 ; ASC:drawline_controller|Mode_Register[4]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.447      ;
; -1.359 ; ASC:drawline_controller|Mode_Register[27] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.534     ; 1.435      ;
; -1.356 ; ASC:drawline_controller|Mode_Register[24] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.504     ; 1.462      ;
; -1.348 ; ASC:drawline_controller|Mode_Register[25] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.534     ; 1.424      ;
; -1.346 ; LDA_CIRCUIT:LDA_cir|ps.s12                ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.782     ; 1.174      ;
; -1.337 ; ASC:drawline_controller|Mode_Register[26] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.526     ; 1.421      ;
; -1.331 ; ASC:drawline_controller|Mode_Register[0]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.820     ; 1.121      ;
; -1.327 ; ASC:drawline_controller|Mode_Register[16] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.504     ; 1.433      ;
; -1.324 ; ASC:drawline_controller|Mode_Register[17] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.504     ; 1.430      ;
; -1.307 ; ASC:drawline_controller|Mode_Register[30] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.540     ; 1.377      ;
; -1.291 ; ASC:drawline_controller|Mode_Register[21] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.504     ; 1.397      ;
; -1.281 ; ASC:drawline_controller|Mode_Register[18] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.526     ; 1.365      ;
; -1.265 ; ASC:drawline_controller|Mode_Register[19] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.504     ; 1.371      ;
; -1.257 ; ASC:drawline_controller|Mode_Register[20] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.504     ; 1.363      ;
; -1.250 ; ASC:drawline_controller|Mode_Register[3]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.338      ;
; -1.245 ; ASC:drawline_controller|Mode_Register[31] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.540     ; 1.315      ;
; -1.229 ; ASC:drawline_controller|Mode_Register[1]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.526     ; 1.313      ;
; -1.214 ; ASC:drawline_controller|Mode_Register[22] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.526     ; 1.298      ;
; -1.211 ; ASC:drawline_controller|Mode_Register[12] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.299      ;
; -1.207 ; ASC:drawline_controller|Mode_Register[2]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.295      ;
; -1.200 ; ASC:drawline_controller|Mode_Register[23] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.504     ; 1.306      ;
; -1.153 ; ASC:drawline_controller|Mode_Register[6]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.526     ; 1.237      ;
; -1.149 ; ASC:drawline_controller|Mode_Register[8]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.237      ;
; -1.142 ; ASC:drawline_controller|Mode_Register[9]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.230      ;
; -1.138 ; ASC:drawline_controller|Mode_Register[13] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.226      ;
; -1.125 ; ASC:drawline_controller|Mode_Register[14] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.213      ;
; -1.116 ; ASC:drawline_controller|Mode_Register[11] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.204      ;
; -1.110 ; ASC:drawline_controller|Mode_Register[15] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.522     ; 1.198      ;
; -0.794 ; ASC:drawline_controller|pstate.poll_mode  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.526     ; 0.878      ;
; -0.719 ; ASC:drawline_controller|waitrequest       ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; -0.526     ; 0.803      ;
; 0.163  ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|nstate.poll_mode_5768 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|Mode_Register[10] ; 0.500        ; 0.836      ; 0.924      ;
; 0.663  ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|nstate.poll_mode_5768 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|Mode_Register[10] ; 1.000        ; 0.836      ; 0.924      ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                                                ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 1.271  ; ASC:drawline_controller|Mode_Register[10]     ; ASC:drawline_controller|readdata[10]                                                                                                                   ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; 0.500        ; 1.656      ; 1.058      ;
; 1.516  ; ASC:drawline_controller|nstate.poll_mode_5768 ; ASC:drawline_controller|pstate.poll_mode                                                                                                               ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; 1.000        ; 0.526      ; 0.042      ;
; 1.771  ; ASC:drawline_controller|Mode_Register[10]     ; ASC:drawline_controller|readdata[10]                                                                                                                   ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; 1.000        ; 1.656      ; 1.058      ;
; 16.552 ; LDA_CIRCUIT:LDA_cir|x1[3]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.014      ; 3.494      ;
; 16.560 ; LDA_CIRCUIT:LDA_cir|x1[2]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.014      ; 3.486      ;
; 16.577 ; LDA_CIRCUIT:LDA_cir|x0[0]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 3.455      ;
; 16.605 ; LDA_CIRCUIT:LDA_cir|x1[0]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.014      ; 3.441      ;
; 16.608 ; LDA_CIRCUIT:LDA_cir|x0[1]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 3.424      ;
; 16.644 ; LDA_CIRCUIT:LDA_cir|x1[4]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.014      ; 3.402      ;
; 16.661 ; LDA_CIRCUIT:LDA_cir|x0[2]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 3.371      ;
; 16.673 ; LDA_CIRCUIT:LDA_cir|x1[1]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.014      ; 3.373      ;
; 16.747 ; LDA_CIRCUIT:LDA_cir|x0[5]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.016      ; 3.301      ;
; 16.775 ; LDA_CIRCUIT:LDA_cir|x1[5]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.014      ; 3.271      ;
; 16.796 ; LDA_CIRCUIT:LDA_cir|x0[6]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 3.236      ;
; 16.830 ; LDA_CIRCUIT:LDA_cir|x0[3]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.016      ; 3.218      ;
; 16.868 ; LDA_CIRCUIT:LDA_cir|x0[4]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.009      ; 3.173      ;
; 16.869 ; LDA_CIRCUIT:LDA_cir|x0[7]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 3.163      ;
; 16.929 ; LDA_CIRCUIT:LDA_cir|x1[6]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.006      ; 3.109      ;
; 16.955 ; LDA_CIRCUIT:LDA_cir|x1[3]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.017      ; 3.094      ;
; 16.963 ; LDA_CIRCUIT:LDA_cir|x1[2]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.017      ; 3.086      ;
; 16.980 ; LDA_CIRCUIT:LDA_cir|x0[0]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.003      ; 3.055      ;
; 17.008 ; LDA_CIRCUIT:LDA_cir|x1[0]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.017      ; 3.041      ;
; 17.011 ; LDA_CIRCUIT:LDA_cir|x0[1]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.003      ; 3.024      ;
; 17.027 ; LDA_CIRCUIT:LDA_cir|x1[7]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.006      ; 3.011      ;
; 17.035 ; LDA_CIRCUIT:LDA_cir|x1[8]                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; -0.001     ; 2.996      ;
; 17.047 ; LDA_CIRCUIT:LDA_cir|x1[4]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.017      ; 3.002      ;
; 17.054 ; LDA_CIRCUIT:LDA_cir|x1[3]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.005      ; 2.983      ;
; 17.062 ; LDA_CIRCUIT:LDA_cir|x1[2]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.005      ; 2.975      ;
; 17.063 ; LDA_CIRCUIT:LDA_cir|ps.s3                     ; LDA_CIRCUIT:LDA_cir|x0[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.008      ; 2.977      ;
; 17.064 ; LDA_CIRCUIT:LDA_cir|x0[2]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.003      ; 2.971      ;
; 17.074 ; LDA_CIRCUIT:LDA_cir|x1[3]                     ; LDA_CIRCUIT:LDA_cir|x0[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.014      ; 2.972      ;
; 17.076 ; LDA_CIRCUIT:LDA_cir|x1[1]                     ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.017      ; 2.973      ;
; 17.079 ; LDA_CIRCUIT:LDA_cir|x0[0]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; -0.009     ; 2.944      ;
; 17.082 ; LDA_CIRCUIT:LDA_cir|x1[2]                     ; LDA_CIRCUIT:LDA_cir|x0[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.014      ; 2.964      ;
; 17.099 ; LDA_CIRCUIT:LDA_cir|x0[0]                     ; LDA_CIRCUIT:LDA_cir|x0[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 2.933      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_datain_reg0   ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.082      ; 2.981      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg4  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg5  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg6  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg7  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg8  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg9  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg10 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.100 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg11 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.983      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0   ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.090      ; 2.988      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.101 ; LDA_CIRCUIT:LDA_cir|plot_y[2]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.990      ;
; 17.107 ; LDA_CIRCUIT:LDA_cir|x1[0]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.005      ; 2.930      ;
; 17.110 ; LDA_CIRCUIT:LDA_cir|x0[1]                     ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; -0.009     ; 2.913      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_datain_reg0   ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.082      ; 2.966      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg3  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg4  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg5  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg6  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg7  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg8  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg9  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg10 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.115 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg11 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.968      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0   ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.090      ; 2.973      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.116 ; LDA_CIRCUIT:LDA_cir|plot_y[0]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11 ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.092      ; 2.975      ;
; 17.127 ; LDA_CIRCUIT:LDA_cir|x1[0]                     ; LDA_CIRCUIT:LDA_cir|x0[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.014      ; 2.919      ;
; 17.130 ; LDA_CIRCUIT:LDA_cir|x0[1]                     ; LDA_CIRCUIT:LDA_cir|x0[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.000      ; 2.902      ;
; 17.135 ; LDA_CIRCUIT:LDA_cir|plot_y[3]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.948      ;
; 17.135 ; LDA_CIRCUIT:LDA_cir|plot_y[3]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_datain_reg0   ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.082      ; 2.946      ;
; 17.135 ; LDA_CIRCUIT:LDA_cir|plot_y[3]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.948      ;
; 17.135 ; LDA_CIRCUIT:LDA_cir|plot_y[3]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg1  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.948      ;
; 17.135 ; LDA_CIRCUIT:LDA_cir|plot_y[3]                 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg2  ; CLOCK_50                                  ; CLOCK_50    ; 20.000       ; 0.084      ; 2.948      ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                                                                                                                               ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -0.891 ; ASC:drawline_controller|Mode_Register[10]       ; ASC:drawline_controller|readdata[10]                                                                                                                  ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; 0.000        ; 1.656      ; 1.058      ;
; -0.636 ; ASC:drawline_controller|nstate.poll_mode_5768   ; ASC:drawline_controller|pstate.poll_mode                                                                                                              ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; 0.000        ; 0.526      ; 0.042      ;
; -0.391 ; ASC:drawline_controller|Mode_Register[10]       ; ASC:drawline_controller|readdata[10]                                                                                                                  ; ASC:drawline_controller|Mode_Register[10] ; CLOCK_50    ; -0.500       ; 1.656      ; 1.058      ;
; 0.215  ; LDA_CIRCUIT:LDA_cir|ps.s12                      ; LDA_CIRCUIT:LDA_cir|ps.s12                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|swaped                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LDA_CIRCUIT:LDA_cir|swaped_2                    ; LDA_CIRCUIT:LDA_cir|swaped_2                                                                                                                          ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LDA_CIRCUIT:LDA_cir|steep                       ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LDA_CIRCUIT:LDA_cir|comp                        ; LDA_CIRCUIT:LDA_cir|comp                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ASC:drawline_controller|Mode_Register[0]        ; ASC:drawline_controller|Mode_Register[0]                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ASC:drawline_controller|readdata[0]             ; ASC:drawline_controller|readdata[0]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; ASC:drawline_controller|Line_color[21]          ; ASC:drawline_controller|readdata[21]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; LDA_CIRCUIT:LDA_cir|ps.s1                       ; LDA_CIRCUIT:LDA_cir|steep                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.243  ; LDA_CIRCUIT:LDA_cir|x0[8]                       ; LDA_CIRCUIT:LDA_cir|x[8]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.272  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|y1[6]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.424      ;
; 0.274  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|y1[7]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.426      ;
; 0.292  ; LDA_CIRCUIT:LDA_cir|ps.s11                      ; LDA_CIRCUIT:LDA_cir|ps.s7                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.444      ;
; 0.317  ; ASC:drawline_controller|Line_color[8]           ; ASC:drawline_controller|readdata[8]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.469      ;
; 0.318  ; ASC:drawline_controller|Line_color[29]          ; ASC:drawline_controller|readdata[29]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.470      ;
; 0.320  ; LDA_CIRCUIT:LDA_cir|y[0]                        ; LDA_CIRCUIT:LDA_cir|plot_y[0]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.473      ;
; 0.323  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|x0[5]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.477      ;
; 0.325  ; ASC:drawline_controller|Line_color[2]           ; ASC:drawline_controller|readdata[2]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.479      ;
; 0.325  ; ASC:drawline_controller|Line_color[22]          ; ASC:drawline_controller|readdata[22]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326  ; LDA_CIRCUIT:LDA_cir|x[5]                        ; LDA_CIRCUIT:LDA_cir|plot_x[5]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326  ; ASC:drawline_controller|Line_color[23]          ; ASC:drawline_controller|readdata[23]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327  ; ASC:drawline_controller|Line_color[16]          ; ASC:drawline_controller|readdata[16]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327  ; ASC:drawline_controller|Line_color[24]          ; ASC:drawline_controller|readdata[24]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.331  ; ASC:drawline_controller|Line_color[28]          ; ASC:drawline_controller|readdata[28]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.358  ; ASC:drawline_controller|Line_color[11]          ; ASC:drawline_controller|readdata[11]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; ASC:drawline_controller|Line_color[19]          ; ASC:drawline_controller|readdata[19]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.368  ; LDA_CIRCUIT:LDA_cir|ps.s11                      ; LDA_CIRCUIT:LDA_cir|ps.s12                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.520      ;
; 0.376  ; ASC:drawline_controller|Go_Register[6]          ; ASC:drawline_controller|readdata[6]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; ASC:drawline_controller|Go_Register[4]          ; ASC:drawline_controller|readdata[4]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; ASC:drawline_controller|Line_starting_point[7]  ; LDA_CIRCUIT:LDA_cir|x0[7]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.386  ; LDA_CIRCUIT:LDA_cir|ps.s12                      ; LDA_CIRCUIT:LDA_cir|ps.s0                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.538      ;
; 0.387  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|y1[0]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.539      ;
; 0.390  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|y1[1]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.542      ;
; 0.393  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|y1[3]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.545      ;
; 0.401  ; LDA_CIRCUIT:LDA_cir|y[3]                        ; LDA_CIRCUIT:LDA_cir|plot_y[3]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.554      ;
; 0.407  ; LDA_CIRCUIT:LDA_cir|plot_x[0]                   ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg0 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.618      ;
; 0.412  ; LDA_CIRCUIT:LDA_cir|y[7]                        ; LDA_CIRCUIT:LDA_cir|plot_y[7]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.565      ;
; 0.415  ; LDA_CIRCUIT:LDA_cir|ps.s9                       ; LDA_CIRCUIT:LDA_cir|ps.s10                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.567      ;
; 0.417  ; ASC:drawline_controller|Line_color[13]          ; ASC:drawline_controller|readdata[13]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.569      ;
; 0.426  ; LDA_CIRCUIT:LDA_cir|x0[7]                       ; LDA_CIRCUIT:LDA_cir|x[7]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.579      ;
; 0.428  ; ASC:drawline_controller|Line_color[31]          ; ASC:drawline_controller|readdata[31]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.580      ;
; 0.430  ; ASC:drawline_controller|Go_Register[2]          ; ASC:drawline_controller|readdata[2]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.582      ;
; 0.434  ; ASC:drawline_controller|Line_color[20]          ; ASC:drawline_controller|readdata[20]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.586      ;
; 0.440  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[1]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 0.601      ;
; 0.443  ; ASC:drawline_controller|Line_color[15]          ; ASC:drawline_controller|readdata[15]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.595      ;
; 0.445  ; ASC:drawline_controller|Line_color[14]          ; ASC:drawline_controller|readdata[14]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.597      ;
; 0.449  ; ASC:drawline_controller|Line_starting_point[31] ; ASC:drawline_controller|readdata[31]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.602      ;
; 0.452  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|swaped                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.604      ;
; 0.454  ; LDA_CIRCUIT:LDA_cir|x0[2]                       ; LDA_CIRCUIT:LDA_cir|x[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.607      ;
; 0.454  ; ASC:drawline_controller|Line_starting_point[0]  ; LDA_CIRCUIT:LDA_cir|x0[0]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.606      ;
; 0.456  ; ASC:drawline_controller|Line_starting_point[12] ; LDA_CIRCUIT:LDA_cir|y0[3]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.608      ;
; 0.459  ; ASC:drawline_controller|Line_ending_point[27]   ; ASC:drawline_controller|readdata[27]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.612      ;
; 0.465  ; LDA_CIRCUIT:LDA_cir|x0[0]                       ; LDA_CIRCUIT:LDA_cir|x[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.618      ;
; 0.466  ; ASC:drawline_controller|Line_ending_point[25]   ; ASC:drawline_controller|readdata[25]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.619      ;
; 0.472  ; LDA_CIRCUIT:LDA_cir|x0[6]                       ; LDA_CIRCUIT:LDA_cir|x[6]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 0.627      ;
; 0.473  ; LDA_CIRCUIT:LDA_cir|x[1]                        ; LDA_CIRCUIT:LDA_cir|plot_x[1]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.015     ; 0.610      ;
; 0.474  ; LDA_CIRCUIT:LDA_cir|x0[1]                       ; LDA_CIRCUIT:LDA_cir|x[1]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 0.629      ;
; 0.478  ; ASC:drawline_controller|Line_color[30]          ; ASC:drawline_controller|readdata[30]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.630      ;
; 0.483  ; ASC:drawline_controller|Go_Register[10]         ; ASC:drawline_controller|readdata[10]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.635      ;
; 0.487  ; LDA_CIRCUIT:LDA_cir|ps.s3                       ; LDA_CIRCUIT:LDA_cir|swaped_2                                                                                                                          ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.641      ;
; 0.490  ; LDA_CIRCUIT:LDA_cir|ps.s5                       ; LDA_CIRCUIT:LDA_cir|x[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.643      ;
; 0.493  ; ASC:drawline_controller|Line_color[1]           ; ASC:drawline_controller|readdata[1]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.002     ; 0.643      ;
; 0.493  ; ASC:drawline_controller|Line_color[4]           ; ASC:drawline_controller|readdata[4]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.647      ;
; 0.498  ; ASC:drawline_controller|Go_Register[22]         ; ASC:drawline_controller|readdata[22]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[0]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.018      ; 0.669      ;
; 0.501  ; ASC:drawline_controller|Line_color[6]           ; ASC:drawline_controller|readdata[6]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.002      ; 0.655      ;
; 0.502  ; LDA_CIRCUIT:LDA_cir|y[4]                        ; LDA_CIRCUIT:LDA_cir|plot_y[4]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.655      ;
; 0.502  ; ASC:drawline_controller|Line_starting_point[8]  ; LDA_CIRCUIT:LDA_cir|x0[8]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.003      ; 0.657      ;
; 0.506  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[2]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 0.667      ;
; 0.506  ; ASC:drawline_controller|Go_Register[26]         ; ASC:drawline_controller|readdata[26]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.508  ; LDA_CIRCUIT:LDA_cir|y[6]                        ; LDA_CIRCUIT:LDA_cir|plot_y[6]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.661      ;
; 0.508  ; ASC:drawline_controller|Line_color[10]          ; ASC:drawline_controller|readdata[10]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.002     ; 0.658      ;
; 0.510  ; LDA_CIRCUIT:LDA_cir|y[5]                        ; LDA_CIRCUIT:LDA_cir|plot_y[5]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.663      ;
; 0.510  ; LDA_CIRCUIT:LDA_cir|y[2]                        ; LDA_CIRCUIT:LDA_cir|plot_y[2]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.001      ; 0.663      ;
; 0.513  ; LDA_CIRCUIT:LDA_cir|plot_x[0]                   ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.082      ; 0.733      ;
; 0.513  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|x1[1]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.004      ; 0.669      ;
; 0.514  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[4]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 0.675      ;
; 0.514  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[6]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 0.675      ;
; 0.515  ; ASC:drawline_controller|Line_starting_point[16] ; LDA_CIRCUIT:LDA_cir|y0[7]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|x0[4]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 0.677      ;
; 0.517  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|x1[5]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.004      ; 0.673      ;
; 0.517  ; LDA_CIRCUIT:LDA_cir|plot_x[0]                   ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.090      ; 0.745      ;
; 0.518  ; ASC:drawline_controller|Go_Register[14]         ; ASC:drawline_controller|readdata[14]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.521  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[5]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 0.682      ;
; 0.521  ; LDA_CIRCUIT:LDA_cir|x[2]                        ; LDA_CIRCUIT:LDA_cir|x[2]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.673      ;
; 0.521  ; LDA_CIRCUIT:LDA_cir|swaped                      ; LDA_CIRCUIT:LDA_cir|y0[3]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.009      ; 0.682      ;
; 0.523  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|x1[3]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.004      ; 0.679      ;
; 0.525  ; LDA_CIRCUIT:LDA_cir|ps.s0                       ; LDA_CIRCUIT:LDA_cir|x1[2]                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.004      ; 0.681      ;
; 0.527  ; LDA_CIRCUIT:LDA_cir|x[8]                        ; LDA_CIRCUIT:LDA_cir|x[8]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.679      ;
; 0.528  ; LDA_CIRCUIT:LDA_cir|y[1]                        ; LDA_CIRCUIT:LDA_cir|plot_y[1]                                                                                                                         ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.008      ; 0.688      ;
; 0.528  ; LDA_CIRCUIT:LDA_cir|y[4]                        ; LDA_CIRCUIT:LDA_cir|y[4]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.680      ;
; 0.528  ; LDA_CIRCUIT:LDA_cir|x[0]                        ; LDA_CIRCUIT:LDA_cir|x[0]                                                                                                                              ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.680      ;
; 0.534  ; LDA_CIRCUIT:LDA_cir|ps.s7                       ; LDA_CIRCUIT:LDA_cir|ps.s8                                                                                                                             ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.017      ; 0.703      ;
; 0.543  ; ASC:drawline_controller|Line_color[18]          ; ASC:drawline_controller|readdata[18]                                                                                                                  ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.695      ;
; 0.544  ; ASC:drawline_controller|Go                      ; ASC:drawline_controller|Go                                                                                                                            ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.553  ; ASC:drawline_controller|pstate.poll_mode        ; ASC:drawline_controller|waitrequest                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.558  ; ASC:drawline_controller|Line_color[7]           ; ASC:drawline_controller|readdata[7]                                                                                                                   ; CLOCK_50                                  ; CLOCK_50    ; 0.000        ; -0.002     ; 0.708      ;
+--------+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ASC:drawline_controller|Mode_Register[10]'                                                                                                                                                                        ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                       ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.053 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|nstate.poll_mode_5768 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; 0.836      ; 0.924      ;
; 0.447  ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|nstate.poll_mode_5768 ; ASC:drawline_controller|Mode_Register[10] ; ASC:drawline_controller|Mode_Register[10] ; -0.500       ; 0.836      ; 0.924      ;
; 1.329  ; ASC:drawline_controller|waitrequest       ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.526     ; 0.803      ;
; 1.404  ; ASC:drawline_controller|pstate.poll_mode  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.526     ; 0.878      ;
; 1.720  ; ASC:drawline_controller|Mode_Register[15] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.198      ;
; 1.726  ; ASC:drawline_controller|Mode_Register[11] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.204      ;
; 1.735  ; ASC:drawline_controller|Mode_Register[14] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.213      ;
; 1.748  ; ASC:drawline_controller|Mode_Register[13] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.226      ;
; 1.752  ; ASC:drawline_controller|Mode_Register[9]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.230      ;
; 1.759  ; ASC:drawline_controller|Mode_Register[8]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.237      ;
; 1.763  ; ASC:drawline_controller|Mode_Register[6]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.526     ; 1.237      ;
; 1.810  ; ASC:drawline_controller|Mode_Register[23] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.504     ; 1.306      ;
; 1.817  ; ASC:drawline_controller|Mode_Register[2]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.295      ;
; 1.821  ; ASC:drawline_controller|Mode_Register[12] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.299      ;
; 1.824  ; ASC:drawline_controller|Mode_Register[22] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.526     ; 1.298      ;
; 1.839  ; ASC:drawline_controller|Mode_Register[1]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.526     ; 1.313      ;
; 1.855  ; ASC:drawline_controller|Mode_Register[31] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.540     ; 1.315      ;
; 1.860  ; ASC:drawline_controller|Mode_Register[3]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.338      ;
; 1.867  ; ASC:drawline_controller|Mode_Register[20] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.504     ; 1.363      ;
; 1.875  ; ASC:drawline_controller|Mode_Register[19] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.504     ; 1.371      ;
; 1.891  ; ASC:drawline_controller|Mode_Register[18] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.526     ; 1.365      ;
; 1.901  ; ASC:drawline_controller|Mode_Register[21] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.504     ; 1.397      ;
; 1.917  ; ASC:drawline_controller|Mode_Register[30] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.540     ; 1.377      ;
; 1.934  ; ASC:drawline_controller|Mode_Register[17] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.504     ; 1.430      ;
; 1.937  ; ASC:drawline_controller|Mode_Register[16] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.504     ; 1.433      ;
; 1.941  ; ASC:drawline_controller|Mode_Register[0]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.820     ; 1.121      ;
; 1.947  ; ASC:drawline_controller|Mode_Register[26] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.526     ; 1.421      ;
; 1.956  ; LDA_CIRCUIT:LDA_cir|ps.s12                ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.782     ; 1.174      ;
; 1.958  ; ASC:drawline_controller|Mode_Register[25] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.534     ; 1.424      ;
; 1.966  ; ASC:drawline_controller|Mode_Register[24] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.504     ; 1.462      ;
; 1.969  ; ASC:drawline_controller|Mode_Register[4]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.447      ;
; 1.969  ; ASC:drawline_controller|Mode_Register[27] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.534     ; 1.435      ;
; 1.975  ; ASC:drawline_controller|Mode_Register[29] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.540     ; 1.435      ;
; 1.992  ; ASC:drawline_controller|Mode_Register[5]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.470      ;
; 2.000  ; ASC:drawline_controller|Mode_Register[28] ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.540     ; 1.460      ;
; 2.010  ; ASC:drawline_controller|Mode_Register[7]  ; ASC:drawline_controller|nstate.poll_mode_5768 ; CLOCK_50                                  ; ASC:drawline_controller|Mode_Register[10] ; 0.000        ; -0.522     ; 1.488      ;
+--------+-------------------------------------------+-----------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9  ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11 ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0 ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ASC:drawline_controller|Mode_Register[10]'                                                                                         ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; ASC:drawline_controller|nstate.poll_mode_5768   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; ASC:drawline_controller|nstate.poll_mode_5768   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~6|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~6|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; drawline_controller|Equal1~6|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; drawline_controller|Equal1~6|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~9|combout            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~9|combout            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~9|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|Equal1~9|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; drawline_controller|Mode_Register[10]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Rise       ; drawline_controller|Mode_Register[10]|regout    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.poll_mode_5768|datac ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.poll_mode_5768|datac ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.stall_mode~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.stall_mode~0|combout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.stall_mode~0|datad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; ASC:drawline_controller|Mode_Register[10] ; Fall       ; drawline_controller|nstate.stall_mode~0|datad   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~portb_we_reg        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[0]                                                                                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[10]                                                                                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[10]                                                                                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[11]                                                                                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[11]                                                                                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[12]                                                                                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; ASC:drawline_controller|Go_Register[12]                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'LDA_cir|VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                         ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2|clk0                                                                                   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|mypll|altpll_component|_clk0~clkctrl|inclk[0]                                                                                              ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|mypll|altpll_component|_clk0~clkctrl|inclk[0]                                                                                              ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|mypll|altpll_component|_clk0~clkctrl|outclk                                                                                                ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; LDA_cir|VGA|mypll|altpll_component|_clk0~clkctrl|outclk                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; Reset          ; CLOCK_50   ; 0.342 ; 0.342 ; Rise       ; CLOCK_50        ;
; address[*]     ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50        ;
;  address[0]    ; CLOCK_50   ; 4.382 ; 4.382 ; Rise       ; CLOCK_50        ;
;  address[1]    ; CLOCK_50   ; 4.548 ; 4.548 ; Rise       ; CLOCK_50        ;
;  address[2]    ; CLOCK_50   ; 2.141 ; 2.141 ; Rise       ; CLOCK_50        ;
; chipselect     ; CLOCK_50   ; 2.061 ; 2.061 ; Rise       ; CLOCK_50        ;
; read           ; CLOCK_50   ; 4.212 ; 4.212 ; Rise       ; CLOCK_50        ;
; write          ; CLOCK_50   ; 4.179 ; 4.179 ; Rise       ; CLOCK_50        ;
; writedata[*]   ; CLOCK_50   ; 3.267 ; 3.267 ; Rise       ; CLOCK_50        ;
;  writedata[0]  ; CLOCK_50   ; 2.261 ; 2.261 ; Rise       ; CLOCK_50        ;
;  writedata[1]  ; CLOCK_50   ; 3.142 ; 3.142 ; Rise       ; CLOCK_50        ;
;  writedata[2]  ; CLOCK_50   ; 2.777 ; 2.777 ; Rise       ; CLOCK_50        ;
;  writedata[3]  ; CLOCK_50   ; 2.721 ; 2.721 ; Rise       ; CLOCK_50        ;
;  writedata[4]  ; CLOCK_50   ; 2.666 ; 2.666 ; Rise       ; CLOCK_50        ;
;  writedata[5]  ; CLOCK_50   ; 2.546 ; 2.546 ; Rise       ; CLOCK_50        ;
;  writedata[6]  ; CLOCK_50   ; 3.054 ; 3.054 ; Rise       ; CLOCK_50        ;
;  writedata[7]  ; CLOCK_50   ; 2.687 ; 2.687 ; Rise       ; CLOCK_50        ;
;  writedata[8]  ; CLOCK_50   ; 2.503 ; 2.503 ; Rise       ; CLOCK_50        ;
;  writedata[9]  ; CLOCK_50   ; 2.522 ; 2.522 ; Rise       ; CLOCK_50        ;
;  writedata[10] ; CLOCK_50   ; 2.319 ; 2.319 ; Rise       ; CLOCK_50        ;
;  writedata[11] ; CLOCK_50   ; 2.669 ; 2.669 ; Rise       ; CLOCK_50        ;
;  writedata[12] ; CLOCK_50   ; 2.689 ; 2.689 ; Rise       ; CLOCK_50        ;
;  writedata[13] ; CLOCK_50   ; 2.796 ; 2.796 ; Rise       ; CLOCK_50        ;
;  writedata[14] ; CLOCK_50   ; 2.744 ; 2.744 ; Rise       ; CLOCK_50        ;
;  writedata[15] ; CLOCK_50   ; 3.211 ; 3.211 ; Rise       ; CLOCK_50        ;
;  writedata[16] ; CLOCK_50   ; 2.765 ; 2.765 ; Rise       ; CLOCK_50        ;
;  writedata[17] ; CLOCK_50   ; 2.643 ; 2.643 ; Rise       ; CLOCK_50        ;
;  writedata[18] ; CLOCK_50   ; 3.267 ; 3.267 ; Rise       ; CLOCK_50        ;
;  writedata[19] ; CLOCK_50   ; 2.416 ; 2.416 ; Rise       ; CLOCK_50        ;
;  writedata[20] ; CLOCK_50   ; 2.407 ; 2.407 ; Rise       ; CLOCK_50        ;
;  writedata[21] ; CLOCK_50   ; 2.486 ; 2.486 ; Rise       ; CLOCK_50        ;
;  writedata[22] ; CLOCK_50   ; 2.790 ; 2.790 ; Rise       ; CLOCK_50        ;
;  writedata[23] ; CLOCK_50   ; 2.355 ; 2.355 ; Rise       ; CLOCK_50        ;
;  writedata[24] ; CLOCK_50   ; 2.577 ; 2.577 ; Rise       ; CLOCK_50        ;
;  writedata[25] ; CLOCK_50   ; 2.675 ; 2.675 ; Rise       ; CLOCK_50        ;
;  writedata[26] ; CLOCK_50   ; 2.752 ; 2.752 ; Rise       ; CLOCK_50        ;
;  writedata[27] ; CLOCK_50   ; 2.441 ; 2.441 ; Rise       ; CLOCK_50        ;
;  writedata[28] ; CLOCK_50   ; 2.615 ; 2.615 ; Rise       ; CLOCK_50        ;
;  writedata[29] ; CLOCK_50   ; 2.460 ; 2.460 ; Rise       ; CLOCK_50        ;
;  writedata[30] ; CLOCK_50   ; 2.596 ; 2.596 ; Rise       ; CLOCK_50        ;
;  writedata[31] ; CLOCK_50   ; 2.879 ; 2.879 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; Reset          ; CLOCK_50   ; 0.402  ; 0.402  ; Rise       ; CLOCK_50        ;
; address[*]     ; CLOCK_50   ; 0.111  ; 0.111  ; Rise       ; CLOCK_50        ;
;  address[0]    ; CLOCK_50   ; -2.593 ; -2.593 ; Rise       ; CLOCK_50        ;
;  address[1]    ; CLOCK_50   ; -2.204 ; -2.204 ; Rise       ; CLOCK_50        ;
;  address[2]    ; CLOCK_50   ; 0.111  ; 0.111  ; Rise       ; CLOCK_50        ;
; chipselect     ; CLOCK_50   ; 0.170  ; 0.170  ; Rise       ; CLOCK_50        ;
; read           ; CLOCK_50   ; -1.912 ; -1.912 ; Rise       ; CLOCK_50        ;
; write          ; CLOCK_50   ; -2.088 ; -2.088 ; Rise       ; CLOCK_50        ;
; writedata[*]   ; CLOCK_50   ; -1.824 ; -1.824 ; Rise       ; CLOCK_50        ;
;  writedata[0]  ; CLOCK_50   ; -1.890 ; -1.890 ; Rise       ; CLOCK_50        ;
;  writedata[1]  ; CLOCK_50   ; -2.019 ; -2.019 ; Rise       ; CLOCK_50        ;
;  writedata[2]  ; CLOCK_50   ; -2.002 ; -2.002 ; Rise       ; CLOCK_50        ;
;  writedata[3]  ; CLOCK_50   ; -2.060 ; -2.060 ; Rise       ; CLOCK_50        ;
;  writedata[4]  ; CLOCK_50   ; -1.824 ; -1.824 ; Rise       ; CLOCK_50        ;
;  writedata[5]  ; CLOCK_50   ; -1.944 ; -1.944 ; Rise       ; CLOCK_50        ;
;  writedata[6]  ; CLOCK_50   ; -1.926 ; -1.926 ; Rise       ; CLOCK_50        ;
;  writedata[7]  ; CLOCK_50   ; -1.959 ; -1.959 ; Rise       ; CLOCK_50        ;
;  writedata[8]  ; CLOCK_50   ; -1.828 ; -1.828 ; Rise       ; CLOCK_50        ;
;  writedata[9]  ; CLOCK_50   ; -1.906 ; -1.906 ; Rise       ; CLOCK_50        ;
;  writedata[10] ; CLOCK_50   ; -1.945 ; -1.945 ; Rise       ; CLOCK_50        ;
;  writedata[11] ; CLOCK_50   ; -1.886 ; -1.886 ; Rise       ; CLOCK_50        ;
;  writedata[12] ; CLOCK_50   ; -1.944 ; -1.944 ; Rise       ; CLOCK_50        ;
;  writedata[13] ; CLOCK_50   ; -2.090 ; -2.090 ; Rise       ; CLOCK_50        ;
;  writedata[14] ; CLOCK_50   ; -2.073 ; -2.073 ; Rise       ; CLOCK_50        ;
;  writedata[15] ; CLOCK_50   ; -1.976 ; -1.976 ; Rise       ; CLOCK_50        ;
;  writedata[16] ; CLOCK_50   ; -1.976 ; -1.976 ; Rise       ; CLOCK_50        ;
;  writedata[17] ; CLOCK_50   ; -1.914 ; -1.914 ; Rise       ; CLOCK_50        ;
;  writedata[18] ; CLOCK_50   ; -2.037 ; -2.037 ; Rise       ; CLOCK_50        ;
;  writedata[19] ; CLOCK_50   ; -1.983 ; -1.983 ; Rise       ; CLOCK_50        ;
;  writedata[20] ; CLOCK_50   ; -1.978 ; -1.978 ; Rise       ; CLOCK_50        ;
;  writedata[21] ; CLOCK_50   ; -1.878 ; -1.878 ; Rise       ; CLOCK_50        ;
;  writedata[22] ; CLOCK_50   ; -1.828 ; -1.828 ; Rise       ; CLOCK_50        ;
;  writedata[23] ; CLOCK_50   ; -1.887 ; -1.887 ; Rise       ; CLOCK_50        ;
;  writedata[24] ; CLOCK_50   ; -1.868 ; -1.868 ; Rise       ; CLOCK_50        ;
;  writedata[25] ; CLOCK_50   ; -2.115 ; -2.115 ; Rise       ; CLOCK_50        ;
;  writedata[26] ; CLOCK_50   ; -1.901 ; -1.901 ; Rise       ; CLOCK_50        ;
;  writedata[27] ; CLOCK_50   ; -1.868 ; -1.868 ; Rise       ; CLOCK_50        ;
;  writedata[28] ; CLOCK_50   ; -2.092 ; -2.092 ; Rise       ; CLOCK_50        ;
;  writedata[29] ; CLOCK_50   ; -1.898 ; -1.898 ; Rise       ; CLOCK_50        ;
;  writedata[30] ; CLOCK_50   ; -2.034 ; -2.034 ; Rise       ; CLOCK_50        ;
;  writedata[31] ; CLOCK_50   ; -2.183 ; -2.183 ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; readdata[*]   ; CLOCK_50   ; 4.497 ; 4.497 ; Rise       ; CLOCK_50                                      ;
;  readdata[0]  ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; CLOCK_50                                      ;
;  readdata[1]  ; CLOCK_50   ; 3.840 ; 3.840 ; Rise       ; CLOCK_50                                      ;
;  readdata[2]  ; CLOCK_50   ; 3.774 ; 3.774 ; Rise       ; CLOCK_50                                      ;
;  readdata[3]  ; CLOCK_50   ; 4.497 ; 4.497 ; Rise       ; CLOCK_50                                      ;
;  readdata[4]  ; CLOCK_50   ; 3.775 ; 3.775 ; Rise       ; CLOCK_50                                      ;
;  readdata[5]  ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; CLOCK_50                                      ;
;  readdata[6]  ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; CLOCK_50                                      ;
;  readdata[7]  ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50                                      ;
;  readdata[8]  ; CLOCK_50   ; 3.836 ; 3.836 ; Rise       ; CLOCK_50                                      ;
;  readdata[9]  ; CLOCK_50   ; 3.973 ; 3.973 ; Rise       ; CLOCK_50                                      ;
;  readdata[10] ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50                                      ;
;  readdata[11] ; CLOCK_50   ; 3.963 ; 3.963 ; Rise       ; CLOCK_50                                      ;
;  readdata[12] ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50                                      ;
;  readdata[13] ; CLOCK_50   ; 3.829 ; 3.829 ; Rise       ; CLOCK_50                                      ;
;  readdata[14] ; CLOCK_50   ; 3.816 ; 3.816 ; Rise       ; CLOCK_50                                      ;
;  readdata[15] ; CLOCK_50   ; 3.731 ; 3.731 ; Rise       ; CLOCK_50                                      ;
;  readdata[16] ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50                                      ;
;  readdata[17] ; CLOCK_50   ; 3.892 ; 3.892 ; Rise       ; CLOCK_50                                      ;
;  readdata[18] ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; CLOCK_50                                      ;
;  readdata[19] ; CLOCK_50   ; 3.890 ; 3.890 ; Rise       ; CLOCK_50                                      ;
;  readdata[20] ; CLOCK_50   ; 4.072 ; 4.072 ; Rise       ; CLOCK_50                                      ;
;  readdata[21] ; CLOCK_50   ; 4.443 ; 4.443 ; Rise       ; CLOCK_50                                      ;
;  readdata[22] ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; CLOCK_50                                      ;
;  readdata[23] ; CLOCK_50   ; 4.435 ; 4.435 ; Rise       ; CLOCK_50                                      ;
;  readdata[24] ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                      ;
;  readdata[25] ; CLOCK_50   ; 4.057 ; 4.057 ; Rise       ; CLOCK_50                                      ;
;  readdata[26] ; CLOCK_50   ; 3.908 ; 3.908 ; Rise       ; CLOCK_50                                      ;
;  readdata[27] ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; CLOCK_50                                      ;
;  readdata[28] ; CLOCK_50   ; 4.043 ; 4.043 ; Rise       ; CLOCK_50                                      ;
;  readdata[29] ; CLOCK_50   ; 4.110 ; 4.110 ; Rise       ; CLOCK_50                                      ;
;  readdata[30] ; CLOCK_50   ; 4.056 ; 4.056 ; Rise       ; CLOCK_50                                      ;
;  readdata[31] ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50                                      ;
; waitrequest   ; CLOCK_50   ; 3.629 ; 3.629 ; Rise       ; CLOCK_50                                      ;
; VGA_B[*]      ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]     ; CLOCK_50   ; 2.493 ; 2.493 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]     ; CLOCK_50   ; 2.234 ; 2.234 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]     ; CLOCK_50   ; 2.410 ; 2.410 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]     ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]     ; CLOCK_50   ; 2.430 ; 2.430 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]     ; CLOCK_50   ; 2.410 ; 2.410 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]     ; CLOCK_50   ; 2.493 ; 2.493 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]     ; CLOCK_50   ; 2.440 ; 2.440 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]     ; CLOCK_50   ; 2.234 ; 2.234 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]     ; CLOCK_50   ; 2.376 ; 2.376 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ; 0.154 ;       ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]      ; CLOCK_50   ; 3.377 ; 3.377 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]     ; CLOCK_50   ; 3.357 ; 3.357 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]     ; CLOCK_50   ; 3.342 ; 3.342 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]     ; CLOCK_50   ; 3.362 ; 3.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]     ; CLOCK_50   ; 3.238 ; 3.238 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]     ; CLOCK_50   ; 3.273 ; 3.273 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]     ; CLOCK_50   ; 3.233 ; 3.233 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]     ; CLOCK_50   ; 3.377 ; 3.377 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]     ; CLOCK_50   ; 3.342 ; 3.342 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]     ; CLOCK_50   ; 3.372 ; 3.372 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]     ; CLOCK_50   ; 3.329 ; 3.329 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]      ; CLOCK_50   ; 3.252 ; 3.252 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]     ; CLOCK_50   ; 3.242 ; 3.242 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]     ; CLOCK_50   ; 3.112 ; 3.112 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]     ; CLOCK_50   ; 3.132 ; 3.132 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]     ; CLOCK_50   ; 3.252 ; 3.252 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]     ; CLOCK_50   ; 3.102 ; 3.102 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]     ; CLOCK_50   ; 2.362 ; 2.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]     ; CLOCK_50   ; 2.448 ; 2.448 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]     ; CLOCK_50   ; 2.362 ; 2.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]     ; CLOCK_50   ; 3.242 ; 3.242 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]     ; CLOCK_50   ; 3.252 ; 3.252 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ;       ; 0.154 ; Fall       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; readdata[*]   ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50                                      ;
;  readdata[0]  ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; CLOCK_50                                      ;
;  readdata[1]  ; CLOCK_50   ; 3.840 ; 3.840 ; Rise       ; CLOCK_50                                      ;
;  readdata[2]  ; CLOCK_50   ; 3.774 ; 3.774 ; Rise       ; CLOCK_50                                      ;
;  readdata[3]  ; CLOCK_50   ; 4.497 ; 4.497 ; Rise       ; CLOCK_50                                      ;
;  readdata[4]  ; CLOCK_50   ; 3.775 ; 3.775 ; Rise       ; CLOCK_50                                      ;
;  readdata[5]  ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; CLOCK_50                                      ;
;  readdata[6]  ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; CLOCK_50                                      ;
;  readdata[7]  ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50                                      ;
;  readdata[8]  ; CLOCK_50   ; 3.836 ; 3.836 ; Rise       ; CLOCK_50                                      ;
;  readdata[9]  ; CLOCK_50   ; 3.973 ; 3.973 ; Rise       ; CLOCK_50                                      ;
;  readdata[10] ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50                                      ;
;  readdata[11] ; CLOCK_50   ; 3.963 ; 3.963 ; Rise       ; CLOCK_50                                      ;
;  readdata[12] ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50                                      ;
;  readdata[13] ; CLOCK_50   ; 3.829 ; 3.829 ; Rise       ; CLOCK_50                                      ;
;  readdata[14] ; CLOCK_50   ; 3.816 ; 3.816 ; Rise       ; CLOCK_50                                      ;
;  readdata[15] ; CLOCK_50   ; 3.731 ; 3.731 ; Rise       ; CLOCK_50                                      ;
;  readdata[16] ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50                                      ;
;  readdata[17] ; CLOCK_50   ; 3.892 ; 3.892 ; Rise       ; CLOCK_50                                      ;
;  readdata[18] ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; CLOCK_50                                      ;
;  readdata[19] ; CLOCK_50   ; 3.890 ; 3.890 ; Rise       ; CLOCK_50                                      ;
;  readdata[20] ; CLOCK_50   ; 4.072 ; 4.072 ; Rise       ; CLOCK_50                                      ;
;  readdata[21] ; CLOCK_50   ; 4.443 ; 4.443 ; Rise       ; CLOCK_50                                      ;
;  readdata[22] ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; CLOCK_50                                      ;
;  readdata[23] ; CLOCK_50   ; 4.435 ; 4.435 ; Rise       ; CLOCK_50                                      ;
;  readdata[24] ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                      ;
;  readdata[25] ; CLOCK_50   ; 4.057 ; 4.057 ; Rise       ; CLOCK_50                                      ;
;  readdata[26] ; CLOCK_50   ; 3.908 ; 3.908 ; Rise       ; CLOCK_50                                      ;
;  readdata[27] ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; CLOCK_50                                      ;
;  readdata[28] ; CLOCK_50   ; 4.043 ; 4.043 ; Rise       ; CLOCK_50                                      ;
;  readdata[29] ; CLOCK_50   ; 4.110 ; 4.110 ; Rise       ; CLOCK_50                                      ;
;  readdata[30] ; CLOCK_50   ; 4.056 ; 4.056 ; Rise       ; CLOCK_50                                      ;
;  readdata[31] ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50                                      ;
; waitrequest   ; CLOCK_50   ; 3.629 ; 3.629 ; Rise       ; CLOCK_50                                      ;
; VGA_B[*]      ; CLOCK_50   ; 2.234 ; 2.234 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]     ; CLOCK_50   ; 2.493 ; 2.493 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]     ; CLOCK_50   ; 2.234 ; 2.234 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]     ; CLOCK_50   ; 2.410 ; 2.410 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]     ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]     ; CLOCK_50   ; 2.430 ; 2.430 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]     ; CLOCK_50   ; 2.410 ; 2.410 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]     ; CLOCK_50   ; 2.493 ; 2.493 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]     ; CLOCK_50   ; 2.440 ; 2.440 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]     ; CLOCK_50   ; 2.234 ; 2.234 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]     ; CLOCK_50   ; 2.376 ; 2.376 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ; 0.154 ;       ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]      ; CLOCK_50   ; 3.233 ; 3.233 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]     ; CLOCK_50   ; 3.357 ; 3.357 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]     ; CLOCK_50   ; 3.342 ; 3.342 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]     ; CLOCK_50   ; 3.362 ; 3.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]     ; CLOCK_50   ; 3.238 ; 3.238 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]     ; CLOCK_50   ; 3.273 ; 3.273 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]     ; CLOCK_50   ; 3.233 ; 3.233 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]     ; CLOCK_50   ; 3.377 ; 3.377 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]     ; CLOCK_50   ; 3.342 ; 3.342 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]     ; CLOCK_50   ; 3.372 ; 3.372 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]     ; CLOCK_50   ; 3.329 ; 3.329 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]      ; CLOCK_50   ; 2.362 ; 2.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]     ; CLOCK_50   ; 3.242 ; 3.242 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]     ; CLOCK_50   ; 3.112 ; 3.112 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]     ; CLOCK_50   ; 3.132 ; 3.132 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]     ; CLOCK_50   ; 3.252 ; 3.252 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]     ; CLOCK_50   ; 3.102 ; 3.102 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]     ; CLOCK_50   ; 2.362 ; 2.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]     ; CLOCK_50   ; 2.448 ; 2.448 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]     ; CLOCK_50   ; 2.362 ; 2.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]     ; CLOCK_50   ; 3.242 ; 3.242 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]     ; CLOCK_50   ; 3.252 ; 3.252 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ;       ; 0.154 ; Fall       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                          ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                               ; -3.814 ; -0.921 ; N/A      ; N/A     ; 0.500               ;
;  ASC:drawline_controller|Mode_Register[10]     ; -3.814 ; -0.134 ; N/A      ; N/A     ; 0.500               ;
;  CLOCK_50                                      ; 1.191  ; -0.921 ; N/A      ; N/A     ; 7.620               ;
;  LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 36.836 ; 1.840  ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                                ; -3.814 ; -1.835 ; 0.0      ; 0.0     ; 0.0                 ;
;  ASC:drawline_controller|Mode_Register[10]     ; -3.814 ; -0.134 ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                      ; 0.000  ; -1.701 ; N/A      ; N/A     ; 0.000               ;
;  LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------+--------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; Reset          ; CLOCK_50   ; 1.326 ; 1.326 ; Rise       ; CLOCK_50        ;
; address[*]     ; CLOCK_50   ; 9.133 ; 9.133 ; Rise       ; CLOCK_50        ;
;  address[0]    ; CLOCK_50   ; 8.984 ; 8.984 ; Rise       ; CLOCK_50        ;
;  address[1]    ; CLOCK_50   ; 9.133 ; 9.133 ; Rise       ; CLOCK_50        ;
;  address[2]    ; CLOCK_50   ; 5.202 ; 5.202 ; Rise       ; CLOCK_50        ;
; chipselect     ; CLOCK_50   ; 4.877 ; 4.877 ; Rise       ; CLOCK_50        ;
; read           ; CLOCK_50   ; 8.275 ; 8.275 ; Rise       ; CLOCK_50        ;
; write          ; CLOCK_50   ; 8.191 ; 8.191 ; Rise       ; CLOCK_50        ;
; writedata[*]   ; CLOCK_50   ; 6.016 ; 6.016 ; Rise       ; CLOCK_50        ;
;  writedata[0]  ; CLOCK_50   ; 4.287 ; 4.287 ; Rise       ; CLOCK_50        ;
;  writedata[1]  ; CLOCK_50   ; 5.675 ; 5.675 ; Rise       ; CLOCK_50        ;
;  writedata[2]  ; CLOCK_50   ; 4.808 ; 4.808 ; Rise       ; CLOCK_50        ;
;  writedata[3]  ; CLOCK_50   ; 4.719 ; 4.719 ; Rise       ; CLOCK_50        ;
;  writedata[4]  ; CLOCK_50   ; 4.609 ; 4.609 ; Rise       ; CLOCK_50        ;
;  writedata[5]  ; CLOCK_50   ; 4.281 ; 4.281 ; Rise       ; CLOCK_50        ;
;  writedata[6]  ; CLOCK_50   ; 5.438 ; 5.438 ; Rise       ; CLOCK_50        ;
;  writedata[7]  ; CLOCK_50   ; 4.580 ; 4.580 ; Rise       ; CLOCK_50        ;
;  writedata[8]  ; CLOCK_50   ; 4.190 ; 4.190 ; Rise       ; CLOCK_50        ;
;  writedata[9]  ; CLOCK_50   ; 4.224 ; 4.224 ; Rise       ; CLOCK_50        ;
;  writedata[10] ; CLOCK_50   ; 4.322 ; 4.322 ; Rise       ; CLOCK_50        ;
;  writedata[11] ; CLOCK_50   ; 4.607 ; 4.607 ; Rise       ; CLOCK_50        ;
;  writedata[12] ; CLOCK_50   ; 4.623 ; 4.623 ; Rise       ; CLOCK_50        ;
;  writedata[13] ; CLOCK_50   ; 4.765 ; 4.765 ; Rise       ; CLOCK_50        ;
;  writedata[14] ; CLOCK_50   ; 4.725 ; 4.725 ; Rise       ; CLOCK_50        ;
;  writedata[15] ; CLOCK_50   ; 5.797 ; 5.797 ; Rise       ; CLOCK_50        ;
;  writedata[16] ; CLOCK_50   ; 5.214 ; 5.214 ; Rise       ; CLOCK_50        ;
;  writedata[17] ; CLOCK_50   ; 4.415 ; 4.415 ; Rise       ; CLOCK_50        ;
;  writedata[18] ; CLOCK_50   ; 6.016 ; 6.016 ; Rise       ; CLOCK_50        ;
;  writedata[19] ; CLOCK_50   ; 4.414 ; 4.414 ; Rise       ; CLOCK_50        ;
;  writedata[20] ; CLOCK_50   ; 4.283 ; 4.283 ; Rise       ; CLOCK_50        ;
;  writedata[21] ; CLOCK_50   ; 4.185 ; 4.185 ; Rise       ; CLOCK_50        ;
;  writedata[22] ; CLOCK_50   ; 4.887 ; 4.887 ; Rise       ; CLOCK_50        ;
;  writedata[23] ; CLOCK_50   ; 4.419 ; 4.419 ; Rise       ; CLOCK_50        ;
;  writedata[24] ; CLOCK_50   ; 4.384 ; 4.384 ; Rise       ; CLOCK_50        ;
;  writedata[25] ; CLOCK_50   ; 4.795 ; 4.795 ; Rise       ; CLOCK_50        ;
;  writedata[26] ; CLOCK_50   ; 4.869 ; 4.869 ; Rise       ; CLOCK_50        ;
;  writedata[27] ; CLOCK_50   ; 4.196 ; 4.196 ; Rise       ; CLOCK_50        ;
;  writedata[28] ; CLOCK_50   ; 4.551 ; 4.551 ; Rise       ; CLOCK_50        ;
;  writedata[29] ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; CLOCK_50        ;
;  writedata[30] ; CLOCK_50   ; 4.502 ; 4.502 ; Rise       ; CLOCK_50        ;
;  writedata[31] ; CLOCK_50   ; 4.997 ; 4.997 ; Rise       ; CLOCK_50        ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; Reset          ; CLOCK_50   ; 0.402  ; 0.402  ; Rise       ; CLOCK_50        ;
; address[*]     ; CLOCK_50   ; 0.111  ; 0.111  ; Rise       ; CLOCK_50        ;
;  address[0]    ; CLOCK_50   ; -2.593 ; -2.593 ; Rise       ; CLOCK_50        ;
;  address[1]    ; CLOCK_50   ; -2.204 ; -2.204 ; Rise       ; CLOCK_50        ;
;  address[2]    ; CLOCK_50   ; 0.111  ; 0.111  ; Rise       ; CLOCK_50        ;
; chipselect     ; CLOCK_50   ; 0.170  ; 0.170  ; Rise       ; CLOCK_50        ;
; read           ; CLOCK_50   ; -1.912 ; -1.912 ; Rise       ; CLOCK_50        ;
; write          ; CLOCK_50   ; -2.088 ; -2.088 ; Rise       ; CLOCK_50        ;
; writedata[*]   ; CLOCK_50   ; -1.824 ; -1.824 ; Rise       ; CLOCK_50        ;
;  writedata[0]  ; CLOCK_50   ; -1.890 ; -1.890 ; Rise       ; CLOCK_50        ;
;  writedata[1]  ; CLOCK_50   ; -2.019 ; -2.019 ; Rise       ; CLOCK_50        ;
;  writedata[2]  ; CLOCK_50   ; -2.002 ; -2.002 ; Rise       ; CLOCK_50        ;
;  writedata[3]  ; CLOCK_50   ; -2.060 ; -2.060 ; Rise       ; CLOCK_50        ;
;  writedata[4]  ; CLOCK_50   ; -1.824 ; -1.824 ; Rise       ; CLOCK_50        ;
;  writedata[5]  ; CLOCK_50   ; -1.944 ; -1.944 ; Rise       ; CLOCK_50        ;
;  writedata[6]  ; CLOCK_50   ; -1.926 ; -1.926 ; Rise       ; CLOCK_50        ;
;  writedata[7]  ; CLOCK_50   ; -1.959 ; -1.959 ; Rise       ; CLOCK_50        ;
;  writedata[8]  ; CLOCK_50   ; -1.828 ; -1.828 ; Rise       ; CLOCK_50        ;
;  writedata[9]  ; CLOCK_50   ; -1.906 ; -1.906 ; Rise       ; CLOCK_50        ;
;  writedata[10] ; CLOCK_50   ; -1.945 ; -1.945 ; Rise       ; CLOCK_50        ;
;  writedata[11] ; CLOCK_50   ; -1.886 ; -1.886 ; Rise       ; CLOCK_50        ;
;  writedata[12] ; CLOCK_50   ; -1.944 ; -1.944 ; Rise       ; CLOCK_50        ;
;  writedata[13] ; CLOCK_50   ; -2.090 ; -2.090 ; Rise       ; CLOCK_50        ;
;  writedata[14] ; CLOCK_50   ; -2.073 ; -2.073 ; Rise       ; CLOCK_50        ;
;  writedata[15] ; CLOCK_50   ; -1.976 ; -1.976 ; Rise       ; CLOCK_50        ;
;  writedata[16] ; CLOCK_50   ; -1.976 ; -1.976 ; Rise       ; CLOCK_50        ;
;  writedata[17] ; CLOCK_50   ; -1.914 ; -1.914 ; Rise       ; CLOCK_50        ;
;  writedata[18] ; CLOCK_50   ; -2.037 ; -2.037 ; Rise       ; CLOCK_50        ;
;  writedata[19] ; CLOCK_50   ; -1.983 ; -1.983 ; Rise       ; CLOCK_50        ;
;  writedata[20] ; CLOCK_50   ; -1.978 ; -1.978 ; Rise       ; CLOCK_50        ;
;  writedata[21] ; CLOCK_50   ; -1.878 ; -1.878 ; Rise       ; CLOCK_50        ;
;  writedata[22] ; CLOCK_50   ; -1.828 ; -1.828 ; Rise       ; CLOCK_50        ;
;  writedata[23] ; CLOCK_50   ; -1.887 ; -1.887 ; Rise       ; CLOCK_50        ;
;  writedata[24] ; CLOCK_50   ; -1.868 ; -1.868 ; Rise       ; CLOCK_50        ;
;  writedata[25] ; CLOCK_50   ; -2.115 ; -2.115 ; Rise       ; CLOCK_50        ;
;  writedata[26] ; CLOCK_50   ; -1.901 ; -1.901 ; Rise       ; CLOCK_50        ;
;  writedata[27] ; CLOCK_50   ; -1.868 ; -1.868 ; Rise       ; CLOCK_50        ;
;  writedata[28] ; CLOCK_50   ; -2.092 ; -2.092 ; Rise       ; CLOCK_50        ;
;  writedata[29] ; CLOCK_50   ; -1.898 ; -1.898 ; Rise       ; CLOCK_50        ;
;  writedata[30] ; CLOCK_50   ; -2.034 ; -2.034 ; Rise       ; CLOCK_50        ;
;  writedata[31] ; CLOCK_50   ; -2.183 ; -2.183 ; Rise       ; CLOCK_50        ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; readdata[*]   ; CLOCK_50   ; 8.151 ; 8.151 ; Rise       ; CLOCK_50                                      ;
;  readdata[0]  ; CLOCK_50   ; 7.057 ; 7.057 ; Rise       ; CLOCK_50                                      ;
;  readdata[1]  ; CLOCK_50   ; 6.867 ; 6.867 ; Rise       ; CLOCK_50                                      ;
;  readdata[2]  ; CLOCK_50   ; 6.747 ; 6.747 ; Rise       ; CLOCK_50                                      ;
;  readdata[3]  ; CLOCK_50   ; 8.151 ; 8.151 ; Rise       ; CLOCK_50                                      ;
;  readdata[4]  ; CLOCK_50   ; 6.752 ; 6.752 ; Rise       ; CLOCK_50                                      ;
;  readdata[5]  ; CLOCK_50   ; 7.537 ; 7.537 ; Rise       ; CLOCK_50                                      ;
;  readdata[6]  ; CLOCK_50   ; 7.496 ; 7.496 ; Rise       ; CLOCK_50                                      ;
;  readdata[7]  ; CLOCK_50   ; 7.063 ; 7.063 ; Rise       ; CLOCK_50                                      ;
;  readdata[8]  ; CLOCK_50   ; 6.852 ; 6.852 ; Rise       ; CLOCK_50                                      ;
;  readdata[9]  ; CLOCK_50   ; 7.145 ; 7.145 ; Rise       ; CLOCK_50                                      ;
;  readdata[10] ; CLOCK_50   ; 7.296 ; 7.296 ; Rise       ; CLOCK_50                                      ;
;  readdata[11] ; CLOCK_50   ; 7.130 ; 7.130 ; Rise       ; CLOCK_50                                      ;
;  readdata[12] ; CLOCK_50   ; 6.678 ; 6.678 ; Rise       ; CLOCK_50                                      ;
;  readdata[13] ; CLOCK_50   ; 6.842 ; 6.842 ; Rise       ; CLOCK_50                                      ;
;  readdata[14] ; CLOCK_50   ; 6.832 ; 6.832 ; Rise       ; CLOCK_50                                      ;
;  readdata[15] ; CLOCK_50   ; 6.692 ; 6.692 ; Rise       ; CLOCK_50                                      ;
;  readdata[16] ; CLOCK_50   ; 7.260 ; 7.260 ; Rise       ; CLOCK_50                                      ;
;  readdata[17] ; CLOCK_50   ; 6.951 ; 6.951 ; Rise       ; CLOCK_50                                      ;
;  readdata[18] ; CLOCK_50   ; 7.491 ; 7.491 ; Rise       ; CLOCK_50                                      ;
;  readdata[19] ; CLOCK_50   ; 6.858 ; 6.858 ; Rise       ; CLOCK_50                                      ;
;  readdata[20] ; CLOCK_50   ; 7.290 ; 7.290 ; Rise       ; CLOCK_50                                      ;
;  readdata[21] ; CLOCK_50   ; 8.021 ; 8.021 ; Rise       ; CLOCK_50                                      ;
;  readdata[22] ; CLOCK_50   ; 7.287 ; 7.287 ; Rise       ; CLOCK_50                                      ;
;  readdata[23] ; CLOCK_50   ; 7.996 ; 7.996 ; Rise       ; CLOCK_50                                      ;
;  readdata[24] ; CLOCK_50   ; 7.365 ; 7.365 ; Rise       ; CLOCK_50                                      ;
;  readdata[25] ; CLOCK_50   ; 7.345 ; 7.345 ; Rise       ; CLOCK_50                                      ;
;  readdata[26] ; CLOCK_50   ; 7.030 ; 7.030 ; Rise       ; CLOCK_50                                      ;
;  readdata[27] ; CLOCK_50   ; 7.288 ; 7.288 ; Rise       ; CLOCK_50                                      ;
;  readdata[28] ; CLOCK_50   ; 7.342 ; 7.342 ; Rise       ; CLOCK_50                                      ;
;  readdata[29] ; CLOCK_50   ; 7.312 ; 7.312 ; Rise       ; CLOCK_50                                      ;
;  readdata[30] ; CLOCK_50   ; 7.359 ; 7.359 ; Rise       ; CLOCK_50                                      ;
;  readdata[31] ; CLOCK_50   ; 7.342 ; 7.342 ; Rise       ; CLOCK_50                                      ;
; waitrequest   ; CLOCK_50   ; 6.920 ; 6.920 ; Rise       ; CLOCK_50                                      ;
; VGA_B[*]      ; CLOCK_50   ; 5.110 ; 5.110 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]     ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]     ; CLOCK_50   ; 4.657 ; 4.657 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]     ; CLOCK_50   ; 5.110 ; 5.110 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]     ; CLOCK_50   ; 4.677 ; 4.677 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]     ; CLOCK_50   ; 4.657 ; 4.657 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]     ; CLOCK_50   ; 4.848 ; 4.848 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]     ; CLOCK_50   ; 4.687 ; 4.687 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]     ; CLOCK_50   ; 4.314 ; 4.314 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]     ; CLOCK_50   ; 4.621 ; 4.621 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ; 0.868 ;       ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]      ; CLOCK_50   ; 6.628 ; 6.628 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]     ; CLOCK_50   ; 6.511 ; 6.511 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]     ; CLOCK_50   ; 6.628 ; 6.628 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]     ; CLOCK_50   ; 6.517 ; 6.517 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]     ; CLOCK_50   ; 6.308 ; 6.308 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]     ; CLOCK_50   ; 6.396 ; 6.396 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]     ; CLOCK_50   ; 6.306 ; 6.306 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]     ; CLOCK_50   ; 6.533 ; 6.533 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]     ; CLOCK_50   ; 6.628 ; 6.628 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]     ; CLOCK_50   ; 6.527 ; 6.527 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]     ; CLOCK_50   ; 6.613 ; 6.613 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]      ; CLOCK_50   ; 6.425 ; 6.425 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]     ; CLOCK_50   ; 6.415 ; 6.415 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]     ; CLOCK_50   ; 6.157 ; 6.157 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]     ; CLOCK_50   ; 6.177 ; 6.177 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]     ; CLOCK_50   ; 6.425 ; 6.425 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]     ; CLOCK_50   ; 6.147 ; 6.147 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]     ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]     ; CLOCK_50   ; 4.797 ; 4.797 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]     ; CLOCK_50   ; 4.578 ; 4.578 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]     ; CLOCK_50   ; 6.415 ; 6.415 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]     ; CLOCK_50   ; 6.425 ; 6.425 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ;       ; 0.868 ; Fall       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                               ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+
; readdata[*]   ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50                                      ;
;  readdata[0]  ; CLOCK_50   ; 3.916 ; 3.916 ; Rise       ; CLOCK_50                                      ;
;  readdata[1]  ; CLOCK_50   ; 3.840 ; 3.840 ; Rise       ; CLOCK_50                                      ;
;  readdata[2]  ; CLOCK_50   ; 3.774 ; 3.774 ; Rise       ; CLOCK_50                                      ;
;  readdata[3]  ; CLOCK_50   ; 4.497 ; 4.497 ; Rise       ; CLOCK_50                                      ;
;  readdata[4]  ; CLOCK_50   ; 3.775 ; 3.775 ; Rise       ; CLOCK_50                                      ;
;  readdata[5]  ; CLOCK_50   ; 4.221 ; 4.221 ; Rise       ; CLOCK_50                                      ;
;  readdata[6]  ; CLOCK_50   ; 4.197 ; 4.197 ; Rise       ; CLOCK_50                                      ;
;  readdata[7]  ; CLOCK_50   ; 3.931 ; 3.931 ; Rise       ; CLOCK_50                                      ;
;  readdata[8]  ; CLOCK_50   ; 3.836 ; 3.836 ; Rise       ; CLOCK_50                                      ;
;  readdata[9]  ; CLOCK_50   ; 3.973 ; 3.973 ; Rise       ; CLOCK_50                                      ;
;  readdata[10] ; CLOCK_50   ; 4.101 ; 4.101 ; Rise       ; CLOCK_50                                      ;
;  readdata[11] ; CLOCK_50   ; 3.963 ; 3.963 ; Rise       ; CLOCK_50                                      ;
;  readdata[12] ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; CLOCK_50                                      ;
;  readdata[13] ; CLOCK_50   ; 3.829 ; 3.829 ; Rise       ; CLOCK_50                                      ;
;  readdata[14] ; CLOCK_50   ; 3.816 ; 3.816 ; Rise       ; CLOCK_50                                      ;
;  readdata[15] ; CLOCK_50   ; 3.731 ; 3.731 ; Rise       ; CLOCK_50                                      ;
;  readdata[16] ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50                                      ;
;  readdata[17] ; CLOCK_50   ; 3.892 ; 3.892 ; Rise       ; CLOCK_50                                      ;
;  readdata[18] ; CLOCK_50   ; 4.169 ; 4.169 ; Rise       ; CLOCK_50                                      ;
;  readdata[19] ; CLOCK_50   ; 3.890 ; 3.890 ; Rise       ; CLOCK_50                                      ;
;  readdata[20] ; CLOCK_50   ; 4.072 ; 4.072 ; Rise       ; CLOCK_50                                      ;
;  readdata[21] ; CLOCK_50   ; 4.443 ; 4.443 ; Rise       ; CLOCK_50                                      ;
;  readdata[22] ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; CLOCK_50                                      ;
;  readdata[23] ; CLOCK_50   ; 4.435 ; 4.435 ; Rise       ; CLOCK_50                                      ;
;  readdata[24] ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; CLOCK_50                                      ;
;  readdata[25] ; CLOCK_50   ; 4.057 ; 4.057 ; Rise       ; CLOCK_50                                      ;
;  readdata[26] ; CLOCK_50   ; 3.908 ; 3.908 ; Rise       ; CLOCK_50                                      ;
;  readdata[27] ; CLOCK_50   ; 4.086 ; 4.086 ; Rise       ; CLOCK_50                                      ;
;  readdata[28] ; CLOCK_50   ; 4.043 ; 4.043 ; Rise       ; CLOCK_50                                      ;
;  readdata[29] ; CLOCK_50   ; 4.110 ; 4.110 ; Rise       ; CLOCK_50                                      ;
;  readdata[30] ; CLOCK_50   ; 4.056 ; 4.056 ; Rise       ; CLOCK_50                                      ;
;  readdata[31] ; CLOCK_50   ; 4.120 ; 4.120 ; Rise       ; CLOCK_50                                      ;
; waitrequest   ; CLOCK_50   ; 3.629 ; 3.629 ; Rise       ; CLOCK_50                                      ;
; VGA_B[*]      ; CLOCK_50   ; 2.234 ; 2.234 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0]     ; CLOCK_50   ; 2.493 ; 2.493 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1]     ; CLOCK_50   ; 2.234 ; 2.234 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2]     ; CLOCK_50   ; 2.410 ; 2.410 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3]     ; CLOCK_50   ; 2.620 ; 2.620 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4]     ; CLOCK_50   ; 2.430 ; 2.430 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5]     ; CLOCK_50   ; 2.410 ; 2.410 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6]     ; CLOCK_50   ; 2.493 ; 2.493 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7]     ; CLOCK_50   ; 2.440 ; 2.440 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8]     ; CLOCK_50   ; 2.234 ; 2.234 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9]     ; CLOCK_50   ; 2.376 ; 2.376 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ; 0.154 ;       ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]      ; CLOCK_50   ; 3.233 ; 3.233 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0]     ; CLOCK_50   ; 3.357 ; 3.357 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1]     ; CLOCK_50   ; 3.342 ; 3.342 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2]     ; CLOCK_50   ; 3.362 ; 3.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3]     ; CLOCK_50   ; 3.238 ; 3.238 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4]     ; CLOCK_50   ; 3.273 ; 3.273 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5]     ; CLOCK_50   ; 3.233 ; 3.233 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6]     ; CLOCK_50   ; 3.377 ; 3.377 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7]     ; CLOCK_50   ; 3.342 ; 3.342 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8]     ; CLOCK_50   ; 3.372 ; 3.372 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9]     ; CLOCK_50   ; 3.329 ; 3.329 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]      ; CLOCK_50   ; 2.362 ; 2.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0]     ; CLOCK_50   ; 3.242 ; 3.242 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1]     ; CLOCK_50   ; 3.112 ; 3.112 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2]     ; CLOCK_50   ; 3.132 ; 3.132 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3]     ; CLOCK_50   ; 3.252 ; 3.252 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4]     ; CLOCK_50   ; 3.102 ; 3.102 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5]     ; CLOCK_50   ; 2.362 ; 2.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6]     ; CLOCK_50   ; 2.448 ; 2.448 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7]     ; CLOCK_50   ; 2.362 ; 2.362 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8]     ; CLOCK_50   ; 3.242 ; 3.242 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9]     ; CLOCK_50   ; 3.252 ; 3.252 ; Rise       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK       ; CLOCK_50   ;       ; 0.154 ; Fall       ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ;
+---------------+------------+-------+-------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; ASC:drawline_controller|Mode_Register[10]     ; ASC:drawline_controller|Mode_Register[10]     ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; ASC:drawline_controller|Mode_Register[10]     ; 34       ; 0        ; 0        ; 0        ;
; ASC:drawline_controller|Mode_Register[10]     ; CLOCK_50                                      ; 2        ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; CLOCK_50                                      ; 19904    ; 0        ; 0        ; 0        ;
; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 36       ; 0        ; 0        ; 0        ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; ASC:drawline_controller|Mode_Register[10]     ; ASC:drawline_controller|Mode_Register[10]     ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; ASC:drawline_controller|Mode_Register[10]     ; 34       ; 0        ; 0        ; 0        ;
; ASC:drawline_controller|Mode_Register[10]     ; CLOCK_50                                      ; 2        ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; CLOCK_50                                      ; 19904    ; 0        ; 0        ; 0        ;
; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; LDA_cir|VGA|mypll|altpll_component|pll|clk[0] ; 36       ; 0        ; 0        ; 0        ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 1520  ; 1520 ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 64    ; 64   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version
    Info: Processing started: Sat Feb 20 22:51:55 2016
Info: Command: quartus_sta lab5 -c lab5
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "drawline_controller|nstate.poll_mode_5768|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {LDA_cir|VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {LDA_cir|VGA|mypll|altpll_component|pll|clk[0]} {LDA_cir|VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ASC:drawline_controller|Mode_Register[10] ASC:drawline_controller|Mode_Register[10]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.814        -3.814 ASC:drawline_controller|Mode_Register[10] 
    Info (332119):     1.191         0.000 CLOCK_50 
    Info (332119):    36.836         0.000 LDA_cir|VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.921
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.921        -1.701 CLOCK_50 
    Info (332119):    -0.134        -0.134 ASC:drawline_controller|Mode_Register[10] 
    Info (332119):     2.895         0.000 LDA_cir|VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 ASC:drawline_controller|Mode_Register[10] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 LDA_cir|VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 68 output pins without output pin load capacitance assignment
    Info (306007): Pin "waitrequest" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "readdata[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.400        -1.400 ASC:drawline_controller|Mode_Register[10] 
    Info (332119):     1.271         0.000 CLOCK_50 
    Info (332119):    38.021         0.000 LDA_cir|VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.891        -1.527 CLOCK_50 
    Info (332119):    -0.053        -0.053 ASC:drawline_controller|Mode_Register[10] 
    Info (332119):     1.840         0.000 LDA_cir|VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 ASC:drawline_controller|Mode_Register[10] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 LDA_cir|VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 423 megabytes
    Info: Processing ended: Sat Feb 20 22:52:00 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


