#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Apr 10 22:32:38 2025
# Process ID         : 5716
# Current directory  : C:/Users/youssef/Documents/mcu-soc/rapidx_basys3
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent29740 C:\Users\youssef\Documents\mcu-soc\rapidx_basys3\rapidx_basys3.xpr
# Log file           : C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/vivado.log
# Journal file       : C:/Users/youssef/Documents/mcu-soc/rapidx_basys3\vivado.jou
# Running On         : DESKTOP-T92VI6B
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 7 5700X3D 8-Core Processor           
# CPU Frequency      : 3000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 42895 MB
# Swap memory        : 9663 MB
# Total Virtual      : 52558 MB
# Available Virtual  : 21299 MB
#-----------------------------------------------------------
sstart_gui
open_project C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.xpr
open_hw_manager
update_compile_order -fileset sources_1
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/youssef/Downloads/rapidx_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
upgrade_ip -srcset blk_mem_ram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  blk_mem_ram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips blk_mem_ram] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
upgrade_ip -srcset blk_mem_rom -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  blk_mem_rom] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips blk_mem_rom] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.Use_RSTA_Pin {true} \
  CONFIG.Use_RSTB_Pin {true} \
] [get_ips blk_mem_ram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci]
launch_runs blk_mem_ram_synth_1 -jobs 16
wait_on_run blk_mem_ram_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci] -directory C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
upgrade_ip -srcset blk_vram -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  blk_vram] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips blk_vram] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
set_property CONFIG.Use_RSTB_Pin {true} [get_ips blk_vram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
catch { config_ip_cache -export [get_ips -all blk_vram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
launch_runs blk_vram_synth_1 -jobs 16
wait_on_run blk_vram_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -directory C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
generate_target all [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_rom/blk_mem_rom.xci]
launch_runs blk_mem_rom_synth_1 -jobs 16
wait_on_run blk_mem_rom_synth_1
wait_on_run blk_mem_rom_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/youssef/Downloads/rapidx_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Load_Init_File {false} \
] [get_ips blk_mem_ram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_mem_ram/blk_mem_ram.xci] -no_script -sync -force -quiet
reset_run blk_mem_ram_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
wait_on_run blk_mem_ram_synth_1
refresh_design
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/youssef/Downloads/rapidx_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/youssef/Downloads/rapidx_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
file copy -force C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit C:/Users/youssef/Downloads/rapidx_basys3.bit
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/youssef/Downloads/rapidx_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/youssef/Downloads/rapidx_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property -dict [list \
  CONFIG.Write_Depth_A {120000} \
  CONFIG.Write_Width_A {12} \
] [get_ips blk_vram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
catch { config_ip_cache -export [get_ips -all blk_vram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -no_script -sync -force -quiet
reset_run blk_vram_synth_1
launch_runs blk_vram_synth_1 -jobs 16
wait_on_run blk_vram_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -directory C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
refresh_design
set_property -dict [list \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
] [get_ips blk_vram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
catch { config_ip_cache -export [get_ips -all blk_vram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -no_script -sync -force -quiet
reset_run blk_vram_synth_1
launch_runs blk_vram_synth_1 -jobs 16
wait_on_run blk_vram_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -directory C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property CONFIG.Memory_Type {Simple_Dual_Port_RAM} [get_ips blk_vram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
catch { config_ip_cache -export [get_ips -all blk_vram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -no_script -sync -force -quiet
reset_run blk_vram_synth_1
launch_runs blk_vram_synth_1 -jobs 16
wait_on_run blk_vram_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -directory C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run blk_vram_synth_1
set_property -dict [list \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
] [get_ips blk_vram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
catch { config_ip_cache -export [get_ips -all blk_vram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -no_script -sync -force -quiet
launch_runs blk_vram_synth_1 -jobs 16
wait_on_run blk_vram_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -directory C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property CONFIG.Write_Width_A {8} [get_ips blk_vram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
catch { config_ip_cache -export [get_ips -all blk_vram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -no_script -sync -force -quiet
reset_run blk_vram_synth_1
launch_runs blk_vram_synth_1 -jobs 16
wait_on_run blk_vram_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -directory C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property CONFIG.Write_Width_A {9} [get_ips blk_vram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
catch { config_ip_cache -export [get_ips -all blk_vram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -no_script -sync -force -quiet
reset_run blk_vram_synth_1
launch_runs blk_vram_synth_1 -jobs 16
wait_on_run blk_vram_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -directory C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.Write_Depth_A {30000} \
  CONFIG.Write_Width_A {12} \
] [get_ips blk_vram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
catch { config_ip_cache -export [get_ips -all blk_vram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -no_script -sync -force -quiet
reset_run blk_vram_synth_1
launch_runs blk_vram_synth_1 -jobs 16
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property CONFIG.Write_Width_A {8} [get_ips blk_vram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
catch { config_ip_cache -export [get_ips -all blk_vram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -no_script -sync -force -quiet
reset_run blk_vram_synth_1
launch_runs blk_vram_synth_1 -jobs 16
wait_on_run blk_vram_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -directory C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
set_property -dict [list \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Write_Width_A {12} \
] [get_ips blk_vram]
generate_target all [get_files  C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci]
catch { config_ip_cache -export [get_ips -all blk_vram] }
export_ip_user_files -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -no_script -sync -force -quiet
reset_run blk_vram_synth_1
launch_runs blk_vram_synth_1 -jobs 16
wait_on_run blk_vram_synth_1
export_simulation -lib_map_path [list {modelsim=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/modelsim} {questa=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/questa} {riviera=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/riviera} {activehdl=C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.cache/compile_simlib/activehdl}] -of_objects [get_files C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.srcs/sources_1/ip/blk_vram/blk_vram.xci] -directory C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files -ipstatic_source_dir C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
refresh_design
close_design
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/youssef/Downloads/rapidx_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
file copy -force C:/Users/youssef/Documents/mcu-soc/rapidx_basys3/rapidx_basys3.runs/impl_1/basys3_top_level.bit C:/Users/youssef/Downloads/rapidx_basys3.bit
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/youssef/Downloads/rapidx_basys3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
