{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720804637638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720804637640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 13:17:17 2024 " "Processing started: Fri Jul 12 13:17:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720804637640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804637640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_FPGA -c Top_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_FPGA -c Top_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804637640 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/23.1std/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804637989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720804638370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720804638371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UAL1-rtl " "Found design unit 1: UAL1-rtl" {  } { { "../Controlleur Model Sim/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/ual.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655747 ""} { "Info" "ISGN_ENTITY_NAME" "1 UAL1 " "Found entity 1: UAL1" {  } { { "../Controlleur Model Sim/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/ual.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/top_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/top_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_fpga-rtl " "Found design unit 1: top_fpga-rtl" {  } { { "../Controlleur Model Sim/top_fpga.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/top_fpga.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655750 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "../Controlleur Model Sim/top_fpga.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/top_fpga.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "../Controlleur Model Sim/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655753 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../Controlleur Model Sim/top.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-RegFile_arch " "Found design unit 1: RegFile-RegFile_arch" {  } { { "../Controlleur Model Sim/regfile.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/regfile.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655757 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../Controlleur Model Sim/regfile.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/regfile.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/pcplus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/pcplus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_Plus4-rtl " "Found design unit 1: PC_Plus4-rtl" {  } { { "../Controlleur Model Sim/pcplus4.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/pcplus4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655759 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Plus4 " "Found entity 1: PC_Plus4" {  } { { "../Controlleur Model Sim/pcplus4.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/pcplus4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "../Controlleur Model Sim/pc.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655763 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../Controlleur Model Sim/pc.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-rtl " "Found design unit 1: mux4-rtl" {  } { { "../Controlleur Model Sim/mux4.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655765 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../Controlleur Model Sim/mux4.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "../Controlleur Model Sim/mux2.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655768 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../Controlleur Model Sim/mux2.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-rtl " "Found design unit 1: mips-rtl" {  } { { "../Controlleur Model Sim/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/mips.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655772 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../Controlleur Model Sim/mips.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/imem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-imem_arch " "Found design unit 1: imem-imem_arch" {  } { { "../Controlleur Model Sim/imem.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/imem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655775 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../Controlleur Model Sim/imem.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/imem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-dmem_arch " "Found design unit 1: dmem-dmem_arch" {  } { { "../Controlleur Model Sim/dmem.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/dmem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655778 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../Controlleur Model Sim/dmem.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/dmem.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7seg-dec7seg_archi " "Found design unit 1: dec7seg-dec7seg_archi" {  } { { "../Controlleur Model Sim/dec7seg.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/dec7seg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655782 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "../Controlleur Model Sim/dec7seg.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/dec7seg.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "../Controlleur Model Sim/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/datapath.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655785 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Controlleur Model Sim/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control " "Found design unit 1: control-control" {  } { { "../Controlleur Model Sim/control.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/control.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655789 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../Controlleur Model Sim/control.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/addpclus4signext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/desro/documents/ele344/projet 2/ele344-projet-2/controlleur model sim/addpclus4signext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addpclus4signext-rtl " "Found design unit 1: addpclus4signext-rtl" {  } { { "../Controlleur Model Sim/addpclus4signext.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/addpclus4signext.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655792 ""} { "Info" "ISGN_ENTITY_NAME" "1 addpclus4signext " "Found entity 1: addpclus4signext" {  } { { "../Controlleur Model Sim/addpclus4signext.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/addpclus4signext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Top_FPGA/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720804655796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804655796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_fpga " "Elaborating entity \"top_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720804655868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:DUT " "Elaborating entity \"top\" for hierarchy \"top:DUT\"" {  } { { "../Controlleur Model Sim/top_fpga.vhd" "DUT" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/top_fpga.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804655919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:DUT\|imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"top:DUT\|imem:imem_inst\"" {  } { { "../Controlleur Model Sim/top.vhd" "imem_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/top.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804655942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips top:DUT\|mips:mips_inst " "Elaborating entity \"mips\" for hierarchy \"top:DUT\|mips:mips_inst\"" {  } { { "../Controlleur Model Sim/top.vhd" "mips_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/top.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804655964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control top:DUT\|mips:mips_inst\|control:control_inst " "Elaborating entity \"control\" for hierarchy \"top:DUT\|mips:mips_inst\|control:control_inst\"" {  } { { "../Controlleur Model Sim/mips.vhd" "control_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/mips.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804655982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:DUT\|mips:mips_inst\|datapath:data_path_inst " "Elaborating entity \"datapath\" for hierarchy \"top:DUT\|mips:mips_inst\|datapath:data_path_inst\"" {  } { { "../Controlleur Model Sim/mips.vhd" "data_path_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/mips.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804655996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout datapath.vhd(34) " "Verilog HDL or VHDL warning at datapath.vhd(34): object \"cout\" assigned a value but never read" {  } { { "../Controlleur Model Sim/datapath.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/datapath.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720804655999 "|top_fpga|top:DUT|mips:mips_inst|datapath:data_path_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC top:DUT\|mips:mips_inst\|datapath:data_path_inst\|PC:PC_bascule " "Elaborating entity \"PC\" for hierarchy \"top:DUT\|mips:mips_inst\|datapath:data_path_inst\|PC:PC_bascule\"" {  } { { "../Controlleur Model Sim/datapath.vhd" "PC_bascule" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/datapath.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804656029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Plus4 top:DUT\|mips:mips_inst\|datapath:data_path_inst\|PC_Plus4:PC_Plus4_inst " "Elaborating entity \"PC_Plus4\" for hierarchy \"top:DUT\|mips:mips_inst\|datapath:data_path_inst\|PC_Plus4:PC_Plus4_inst\"" {  } { { "../Controlleur Model Sim/datapath.vhd" "PC_Plus4_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/datapath.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804656048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:DUT\|mips:mips_inst\|datapath:data_path_inst\|mux2:mux_PCNEXTBR " "Elaborating entity \"mux2\" for hierarchy \"top:DUT\|mips:mips_inst\|datapath:data_path_inst\|mux2:mux_PCNEXTBR\"" {  } { { "../Controlleur Model Sim/datapath.vhd" "mux_PCNEXTBR" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/datapath.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804656066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:DUT\|mips:mips_inst\|datapath:data_path_inst\|mux2:mux_WriteReg " "Elaborating entity \"mux2\" for hierarchy \"top:DUT\|mips:mips_inst\|datapath:data_path_inst\|mux2:mux_WriteReg\"" {  } { { "../Controlleur Model Sim/datapath.vhd" "mux_WriteReg" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/datapath.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804656088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile top:DUT\|mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst " "Elaborating entity \"RegFile\" for hierarchy \"top:DUT\|mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\"" {  } { { "../Controlleur Model Sim/datapath.vhd" "RegFile_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804656101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UAL1 top:DUT\|mips:mips_inst\|datapath:data_path_inst\|UAL1:UAL_inst " "Elaborating entity \"UAL1\" for hierarchy \"top:DUT\|mips:mips_inst\|datapath:data_path_inst\|UAL1:UAL_inst\"" {  } { { "../Controlleur Model Sim/datapath.vhd" "UAL_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/datapath.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804656130 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "operation ual.vhd(41) " "VHDL Process Statement warning at ual.vhd(41): signal \"operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controlleur Model Sim/ual.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/ual.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720804656133 "|top_fpga|top:DUT|mips:mips_inst|datapath:data_path_inst|UAL1:UAL_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:DUT\|dmem:dmem_inst " "Elaborating entity \"dmem\" for hierarchy \"top:DUT\|dmem:dmem_inst\"" {  } { { "../Controlleur Model Sim/top.vhd" "dmem_inst" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/top.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804656155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:dec7seg_0 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:dec7seg_0\"" {  } { { "../Controlleur Model Sim/top_fpga.vhd" "dec7seg_0" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/top_fpga.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804656177 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:DUT\|mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|mem " "RAM logic \"top:DUT\|mips:mips_inst\|datapath:data_path_inst\|RegFile:RegFile_inst\|mem\" is uninferred due to asynchronous read logic" {  } { { "../Controlleur Model Sim/regfile.vhd" "mem" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/regfile.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1720804656731 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "top:DUT\|dmem:dmem_inst\|mem " "RAM logic \"top:DUT\|dmem:dmem_inst\|mem\" is uninferred due to asynchronous read logic" {  } { { "../Controlleur Model Sim/dmem.vhd" "mem" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/dmem.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1720804656731 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1720804656731 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../Controlleur Model Sim/top_fpga.vhd" "" { Text "C:/Users/desro/Documents/ELE344/Projet 2/ELE344-Projet-2/Controlleur Model Sim/top_fpga.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720804666876 "|top_fpga|HEX0[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720804666876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720804667314 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "792 " "792 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720804675744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720804676655 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720804676655 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7831 " "Implemented 7831 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720804677364 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720804677364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7787 " "Implemented 7787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720804677364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720804677364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720804677415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 13:17:57 2024 " "Processing ended: Fri Jul 12 13:17:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720804677415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720804677415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720804677415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720804677415 ""}
