// Seed: 3464610998
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4,
    output wand id_5,
    input tri1 id_6
);
  wire id_8;
  tri1 id_9;
  assign id_9 = -1;
  logic id_10;
  struct packed {logic id_11;} id_12;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input tri1 id_2,
    output wor id_3,
    output logic id_4,
    input wire id_5,
    input tri id_6,
    output supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output supply0 id_12,
    input uwire id_13
    , id_15
);
  always id_4 = id_1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_13,
      id_9,
      id_0,
      id_2
  );
  assign modCall_1.id_9 = 0;
endmodule
