\hypertarget{structglwpp_1_1gl_1_1_data_type_cpu_3_01_data_type_1_1_int__2__10__10__10___rev_01_4}{}\doxysection{glwpp\+::gl\+::Data\+Type\+Cpu\texorpdfstring{$<$}{<} Data\+Type\+::Int\+\_\+2\+\_\+10\+\_\+10\+\_\+10\+\_\+\+Rev \texorpdfstring{$>$}{>} Struct Reference}
\label{structglwpp_1_1gl_1_1_data_type_cpu_3_01_data_type_1_1_int__2__10__10__10___rev_01_4}\index{glwpp::gl::DataTypeCpu$<$ DataType::Int\_2\_10\_10\_10\_Rev $>$@{glwpp::gl::DataTypeCpu$<$ DataType::Int\_2\_10\_10\_10\_Rev $>$}}


{\ttfamily \#include $<$Data\+Type.\+hpp$>$}

\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{structglwpp_1_1gl_1_1_data_type_cpu_3_01_data_type_1_1_int__2__10__10__10___rev_01_4_abbb25f7629ed853381b275061a9257f0}{type}} = int
\end{DoxyCompactItemize}


\doxysubsection{Member Typedef Documentation}
\mbox{\Hypertarget{structglwpp_1_1gl_1_1_data_type_cpu_3_01_data_type_1_1_int__2__10__10__10___rev_01_4_abbb25f7629ed853381b275061a9257f0}\label{structglwpp_1_1gl_1_1_data_type_cpu_3_01_data_type_1_1_int__2__10__10__10___rev_01_4_abbb25f7629ed853381b275061a9257f0}} 
\index{glwpp::gl::DataTypeCpu$<$ DataType::Int\_2\_10\_10\_10\_Rev $>$@{glwpp::gl::DataTypeCpu$<$ DataType::Int\_2\_10\_10\_10\_Rev $>$}!type@{type}}
\index{type@{type}!glwpp::gl::DataTypeCpu$<$ DataType::Int\_2\_10\_10\_10\_Rev $>$@{glwpp::gl::DataTypeCpu$<$ DataType::Int\_2\_10\_10\_10\_Rev $>$}}
\doxysubsubsection{\texorpdfstring{type}{type}}
{\footnotesize\ttfamily using \mbox{\hyperlink{structglwpp_1_1gl_1_1_data_type_cpu}{glwpp\+::gl\+::\+Data\+Type\+Cpu}}$<$ \mbox{\hyperlink{namespaceglwpp_1_1gl_a90d9844ffdd9a5a40ad99847654c1890abcf2c0a00b460118323b0f6350cad1f3}{Data\+Type\+::\+Int\+\_\+2\+\_\+10\+\_\+10\+\_\+10\+\_\+\+Rev}} $>$\+::type =  int}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/glwpp/gl/enums/\mbox{\hyperlink{_data_type_8hpp}{Data\+Type.\+hpp}}\end{DoxyCompactItemize}
