
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1009882260                       # Number of ticks simulated
final_tick                               391109195997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 186231                       # Simulator instruction rate (inst/s)
host_op_rate                                   237123                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  31959                       # Simulator tick rate (ticks/s)
host_mem_usage                               67369432                       # Number of bytes of host memory used
host_seconds                                 31599.36                       # Real time elapsed on the host
sim_insts                                  5884792395                       # Number of instructions simulated
sim_ops                                    7492940503                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::total               141184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        74624                       # Number of bytes written to this memory
system.physmem.bytes_written::total             74624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1103                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             583                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  583                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30419388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               139802436                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21040076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          73893763                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               73893763                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          73893763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30419388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              213696199                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162257                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        88084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1897435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130302                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121143                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110665                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2265924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.586057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.908505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042832     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7938      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16463      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6804      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36138      1.59%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32604      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6371      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13306      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103468      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2265924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466723                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1886287                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       132672                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          736                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24074                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24074                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888709                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        21722                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6431                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323221                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2498                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6226344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6226344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255686                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2265924                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.554161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.348675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1817663     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       135260      5.97%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110321      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48099      2.12%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60136      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57560      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32598      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2741      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1546      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2265924                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3144     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24315     86.32%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          709      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792027     63.08%     63.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298436     23.77%     87.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154163     12.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255686                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.518497                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28168                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022432                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4806538                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442340                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1283854                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15733                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24074                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100647                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318556                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308432                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12868                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245660                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297381                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451503                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163038                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.514357                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331688                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143150                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2241850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1814279     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156765      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73420      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72011      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19631      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83663      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6482      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4603      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10996      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2241850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3549562                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2661502                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.421781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.421781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449843                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567995                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          189509                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       155446                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20534                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        77646                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           72210                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           19147                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          916                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1817795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1081013                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             189509                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        91357                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               236697                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          58597                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         99467                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines           113615                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20259                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2191698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.603574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1955001     89.20%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           25095      1.15%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           29832      1.36%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           16027      0.73%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           17898      0.82%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           10698      0.49%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            7008      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           18229      0.83%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          111910      5.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2191698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078252                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.446371                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1802310                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       115562                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           234520                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1962                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37341                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        30508                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1318172                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2056                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37341                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1805665                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          15809                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        91105                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           233171                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         8604                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1316301                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1949                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4159                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1832950                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6125838                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6125838                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1535635                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          297315                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          345                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          196                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            24522                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       125965                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        67585                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         1717                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14310                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1312628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1232357                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1470                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       179436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       418098                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2191698                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.562284                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.254427                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1672415     76.31%     76.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       209035      9.54%     85.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       112057      5.11%     90.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        77843      3.55%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        68033      3.10%     97.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        34132      1.56%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         8512      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5553      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         4118      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2191698                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            325     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1118     42.13%     54.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1211     45.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1032594     83.79%     83.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        19059      1.55%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          149      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       113657      9.22%     94.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        66898      5.43%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1232357                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.508864                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2654                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4660536                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1492456                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1209952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1235011                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3246                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        24137                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1732                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37341                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11493                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1312983                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       125965                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        67585                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          196                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11281                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11876                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23157                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1212343                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       106679                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20014                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              173538                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          169173                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             66859                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.500600                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1210051                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1209952                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           720433                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1885377                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.499612                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382116                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       901723                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1106352                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       206643                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20461                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2154357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.513542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.330652                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1702136     79.01%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       210034      9.75%     88.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        87828      4.08%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        52621      2.44%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        36369      1.69%     96.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        23623      1.10%     98.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12488      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         9784      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        19474      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2154357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       901723                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1106352                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                167681                       # Number of memory references committed
system.switch_cpus1.commit.loads               101828                       # Number of loads committed
system.switch_cpus1.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            158368                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           997363                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        22493                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        19474                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3447865                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2663337                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30021                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 230083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             901723                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1106352                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       901723                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.685726                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.685726                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372339                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372339                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5468038                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1682977                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1229369                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          197102                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       161425                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20722                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        79849                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           75640                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           19967                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1886904                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1104582                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             197102                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        95607                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               229515                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          57793                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         50016                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           116864                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        20566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2203264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.962987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1973749     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           10674      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16730      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           22466      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           23484      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19898      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           10697      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           16568      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          108998      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2203264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081387                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.456103                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1867443                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        69890                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           228892                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         36662                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        32163                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1354131                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         36662                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1873033                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          14017                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        43752                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           223665                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        12133                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1352373                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1692                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         5279                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1888801                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6289153                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6289153                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1604216                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          284574                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            38247                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       127203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        67473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15047                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1349100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1269945                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       168320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       412105                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      2203264                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576393                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270348                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1667728     75.69%     75.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       219111      9.94%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       111276      5.05%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        84809      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        66357      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        26777      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17174      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         8758      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1274      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2203264                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1068758     84.16%     84.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18958      1.49%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       114870      9.05%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        67202      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1269945                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.524385                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001787                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4745677                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1517743                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1249052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1272214                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2611                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        23019                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         36662                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          11102                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1232                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1349416                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       127203                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        67473                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11327                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        23536                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1250950                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       107977                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18995                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              175165                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          177279                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             67188                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.516541                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1249118                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1249052                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           718246                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1936933                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.515758                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370816                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       935239                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1150844                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       198567                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20792                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2166602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.531175                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379120                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1694838     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       233602     10.78%     89.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        88516      4.09%     93.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        41971      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        35148      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        20589      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        18372      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         8000      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        25566      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2166602                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       935239                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1150844                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                170446                       # Number of memory references committed
system.switch_cpus2.commit.loads               104183                       # Number of loads committed
system.switch_cpus2.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            165994                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1036871                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23705                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        25566                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3490447                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2735498                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 218517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             935239                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1150844                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       935239                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.589478                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.589478                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.386178                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.386178                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5628499                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1741761                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1253810                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          189360                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       155317                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20514                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        77603                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           72166                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19133                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          916                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1816425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1080168                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             189360                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        91299                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               236512                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          58539                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         99994                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           113524                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2190631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.603396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1954119     89.20%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           25069      1.14%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           29805      1.36%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           16020      0.73%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           17893      0.82%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           10687      0.49%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7007      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           18217      0.83%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          111814      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2190631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078190                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.446022                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1800950                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       116081                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           234338                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1957                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37302                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        30487                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1317122                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2056                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37302                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1804301                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16003                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        91436                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           232989                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8597                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1315245                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1951                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4155                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1831406                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6120942                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6120942                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1534419                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          296987                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          345                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          196                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            24497                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       125879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        67543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1717                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14298                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1311582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1231406                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1468                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       179238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       417630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2190631                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.562124                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.254250                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1671727     76.31%     76.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       208893      9.54%     85.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       111975      5.11%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        77789      3.55%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        67980      3.10%     97.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        34100      1.56%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8507      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5546      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4114      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2190631                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            326     12.28%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1117     42.09%     54.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1211     45.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1031773     83.79%     83.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19043      1.55%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          149      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       113585      9.22%     94.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        66856      5.43%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1231406                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.508471                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2654                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4657565                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1491212                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1209019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1234060                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3246                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        24116                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1732                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37302                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11686                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1311937                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           70                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       125879                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        67543                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          196                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11273                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        11861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        23134                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1211411                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       106615                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        19995                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              173432                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          169043                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             66817                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.500215                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1209118                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1209019                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           719883                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1883881                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.499227                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382128                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       901038                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1105517                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       206432                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20441                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2153329                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.513399                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.330492                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1701446     79.01%     79.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       209878      9.75%     88.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        87762      4.08%     92.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        52584      2.44%     95.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        36343      1.69%     96.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        23604      1.10%     98.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        12475      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9775      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        19462      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2153329                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       901038                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1105517                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                167574                       # Number of memory references committed
system.switch_cpus3.commit.loads               101763                       # Number of loads committed
system.switch_cpus3.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            158242                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           996621                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        22478                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        19462                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3445803                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2661206                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 231150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             901038                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1105517                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       901038                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.687768                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.687768                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.372056                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.372056                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5463892                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1681605                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1228438                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          197143                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       161448                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        20724                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        79867                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           75661                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           19974                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          950                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1887358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1104782                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             197143                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        95635                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               229561                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          57803                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         44866                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           116891                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        20570                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2198622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.965016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1969061     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           10676      0.49%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16734      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           22473      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           23485      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           19903      0.91%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           10701      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16576      0.75%     95.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          109013      4.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2198622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081404                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.456186                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1867880                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        64756                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           228938                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         36671                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        32176                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1354400                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1009                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         36671                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1873470                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13209                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        39425                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           223711                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12134                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1352631                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          1694                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1889087                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6290317                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6290317                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1604426                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          284651                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          316                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            38260                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       127227                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        67506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15050                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1349358                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1270179                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       168385                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       412201                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples      2198622                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577716                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.271520                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1662994     75.64%     75.64% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       219147      9.97%     85.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       111292      5.06%     90.67% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        84828      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        66367      3.02%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        26780      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17178      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         8760      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1276      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2198622                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            301     13.24%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     13.24% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           822     36.15%     49.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1151     50.62%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1068934     84.16%     84.16% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        18959      1.49%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       114894      9.05%     94.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        67235      5.29%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1270179                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.524481                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2274                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001790                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4741506                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1518066                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1249285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1272453                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2614                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        23021                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1214                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         36671                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10293                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1232                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1349674                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       127227                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        67506                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12208                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        23539                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1251182                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       108000                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        18995                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              175221                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          177316                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             67221                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.516637                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1249351                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1249285                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           718349                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1937168                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.515854                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370824                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       935379                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1151039                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       198630                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        20795                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2161951                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532408                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.380464                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1690106     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       233639     10.81%     88.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        88528      4.09%     93.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        41980      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        35163      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        20594      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        18373      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8000      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25568      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2161951                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       935379                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1151039                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                170494                       # Number of memory references committed
system.switch_cpus4.commit.loads               104203                       # Number of loads committed
system.switch_cpus4.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            166025                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1037055                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        23714                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25568                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3486052                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2736023                       # The number of ROB writes
system.switch_cpus4.timesIdled                  30238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 223159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             935379                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1151039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       935379                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.589091                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.589091                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.386236                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.386236                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5629527                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1742005                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1254067                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          189407                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       155359                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20521                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        77618                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           72181                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19136                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          916                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1816795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1080416                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             189407                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        91317                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               236568                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          58554                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        101407                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines           113550                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20245                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2192479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.603027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.951270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1955911     89.21%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           25076      1.14%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           29815      1.36%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           16021      0.73%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           17897      0.82%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           10689      0.49%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7007      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           18223      0.83%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          111840      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2192479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078210                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.446125                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1801317                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       117498                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           234393                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1957                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         37311                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        30492                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1317420                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2056                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         37311                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1804672                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          17002                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        91835                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           233041                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         8615                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1315537                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1954                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4168                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1831840                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6122286                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6122286                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1534781                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          297059                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          345                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          196                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            24519                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       125898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        67553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1733                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        14313                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1311877                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1231679                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1467                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       179281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       417710                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2192479                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.561775                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.253954                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1673471     76.33%     76.33% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       208923      9.53%     85.86% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       112012      5.11%     90.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        77786      3.55%     94.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        68022      3.10%     97.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        34082      1.55%     99.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6         8520      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5548      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4115      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2192479                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            325     12.22%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1123     42.23%     54.46% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1211     45.54%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1032020     83.79%     83.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        19041      1.55%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          149      0.01%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       113599      9.22%     94.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        66870      5.43%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1231679                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.508584                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2659                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002159                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4659963                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1491550                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1209292                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1234338                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         3249                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        24115                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1727                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         37311                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          12672                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1174                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1312232                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           70                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       125898                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        67553                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          196                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        11867                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        23142                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1211680                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       106628                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19999                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              173458                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          169082                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             66830                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.500326                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1209391                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1209292                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           720041                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1884338                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.499340                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382119                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       901244                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1105771                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       206471                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20448                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2155168                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.513079                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.330135                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1703180     79.03%     79.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       209927      9.74%     88.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        87787      4.07%     92.84% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        52590      2.44%     95.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        36347      1.69%     96.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        23615      1.10%     98.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12482      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9775      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        19465      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2155168                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       901244                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1105771                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                167609                       # Number of memory references committed
system.switch_cpus5.commit.loads               101783                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            158280                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           996847                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        22482                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        19465                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3447932                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2661801                       # The number of ROB writes
system.switch_cpus5.timesIdled                  29999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 229302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             901244                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1105771                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       901244                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.687154                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.687154                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.372141                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.372141                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5465077                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1682009                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1228707                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          217597                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       181323                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21416                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82363                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           77173                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           22855                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1878660                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1193101                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             217597                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       100028                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               247419                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          60676                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         87163                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          551                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines           118283                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        20386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2252904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.651260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.028532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2005485     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           14858      0.66%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18749      0.83%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           30023      1.33%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           12602      0.56%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           16251      0.72%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           18737      0.83%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8875      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          127324      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2252904                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089850                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492654                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1868144                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        99642                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246102                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         38842                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32791                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1456932                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         38842                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1870639                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           5818                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        87957                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           243756                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5891                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1446742                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           791                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4063                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2020994                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6722648                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6722648                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1655535                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          365459                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          352                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            22270                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       136791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        69935                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15482                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1410302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1341523                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1723                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       192010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       406185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2252904                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.595464                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319132                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1686289     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       257162     11.41%     86.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       105556      4.69%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        59741      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        80207      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        25442      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        24640      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        12788      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1079      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2252904                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           9402     78.84%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1314     11.02%     89.85% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1210     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1130318     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        18197      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       123266      9.19%     94.81% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        69578      5.19%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1341523                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.553941                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              11926                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008890                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4949599                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1602686                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1304288                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1353449                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        29063                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1454                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         38842                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           4371                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          558                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1410657                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       136791                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        69935                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11866                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24521                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1316461                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       120753                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        25062                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              190296                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          185638                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             69543                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.543592                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1304328                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1304288                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           781639                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2099470                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.538566                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372303                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       963230                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1187089                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       223578                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21382                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2214062                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.536159                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355558                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1711404     77.30%     77.30% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       255040     11.52%     88.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        92337      4.17%     92.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        45993      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        41971      1.90%     96.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17817      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        17598      0.79%     98.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         8377      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        23525      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2214062                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       963230                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1187089                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                176209                       # Number of memory references committed
system.switch_cpus6.commit.loads               107728                       # Number of loads committed
system.switch_cpus6.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            172100                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1068751                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        24531                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        23525                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3601191                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2860181                       # The number of ROB writes
system.switch_cpus6.timesIdled                  30312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 168877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             963230                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1187089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       963230                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.514229                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.514229                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.397736                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.397736                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5921457                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1824449                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1346124                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          189453                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       155398                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20528                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        77632                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           72194                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19140                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          916                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1817302                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1080692                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             189453                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        91334                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               236626                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          58578                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        100029                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           113584                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2191682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.603395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1955056     89.20%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           25086      1.14%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           29822      1.36%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           16022      0.73%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           17897      0.82%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           10696      0.49%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            7007      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           18225      0.83%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          111871      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2191682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078229                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.446239                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1801815                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       116126                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           234454                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1957                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37327                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        30500                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1317768                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2056                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37327                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1805171                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          16449                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        91022                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           233101                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8609                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1315897                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1956                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4158                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1832351                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6123952                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6123952                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1535136                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          297215                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          345                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          196                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            24515                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       125928                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        67568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1717                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14304                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1312218                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1231988                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1469                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       179360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       417888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2191682                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.562120                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.254267                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1672541     76.31%     76.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       208985      9.54%     85.85% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       112031      5.11%     90.96% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        77819      3.55%     94.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        68010      3.10%     97.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        34116      1.56%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6         8513      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5550      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         4117      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2191682                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            325     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1118     42.13%     54.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1211     45.63%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1032278     83.79%     83.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        19051      1.55%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          149      0.01%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       113629      9.22%     94.57% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        66881      5.43%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1231988                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.508712                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2654                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4659781                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1491970                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1209589                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1234642                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3245                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        24125                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1732                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37327                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          12134                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1312573                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           70                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       125928                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        67568                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          196                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        11873                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23151                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1211980                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       106654                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        20008                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              173496                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          169124                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             66842                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.500450                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1209688                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1209589                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           720222                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1884821                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.499463                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382117                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       901450                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1106018                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       206567                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20455                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2154355                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.513387                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.330472                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1702264     79.02%     79.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       209977      9.75%     88.76% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        87804      4.08%     92.84% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        52603      2.44%     95.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        36358      1.69%     96.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        23617      1.10%     98.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12485      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9779      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        19468      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2154355                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       901450                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1106018                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                167639                       # Number of memory references committed
system.switch_cpus7.commit.loads               101803                       # Number of loads committed
system.switch_cpus7.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            158319                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts           997064                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22486                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        19468                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3447459                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2662503                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30015                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 230099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             901450                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1106018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       901450                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.686539                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.686539                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.372226                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.372226                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5466407                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1682438                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1229012                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           304                       # number of misc regfile writes
system.l20.replacements                           254                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          218652                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4350                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.264828                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.551807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.110228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   131.368500                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3938.969465                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.032072                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.961662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          460                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l20.Writeback_hits::total                  202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          460                       # number of demand (read+write) hits
system.l20.demand_hits::total                     460                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          460                       # number of overall hits
system.l20.overall_hits::total                    460                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          240                       # number of demand (read+write) misses
system.l20.demand_misses::total                   254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          240                       # number of overall misses
system.l20.overall_misses::total                  254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4806325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124651779                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129458104                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4806325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124651779                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129458104                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4806325                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124651779                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129458104                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.355742                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.355742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.355742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519382.412500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 509677.574803                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519382.412500                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 509677.574803                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519382.412500                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 509677.574803                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  69                       # number of writebacks
system.l20.writebacks::total                       69                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107413785                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    111212540                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107413785                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    111212540                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107413785                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    111212540                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.355742                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.355742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.355742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447557.437500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 437844.645669                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447557.437500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 437844.645669                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447557.437500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 437844.645669                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           146                       # number of replacements
system.l21.tagsinuse                      4094.495971                       # Cycle average of tags in use
system.l21.total_refs                          254730                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l21.avg_refs                         60.049505                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          245.097570                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    18.426309                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    64.783816                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3766.188276                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.059838                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004499                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.015816                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.919480                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999633                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          404                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    405                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l21.Writeback_hits::total                  238                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          407                       # number of demand (read+write) hits
system.l21.demand_hits::total                     408                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          407                       # number of overall hits
system.l21.overall_hits::total                    408                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          122                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          122                       # number of demand (read+write) misses
system.l21.demand_misses::total                   146                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          122                       # number of overall misses
system.l21.overall_misses::total                  146                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     25511540                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     67371680                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       92883220                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     25511540                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     67371680                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        92883220                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     25511540                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     67371680                       # number of overall miss cycles
system.l21.overall_miss_latency::total       92883220                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           25                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          526                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                551                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           25                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          529                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 554                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           25                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          529                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                554                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.231939                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.264973                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.230624                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.263538                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.230624                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.263538                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1062980.833333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 552226.885246                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 636186.438356                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1062980.833333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 552226.885246                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 636186.438356                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1062980.833333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 552226.885246                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 636186.438356                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  95                       # number of writebacks
system.l21.writebacks::total                       95                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          122                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          122                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          122                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     23777672                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     58558994                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     82336666                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     23777672                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     58558994                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     82336666                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     23777672                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     58558994                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     82336666                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.231939                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.264973                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.230624                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.263538                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.230624                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.263538                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 990736.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 479991.754098                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 563949.767123                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 990736.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 479991.754098                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 563949.767123                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 990736.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 479991.754098                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 563949.767123                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            91                       # number of replacements
system.l22.tagsinuse                      4095.047953                       # Cycle average of tags in use
system.l22.total_refs                          188576                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l22.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          104.192430                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.603998                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    39.531620                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst                    1                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3936.719906                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003321                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.009651                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000244                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.961113                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999768                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          306                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l22.Writeback_hits::total                   95                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          306                       # number of demand (read+write) hits
system.l22.demand_hits::total                     306                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          306                       # number of overall hits
system.l22.overall_hits::total                    306                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           77                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           77                       # number of demand (read+write) misses
system.l22.demand_misses::total                    91                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           77                       # number of overall misses
system.l22.overall_misses::total                   91                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      7608293                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     32810500                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       40418793                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      7608293                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     32810500                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        40418793                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      7608293                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     32810500                       # number of overall miss cycles
system.l22.overall_miss_latency::total       40418793                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          383                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          383                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          383                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.201044                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.201044                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.201044                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 543449.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 426110.389610                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 444162.560440                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 543449.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 426110.389610                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 444162.560440                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 543449.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 426110.389610                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 444162.560440                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  44                       # number of writebacks
system.l22.writebacks::total                       44                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           77                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           77                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           77                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      6603093                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     27281900                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     33884993                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      6603093                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     27281900                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     33884993                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      6603093                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     27281900                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     33884993                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.201044                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.201044                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 471649.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 354310.389610                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 372362.560440                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 471649.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 354310.389610                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 372362.560440                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 471649.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 354310.389610                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 372362.560440                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           146                       # number of replacements
system.l23.tagsinuse                      4094.496637                       # Cycle average of tags in use
system.l23.total_refs                          254730                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l23.avg_refs                         60.049505                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          245.098220                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    18.421379                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    64.750209                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3766.226830                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.059838                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004497                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.015808                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.919489                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999633                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          404                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    405                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l23.Writeback_hits::total                  238                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          407                       # number of demand (read+write) hits
system.l23.demand_hits::total                     408                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          407                       # number of overall hits
system.l23.overall_hits::total                    408                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          122                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          122                       # number of demand (read+write) misses
system.l23.demand_misses::total                   146                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          122                       # number of overall misses
system.l23.overall_misses::total                  146                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     25407220                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     68146673                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       93553893                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     25407220                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     68146673                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        93553893                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     25407220                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     68146673                       # number of overall miss cycles
system.l23.overall_miss_latency::total       93553893                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           25                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          526                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                551                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           25                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          529                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 554                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           25                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          529                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                554                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.231939                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.264973                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.230624                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.263538                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.230624                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.263538                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1058634.166667                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 558579.286885                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 640780.089041                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1058634.166667                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 558579.286885                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 640780.089041                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1058634.166667                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 558579.286885                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 640780.089041                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  95                       # number of writebacks
system.l23.writebacks::total                       95                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           24                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          122                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           24                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          122                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           24                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          122                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     23683770                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     59381847                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     83065617                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     23683770                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     59381847                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     83065617                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     23683770                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     59381847                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     83065617                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.231939                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.264973                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.230624                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.263538                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.230624                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.263538                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 986823.750000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 486736.450820                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 568942.582192                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 986823.750000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 486736.450820                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 568942.582192                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 986823.750000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 486736.450820                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 568942.582192                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                            91                       # number of replacements
system.l24.tagsinuse                      4095.047929                       # Cycle average of tags in use
system.l24.total_refs                          188576                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l24.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          104.192495                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.603566                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    39.567371                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.inst                    1                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3936.684498                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003321                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.009660                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.inst            0.000244                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.961105                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999768                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          306                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l24.Writeback_hits::total                   95                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          306                       # number of demand (read+write) hits
system.l24.demand_hits::total                     306                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          306                       # number of overall hits
system.l24.overall_hits::total                    306                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           77                       # number of ReadReq misses
system.l24.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           77                       # number of demand (read+write) misses
system.l24.demand_misses::total                    91                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           77                       # number of overall misses
system.l24.overall_misses::total                   91                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6801365                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     32917015                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       39718380                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6801365                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     32917015                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        39718380                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6801365                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     32917015                       # number of overall miss cycles
system.l24.overall_miss_latency::total       39718380                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          383                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          383                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          383                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.201044                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.201044                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.201044                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 485811.785714                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 427493.701299                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 436465.714286                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 485811.785714                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 427493.701299                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 436465.714286                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 485811.785714                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 427493.701299                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 436465.714286                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  44                       # number of writebacks
system.l24.writebacks::total                       44                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           77                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           77                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           77                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5796165                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     27386371                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     33182536                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5796165                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     27386371                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     33182536                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5796165                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     27386371                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     33182536                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.201044                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.201044                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 414011.785714                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 355667.155844                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 364643.252747                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 414011.785714                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 355667.155844                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 364643.252747                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 414011.785714                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 355667.155844                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 364643.252747                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           146                       # number of replacements
system.l25.tagsinuse                      4094.494854                       # Cycle average of tags in use
system.l25.total_refs                          254730                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l25.avg_refs                         60.049505                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          245.105021                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    18.406257                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    64.634276                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3766.349301                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.059840                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.004494                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.015780                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.919519                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999633                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          404                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    405                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l25.Writeback_hits::total                  238                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          407                       # number of demand (read+write) hits
system.l25.demand_hits::total                     408                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          407                       # number of overall hits
system.l25.overall_hits::total                    408                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           24                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          122                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           24                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          122                       # number of demand (read+write) misses
system.l25.demand_misses::total                   146                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           24                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          122                       # number of overall misses
system.l25.overall_misses::total                  146                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     26014524                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     68077969                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       94092493                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     26014524                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     68077969                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        94092493                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     26014524                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     68077969                       # number of overall miss cycles
system.l25.overall_miss_latency::total       94092493                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           25                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          526                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                551                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           25                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          529                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 554                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           25                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          529                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                554                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.231939                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.264973                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.230624                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.263538                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.230624                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.263538                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1083938.500000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 558016.139344                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 644469.130137                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1083938.500000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 558016.139344                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 644469.130137                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1083938.500000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 558016.139344                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 644469.130137                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  95                       # number of writebacks
system.l25.writebacks::total                       95                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           24                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          122                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           24                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          122                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           24                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          122                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     24291324                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     59315411                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     83606735                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     24291324                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     59315411                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     83606735                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     24291324                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     59315411                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     83606735                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.231939                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.264973                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.230624                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.263538                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.230624                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.263538                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1012138.500000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 486191.893443                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 572648.869863                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1012138.500000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 486191.893443                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 572648.869863                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1012138.500000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 486191.893443                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 572648.869863                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            83                       # number of replacements
system.l26.tagsinuse                      4095.006967                       # Cycle average of tags in use
system.l26.total_refs                          176457                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l26.avg_refs                         42.234801                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          136.006967                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    20.749246                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    24.101072                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3914.149681                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005066                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.005884                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.955603                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999758                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          288                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    290                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l26.Writeback_hits::total                   88                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          290                       # number of demand (read+write) hits
system.l26.demand_hits::total                     292                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          290                       # number of overall hits
system.l26.overall_hits::total                    292                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           28                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           55                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           28                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           55                       # number of demand (read+write) misses
system.l26.demand_misses::total                    83                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           28                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           55                       # number of overall misses
system.l26.overall_misses::total                   83                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     48187678                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     26922490                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       75110168                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     48187678                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     26922490                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        75110168                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     48187678                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     26922490                       # number of overall miss cycles
system.l26.overall_miss_latency::total       75110168                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           30                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          343                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                373                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            2                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           30                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          345                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 375                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           30                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          345                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                375                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.160350                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.222520                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.159420                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.221333                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.933333                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.159420                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.221333                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1720988.500000                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 489499.818182                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 904941.783133                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1720988.500000                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 489499.818182                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 904941.783133                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1720988.500000                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 489499.818182                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 904941.783133                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  46                       # number of writebacks
system.l26.writebacks::total                       46                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           55                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           55                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           55                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     46177278                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     22970030                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     69147308                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     46177278                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     22970030                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     69147308                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     46177278                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     22970030                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     69147308                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.160350                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.222520                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.159420                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.221333                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.933333                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.159420                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.221333                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1649188.500000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 417636.909091                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 833100.096386                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1649188.500000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 417636.909091                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 833100.096386                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1649188.500000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 417636.909091                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 833100.096386                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           146                       # number of replacements
system.l27.tagsinuse                      4094.498100                       # Cycle average of tags in use
system.l27.total_refs                          254730                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l27.avg_refs                         60.049505                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          245.103081                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    18.411826                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    64.721609                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3766.261584                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.059840                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.004495                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.015801                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.919497                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999633                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          404                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    405                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l27.Writeback_hits::total                  238                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          407                       # number of demand (read+write) hits
system.l27.demand_hits::total                     408                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          407                       # number of overall hits
system.l27.overall_hits::total                    408                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           24                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          122                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           24                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          122                       # number of demand (read+write) misses
system.l27.demand_misses::total                   146                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           24                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          122                       # number of overall misses
system.l27.overall_misses::total                  146                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     25256832                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     66497355                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       91754187                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     25256832                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     66497355                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        91754187                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     25256832                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     66497355                       # number of overall miss cycles
system.l27.overall_miss_latency::total       91754187                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           25                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          526                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                551                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           25                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          529                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 554                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           25                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          529                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                554                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.231939                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.264973                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.230624                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.263538                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.960000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.230624                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.263538                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst      1052368                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 545060.286885                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 628453.335616                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst      1052368                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 545060.286885                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 628453.335616                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst      1052368                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 545060.286885                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 628453.335616                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  95                       # number of writebacks
system.l27.writebacks::total                       95                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           24                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          122                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           24                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          122                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           24                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          122                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     23533174                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     57734256                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     81267430                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     23533174                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     57734256                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     81267430                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     23533174                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     57734256                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     81267430                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.231939                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.264973                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.230624                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.263538                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.960000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.230624                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.263538                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 980548.916667                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 473231.606557                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 556626.232877                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 980548.916667                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 473231.606557                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 556626.232877                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 980548.916667                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 473231.606557                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 556626.232877                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.109230                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118480                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.813285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.109230                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110648                       # number of overall hits
system.cpu0.icache.overall_hits::total         110648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5425873                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5425873                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110665                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       319169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       319169                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231206                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294174.901674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.658499                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.341501                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280508                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280508                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           78                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433446                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2511                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638783205                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638783205                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638783205                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638783205                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638783205                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638783205                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 254393.948626                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 254393.948626                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 254393.948626                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 254393.948626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 254393.948626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 254393.948626                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu0.dcache.writebacks::total              202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157911495                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157911495                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157911495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157911495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157911495                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157911495                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225587.850000                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 225587.850000                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 225587.850000                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.910378                       # Cycle average of tags in use
system.cpu1.icache.total_refs               732328728                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1444435.360947                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.910378                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.030305                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802741                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       113579                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         113579                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       113579                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          113579                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       113579                       # number of overall hits
system.cpu1.icache.overall_hits::total         113579                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.cpu1.icache.overall_misses::total           36                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42493039                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42493039                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42493039                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42493039                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42493039                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42493039                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       113615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       113615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       113615                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       113615                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       113615                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       113615                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000317                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000317                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000317                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1180362.194444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1180362.194444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1180362.194444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1180362.194444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1180362.194444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1180362.194444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     25776445                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     25776445                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     25776445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     25776445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     25776445                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     25776445                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1031057.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1031057.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1031057.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   529                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               115429627                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   785                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              147044.110828                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   159.103477                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    96.896523                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.621498                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.378502                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        77782                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          77782                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        65462                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         65462                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          162                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       143244                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          143244                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       143244                       # number of overall hits
system.cpu1.dcache.overall_hits::total         143244                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1748                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1748                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           63                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1811                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1811                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1811                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1811                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    389540524                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    389540524                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29432488                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29432488                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    418973012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    418973012                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    418973012                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    418973012                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        79530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        79530                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        65525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        65525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       145055                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       145055                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       145055                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       145055                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021979                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021979                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000961                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000961                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012485                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012485                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012485                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012485                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 222849.270023                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 222849.270023                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 467182.349206                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 467182.349206                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 231348.985091                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 231348.985091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 231348.985091                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 231348.985091                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       199206                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       199206                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu1.dcache.writebacks::total              238                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1222                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1222                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1282                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1282                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1282                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          529                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          529                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          529                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          529                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     94932998                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     94932998                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       197239                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       197239                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     95130237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     95130237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     95130237                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     95130237                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006614                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003647                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003647                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003647                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 180480.984791                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 180480.984791                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65746.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65746.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 179830.315690                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               488.603002                       # Cycle average of tags in use
system.cpu2.icache.total_refs               731810514                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1496545.018405                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.603002                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021800                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.783018                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       116848                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         116848                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       116848                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          116848                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       116848                       # number of overall hits
system.cpu2.icache.overall_hits::total         116848                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8538680                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8538680                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8538680                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8538680                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8538680                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8538680                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       116864                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       116864                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       116864                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       116864                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       116864                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       116864                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 533667.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 533667.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 533667.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 533667.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 533667.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 533667.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7724493                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7724493                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7724493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7724493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7724493                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7724493                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 551749.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 551749.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 551749.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   383                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               110536476                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              172983.530516                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   142.099451                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   113.900549                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.555076                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.444924                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        79053                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          79053                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        65965                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         65965                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          158                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          158                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       145018                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          145018                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       145018                       # number of overall hits
system.cpu2.dcache.overall_hits::total         145018                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1268                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1268                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1268                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    221421726                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    221421726                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    221421726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    221421726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    221421726                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    221421726                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        80321                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        80321                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        65965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        65965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       146286                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       146286                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       146286                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       146286                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015787                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015787                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008668                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008668                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008668                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008668                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 174622.812303                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 174622.812303                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 174622.812303                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 174622.812303                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 174622.812303                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 174622.812303                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu2.dcache.writebacks::total               95                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          885                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          885                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          885                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          383                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          383                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          383                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     53250724                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     53250724                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     53250724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     53250724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     53250724                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     53250724                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 139035.832898                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 139035.832898                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 139035.832898                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               500.904742                       # Cycle average of tags in use
system.cpu3.icache.total_refs               732328637                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1444435.181460                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.904742                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.030296                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.802732                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       113488                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         113488                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       113488                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          113488                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       113488                       # number of overall hits
system.cpu3.icache.overall_hits::total         113488                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.cpu3.icache.overall_misses::total           36                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     42604974                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     42604974                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     42604974                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     42604974                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     42604974                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     42604974                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       113524                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       113524                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       113524                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       113524                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       113524                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       113524                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000317                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000317                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000317                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1183471.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1183471.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1183471.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1183471.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1183471.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1183471.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           25                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           25                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           25                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     25672474                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     25672474                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     25672474                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     25672474                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     25672474                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     25672474                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1026898.960000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1026898.960000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1026898.960000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1026898.960000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1026898.960000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1026898.960000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   529                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               115429541                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   785                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              147044.001274                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   159.115877                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    96.884123                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.621546                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.378454                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        77738                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          77738                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        65420                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         65420                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          162                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          152                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       143158                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          143158                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       143158                       # number of overall hits
system.cpu3.dcache.overall_hits::total         143158                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1748                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1748                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           63                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1811                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1811                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1811                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1811                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    390712206                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    390712206                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     24000595                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     24000595                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    414712801                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    414712801                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    414712801                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    414712801                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        79486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        79486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        65483                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        65483                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       144969                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       144969                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       144969                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       144969                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021991                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021991                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000962                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000962                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012492                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012492                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012492                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012492                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 223519.568650                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 223519.568650                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 380961.825397                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 380961.825397                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 228996.577029                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 228996.577029                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 228996.577029                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 228996.577029                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       214973                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       214973                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu3.dcache.writebacks::total              238                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1222                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1222                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           60                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1282                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1282                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1282                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1282                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          526                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          529                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          529                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          529                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          529                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     95693275                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     95693275                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       197327                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       197327                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     95890602                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     95890602                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     95890602                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     95890602                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006618                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006618                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003649                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003649                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003649                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003649                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 181926.378327                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 181926.378327                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65775.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65775.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 181267.678639                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 181267.678639                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 181267.678639                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 181267.678639                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               488.602561                       # Cycle average of tags in use
system.cpu4.icache.total_refs               731810539                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1496545.069530                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.602561                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.021799                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.783017                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       116873                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         116873                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       116873                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          116873                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       116873                       # number of overall hits
system.cpu4.icache.overall_hits::total         116873                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           18                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           18                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           18                       # number of overall misses
system.cpu4.icache.overall_misses::total           18                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8210192                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8210192                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8210192                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8210192                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8210192                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8210192                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       116891                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       116891                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       116891                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       116891                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       116891                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       116891                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000154                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000154                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 456121.777778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 456121.777778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 456121.777778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 456121.777778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 456121.777778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 456121.777778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6928450                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6928450                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6928450                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6928450                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6928450                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6928450                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 494889.285714                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 494889.285714                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 494889.285714                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 494889.285714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 494889.285714                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 494889.285714                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   383                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               110536524                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              172983.605634                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   142.131781                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   113.868219                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.555202                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.444798                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        79073                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          79073                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        65993                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         65993                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          158                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          158                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       145066                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          145066                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       145066                       # number of overall hits
system.cpu4.dcache.overall_hits::total         145066                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1268                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1268                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1268                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    237056791                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    237056791                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    237056791                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    237056791                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    237056791                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    237056791                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        80341                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        80341                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        65993                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        65993                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       146334                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       146334                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       146334                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       146334                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015783                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015783                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008665                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008665                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008665                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008665                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 186953.305205                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 186953.305205                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 186953.305205                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 186953.305205                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 186953.305205                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 186953.305205                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu4.dcache.writebacks::total               95                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          885                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          885                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          885                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          383                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          383                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          383                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     53358821                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     53358821                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     53358821                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     53358821                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     53358821                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     53358821                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004767                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002617                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002617                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002617                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002617                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 139318.070496                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 139318.070496                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 139318.070496                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 139318.070496                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 139318.070496                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 139318.070496                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               500.888906                       # Cycle average of tags in use
system.cpu5.icache.total_refs               732328663                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1444435.232742                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    18.888906                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.030271                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.802707                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       113514                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         113514                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       113514                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          113514                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       113514                       # number of overall hits
system.cpu5.icache.overall_hits::total         113514                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.cpu5.icache.overall_misses::total           36                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     42695012                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     42695012                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     42695012                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     42695012                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     42695012                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     42695012                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       113550                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       113550                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       113550                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       113550                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       113550                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       113550                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000317                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000317                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000317                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1185972.555556                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1185972.555556                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1185972.555556                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1185972.555556                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1185972.555556                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1185972.555556                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     26279418                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     26279418                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     26279418                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     26279418                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     26279418                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     26279418                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1051176.720000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1051176.720000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1051176.720000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1051176.720000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1051176.720000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1051176.720000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   529                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               115429557                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   785                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              147044.021656                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   158.923513                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    97.076487                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.620795                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.379205                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        77739                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          77739                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        65435                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         65435                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          162                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          152                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       143174                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          143174                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       143174                       # number of overall hits
system.cpu5.dcache.overall_hits::total         143174                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1748                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1748                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           63                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1811                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1811                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1811                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1811                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    399183177                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    399183177                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     18821984                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     18821984                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    418005161                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    418005161                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    418005161                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    418005161                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        79487                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        79487                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        65498                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        65498                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       144985                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       144985                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       144985                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       144985                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021991                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021991                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000962                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000962                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012491                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012491                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012491                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012491                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 228365.661899                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 228365.661899                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 298761.650794                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 298761.650794                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 230814.556046                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 230814.556046                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 230814.556046                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 230814.556046                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       206992                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets       206992                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu5.dcache.writebacks::total              238                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1222                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1222                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           60                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1282                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1282                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1282                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1282                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          526                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          529                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          529                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          529                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          529                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     95627568                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     95627568                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       197334                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       197334                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     95824902                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     95824902                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     95824902                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     95824902                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006617                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006617                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003649                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003649                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003649                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003649                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 181801.460076                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 181801.460076                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        65778                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        65778                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 181143.482042                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 181143.482042                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 181143.482042                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 181143.482042                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               476.889828                       # Cycle average of tags in use
system.cpu6.icache.total_refs               735279083                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1516039.346392                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    21.889828                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.035080                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.764247                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       118242                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         118242                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       118242                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          118242                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       118242                       # number of overall hits
system.cpu6.icache.overall_hits::total         118242                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           40                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           40                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           40                       # number of overall misses
system.cpu6.icache.overall_misses::total           40                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     71672782                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     71672782                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     71672782                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     71672782                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     71672782                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     71672782                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       118282                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       118282                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       118282                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       118282                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       118282                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       118282                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000338                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000338                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000338                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000338                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1791819.550000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1791819.550000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1791819.550000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1791819.550000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1791819.550000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1791819.550000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       958577                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs 319525.666667                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           30                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           30                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     48549403                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     48549403                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     48549403                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     48549403                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     48549403                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     48549403                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000254                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000254                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000254                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000254                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1618313.433333                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1618313.433333                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1618313.433333                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   345                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               106626876                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              177415.767055                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   126.694508                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   129.305492                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.494900                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.505100                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        92678                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          92678                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        68134                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         68134                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          179                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          167                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       160812                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          160812                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       160812                       # number of overall hits
system.cpu6.dcache.overall_hits::total         160812                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          889                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          889                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            7                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          896                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           896                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          896                       # number of overall misses
system.cpu6.dcache.overall_misses::total          896                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    121311811                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    121311811                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       542217                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       542217                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    121854028                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    121854028                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    121854028                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    121854028                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        93567                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        93567                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        68141                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        68141                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       161708                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       161708                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       161708                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       161708                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009501                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009501                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005541                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005541                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005541                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005541                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 136458.730034                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 136458.730034                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 77459.571429                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 77459.571429                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 135997.799107                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 135997.799107                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 135997.799107                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 135997.799107                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu6.dcache.writebacks::total               88                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          546                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          551                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          551                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          551                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          551                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          343                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          345                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          345                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     46023208                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     46023208                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       133296                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       133296                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     46156504                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     46156504                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     46156504                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     46156504                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002133                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002133                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002133                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002133                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 134178.448980                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 134178.448980                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        66648                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        66648                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 133786.968116                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 133786.968116                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 133786.968116                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 133786.968116                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               500.894696                       # Cycle average of tags in use
system.cpu7.icache.total_refs               732328695                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1444435.295858                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    18.894696                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.030280                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.802716                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       113546                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         113546                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       113546                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          113546                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       113546                       # number of overall hits
system.cpu7.icache.overall_hits::total         113546                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.cpu7.icache.overall_misses::total           38                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     43037192                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     43037192                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     43037192                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     43037192                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     43037192                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     43037192                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       113584                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       113584                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       113584                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       113584                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       113584                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       113584                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000335                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000335                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1132557.684211                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1132557.684211                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1132557.684211                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1132557.684211                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1132557.684211                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1132557.684211                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           25                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           25                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           25                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     25530008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     25530008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     25530008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     25530008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     25530008                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     25530008                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1021200.320000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1021200.320000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1021200.320000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1021200.320000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1021200.320000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1021200.320000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   529                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               115429591                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   785                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              147044.064968                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   159.013905                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    96.986095                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.621148                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.378852                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        77763                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          77763                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        65445                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         65445                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          162                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          152                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       143208                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          143208                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       143208                       # number of overall hits
system.cpu7.dcache.overall_hits::total         143208                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1748                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1748                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           63                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1811                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1811                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1811                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1811                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    392695629                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    392695629                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     24412094                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     24412094                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    417107723                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    417107723                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    417107723                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    417107723                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        79511                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        79511                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        65508                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        65508                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       145019                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       145019                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       145019                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       145019                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021984                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021984                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000962                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000962                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012488                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012488                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 224654.250000                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 224654.250000                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 387493.555556                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 387493.555556                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 230319.007731                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 230319.007731                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 230319.007731                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 230319.007731                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       207099                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       207099                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu7.dcache.writebacks::total              238                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1222                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1222                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           60                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1282                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1282                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1282                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1282                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          526                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          529                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          529                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          529                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          529                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     94047038                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     94047038                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       197352                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       197352                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     94244390                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     94244390                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     94244390                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     94244390                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006615                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006615                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003648                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003648                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003648                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003648                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 178796.650190                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 178796.650190                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        65784                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        65784                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 178155.746692                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 178155.746692                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 178155.746692                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 178155.746692                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
