// Seed: 680820090
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6,
    input tri id_7,
    output wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    input tri id_12,
    output supply1 id_13,
    input uwire id_14,
    output wor id_15
);
  assign id_8 = 1;
  assign module_1.type_16 = 0;
endmodule
module module_1 (
    input tri id_0
    , id_12, id_13,
    input wand id_1,
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    input wire id_10
);
  assign id_12 = id_7;
  xor primCall (id_4, id_10, id_1, id_5, id_2, id_12, id_3);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_1,
      id_5,
      id_12,
      id_13,
      id_7,
      id_13,
      id_6,
      id_5,
      id_12,
      id_0,
      id_2,
      id_8,
      id_5,
      id_13
  );
endmodule
