
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_17408:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x1700000; valaddr_reg:x3; val_offset:52224*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52224*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17409:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x1780000; valaddr_reg:x3; val_offset:52227*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52227*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17410:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17c0000; valaddr_reg:x3; val_offset:52230*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52230*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17411:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17e0000; valaddr_reg:x3; val_offset:52233*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52233*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17412:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17f0000; valaddr_reg:x3; val_offset:52236*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52236*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17413:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17f8000; valaddr_reg:x3; val_offset:52239*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52239*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17414:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17fc000; valaddr_reg:x3; val_offset:52242*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52242*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17415:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17fe000; valaddr_reg:x3; val_offset:52245*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52245*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17ff000; valaddr_reg:x3; val_offset:52248*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52248*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17ff800; valaddr_reg:x3; val_offset:52251*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52251*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17ffc00; valaddr_reg:x3; val_offset:52254*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52254*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17ffe00; valaddr_reg:x3; val_offset:52257*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52257*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17fff00; valaddr_reg:x3; val_offset:52260*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52260*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17421:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17fff80; valaddr_reg:x3; val_offset:52263*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52263*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17422:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17fffc0; valaddr_reg:x3; val_offset:52266*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52266*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17423:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17fffe0; valaddr_reg:x3; val_offset:52269*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52269*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17ffff0; valaddr_reg:x3; val_offset:52272*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52272*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17ffff8; valaddr_reg:x3; val_offset:52275*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52275*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17ffffc; valaddr_reg:x3; val_offset:52278*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52278*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17ffffe; valaddr_reg:x3; val_offset:52281*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52281*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2db47e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x02 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eadb47e; op2val:0x0;
op3val:0x17fffff; valaddr_reg:x3; val_offset:52284*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52284*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b800000; valaddr_reg:x3; val_offset:52287*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52287*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b800001; valaddr_reg:x3; val_offset:52290*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52290*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b800003; valaddr_reg:x3; val_offset:52293*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52293*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b800007; valaddr_reg:x3; val_offset:52296*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52296*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b80000f; valaddr_reg:x3; val_offset:52299*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52299*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b80001f; valaddr_reg:x3; val_offset:52302*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52302*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b80003f; valaddr_reg:x3; val_offset:52305*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52305*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b80007f; valaddr_reg:x3; val_offset:52308*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52308*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b8000ff; valaddr_reg:x3; val_offset:52311*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52311*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b8001ff; valaddr_reg:x3; val_offset:52314*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52314*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b8003ff; valaddr_reg:x3; val_offset:52317*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52317*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b8007ff; valaddr_reg:x3; val_offset:52320*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52320*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b800fff; valaddr_reg:x3; val_offset:52323*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52323*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b801fff; valaddr_reg:x3; val_offset:52326*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52326*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b803fff; valaddr_reg:x3; val_offset:52329*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52329*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b807fff; valaddr_reg:x3; val_offset:52332*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52332*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b80ffff; valaddr_reg:x3; val_offset:52335*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52335*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b81ffff; valaddr_reg:x3; val_offset:52338*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52338*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b83ffff; valaddr_reg:x3; val_offset:52341*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52341*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b87ffff; valaddr_reg:x3; val_offset:52344*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52344*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b8fffff; valaddr_reg:x3; val_offset:52347*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52347*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3b9fffff; valaddr_reg:x3; val_offset:52350*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52350*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bbfffff; valaddr_reg:x3; val_offset:52353*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52353*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bc00000; valaddr_reg:x3; val_offset:52356*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52356*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3be00000; valaddr_reg:x3; val_offset:52359*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52359*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bf00000; valaddr_reg:x3; val_offset:52362*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52362*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bf80000; valaddr_reg:x3; val_offset:52365*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52365*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bfc0000; valaddr_reg:x3; val_offset:52368*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52368*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bfe0000; valaddr_reg:x3; val_offset:52371*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52371*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bff0000; valaddr_reg:x3; val_offset:52374*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52374*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bff8000; valaddr_reg:x3; val_offset:52377*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52377*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bffc000; valaddr_reg:x3; val_offset:52380*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52380*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bffe000; valaddr_reg:x3; val_offset:52383*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52383*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bfff000; valaddr_reg:x3; val_offset:52386*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52386*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bfff800; valaddr_reg:x3; val_offset:52389*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52389*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bfffc00; valaddr_reg:x3; val_offset:52392*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52392*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bfffe00; valaddr_reg:x3; val_offset:52395*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52395*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bffff00; valaddr_reg:x3; val_offset:52398*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52398*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bffff80; valaddr_reg:x3; val_offset:52401*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52401*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bffffc0; valaddr_reg:x3; val_offset:52404*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52404*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bffffe0; valaddr_reg:x3; val_offset:52407*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52407*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bfffff0; valaddr_reg:x3; val_offset:52410*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52410*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bfffff8; valaddr_reg:x3; val_offset:52413*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52413*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bfffffc; valaddr_reg:x3; val_offset:52416*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52416*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bfffffe; valaddr_reg:x3; val_offset:52419*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52419*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x77 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3bffffff; valaddr_reg:x3; val_offset:52422*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52422*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3f800001; valaddr_reg:x3; val_offset:52425*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52425*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3f800003; valaddr_reg:x3; val_offset:52428*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52428*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3f800007; valaddr_reg:x3; val_offset:52431*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52431*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3f999999; valaddr_reg:x3; val_offset:52434*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52434*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:52437*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52437*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:52440*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52440*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:52443*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52443*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:52446*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52446*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:52449*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52449*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:52452*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52452*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:52455*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52455*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:52458*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52458*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:52461*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52461*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:52464*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52464*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:52467*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52467*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2f394e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x5d80d5 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaf394e; op2val:0x5d80d5;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:52470*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52470*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:52473*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52473*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:52476*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52476*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:52479*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52479*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:52482*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52482*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:52485*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52485*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:52488*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52488*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:52491*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52491*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:52494*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52494*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:52497*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52497*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:52500*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52500*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:52503*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52503*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:52506*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52506*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:52509*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52509*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:52512*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52512*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:52515*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52515*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:52518*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52518*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88800000; valaddr_reg:x3; val_offset:52521*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52521*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88800001; valaddr_reg:x3; val_offset:52524*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52524*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88800003; valaddr_reg:x3; val_offset:52527*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52527*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88800007; valaddr_reg:x3; val_offset:52530*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52530*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x8880000f; valaddr_reg:x3; val_offset:52533*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52533*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x8880001f; valaddr_reg:x3; val_offset:52536*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52536*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x8880003f; valaddr_reg:x3; val_offset:52539*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52539*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x8880007f; valaddr_reg:x3; val_offset:52542*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52542*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x888000ff; valaddr_reg:x3; val_offset:52545*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52545*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x888001ff; valaddr_reg:x3; val_offset:52548*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52548*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x888003ff; valaddr_reg:x3; val_offset:52551*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52551*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x888007ff; valaddr_reg:x3; val_offset:52554*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52554*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88800fff; valaddr_reg:x3; val_offset:52557*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52557*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88801fff; valaddr_reg:x3; val_offset:52560*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52560*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88803fff; valaddr_reg:x3; val_offset:52563*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52563*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88807fff; valaddr_reg:x3; val_offset:52566*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52566*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x8880ffff; valaddr_reg:x3; val_offset:52569*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52569*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x8881ffff; valaddr_reg:x3; val_offset:52572*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52572*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x8883ffff; valaddr_reg:x3; val_offset:52575*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52575*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x8887ffff; valaddr_reg:x3; val_offset:52578*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52578*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x888fffff; valaddr_reg:x3; val_offset:52581*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52581*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x889fffff; valaddr_reg:x3; val_offset:52584*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52584*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88bfffff; valaddr_reg:x3; val_offset:52587*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52587*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88c00000; valaddr_reg:x3; val_offset:52590*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52590*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88e00000; valaddr_reg:x3; val_offset:52593*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52593*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88f00000; valaddr_reg:x3; val_offset:52596*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52596*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88f80000; valaddr_reg:x3; val_offset:52599*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52599*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88fc0000; valaddr_reg:x3; val_offset:52602*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52602*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2fc21e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x11 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eafc21e; op2val:0x80000000;
op3val:0x88fe0000; valaddr_reg:x3; val_offset:52605*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52605*0 + 3*136*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24117248,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24641536,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(24903680,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25034752,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25100288,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25133056,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25149440,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25157632,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25161728,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25163776,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25164800,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165312,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165568,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165696,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165760,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165792,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165808,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165816,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165820,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165822,32,FLEN)
NAN_BOXED(2125313150,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(25165823,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998244352,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998244353,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998244355,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998244359,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998244367,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998244383,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998244415,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998244479,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998244607,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998244863,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998245375,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998246399,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998248447,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998252543,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998260735,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998277119,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998309887,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998375423,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998506495,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(998768639,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(999292927,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1000341503,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1002438655,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1002438656,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1004535808,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1005584384,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006108672,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006370816,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006501888,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006567424,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006600192,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006616576,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006624768,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006628864,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006630912,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006631936,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006632448,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006632704,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006632832,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006632896,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006632928,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006632944,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006632952,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006632956,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006632958,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1006632959,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2125412686,32,FLEN)
NAN_BOXED(6127829,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089984,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089985,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089987,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089991,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290089999,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090015,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090047,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090111,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090239,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290090495,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290091007,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290092031,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290094079,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290098175,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290106367,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290122751,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290155519,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290221055,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290352127,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2290614271,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2291138559,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2292187135,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2294284287,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2294284288,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2296381440,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2297430016,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2297954304,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298216448,32,FLEN)
NAN_BOXED(2125447710,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2298347520,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
