//! # VMX Module
//!
//! This module implements core support for IntelÂ® Virtual Machine Extensions (VMX),
//! allowing entry into VMX root mode from a Rust-based Linux kernel module.
//!
//! It forms the foundation of a minimal hypervisor written entirely in safe, expressive Rust.
//! The code handles:
//!
//! - Verifying CPU support for virtualization
//! - Setting up model-specific registers (MSRs)
//! - Configuring control registers (CR0, CR4)
//! - Initializing the VMXON region
//! - Executing the `VMXON` and `VMXOFF` instructions
//!
//! ## Design Goals
//!
//! - âœ… **Pure Rust**: All hypervisor logic is written in Rust (aside from a temporary C shim for physical address translation).
//! - ðŸ”’ **Safe Abstractions**: Dangerous operations are wrapped with clear and minimal unsafe blocks.
//! - âš™ï¸ **Bare-metal Control**: Direct access to CPU features like MSRs, CRs, and x86 instructions via the `x86` crate.
//! - ðŸ§© **Modular & Extensible**: Clean separation of responsibilities between this crate and the kernel module interface.
use crate::vmcs::VmcsField;
use core::{arch::asm, ops::Add, ptr};
use x86::{
    controlregs::{Cr0, Cr4, cr0, cr0_write, cr4, cr4_write},
    current::{
        paging::BASE_PAGE_SIZE,
        vmx::{vmxoff, vmxon},
    },
    dtables, msr,
    msr::{
        IA32_VMX_CR0_FIXED0, IA32_VMX_CR0_FIXED1, IA32_VMX_CR4_FIXED0, IA32_VMX_CR4_FIXED1, rdmsr,
        wrmsr,
    },
    vmx::VmFail,
};

unsafe extern "C" {
    fn host_entrypoint();
}

unsafe extern "C" {
    fn _guest_first_entry() -> i32;
}

#[repr(C, packed)]
pub struct TssDescriptor {
    limit_low: u16,
    base_low: u16,
    base_middle: u8,
    access: u8,
    granularity: u8,
    base_high: u8,
    base_upper: u32,
    reserved: u32,
}

/// Represents the possible errors encountered during hypervisor initialization.
///
/// Each variant maps to a unique integer code and is designed to be easily
/// convertible to a C-compatible error code (`i32`). These codes are returned
/// from the exposed FFI interface to signal structured failures to the kernel module.
pub enum Error {
    /// The CPU does not support VMX operation.
    /// (CPUID.1:ECX[5] is not set)
    CpuNotSupported,
    /// The IA32_FEATURE_CONTROL MSR is locked and does not allow VMX outside SMX.
    VMXBIOSLock,
    /// The provided VMXON memory region is not 4KB aligned.
    MemoryIsNotAligned,
    /// VMXON failed and VM-instruction error was returned (VMfailValid).
    /// Indicates a specific failure code is available in VM-instruction error MSR.
    VmFailValid,
    /// VMXON failed and no further error information is available (VMfailInvalid).
    /// Likely indicates an incorrect setup of the VMXON region or control state.
    VmFailInvalid,
    Unknown(i32),
}

impl Error {
    pub fn repr(&self) -> i32 {
        match self {
            Error::CpuNotSupported => 10,
            Error::VMXBIOSLock => 20,
            Error::MemoryIsNotAligned => 30,
            Error::VmFailValid => 40,
            Error::VmFailInvalid => 41,
            Error::Unknown(code) => *code,
        }
    }
}

impl From<VmFail> for Error {
    fn from(value: VmFail) -> Self {
        match value {
            VmFail::VmFailValid => Self::VmFailValid,
            VmFail::VmFailInvalid => Self::VmFailInvalid,
        }
    }
}

/// Represents the default initialization of a VMXON region.
///
/// The `Default` implementation for `Vmxon` reads the `IA32_VMX_BASIC`
/// MSR to extract the VMCS revision identifier. This revision ID is
/// stored in the first 4 bytes of the VMXON region, and the remaining
/// memory is zeroed out as required by Intel's VMX specifications.
///
/// This structure is used to initialize VMX operation on Intel processors.
///
/// # Returns
///
/// Returns a properly initialized `Vmxon` structure that can be used
/// to enter VMX operation via the `VMXON` instruction.
impl Default for Vmxon {
    fn default() -> Self {
        let mut revision_id = unsafe { rdmsr(msr::IA32_VMX_BASIC) as u32 };
        revision_id &= !(1 << 31);
        Self {
            revision_id,
            data: [0u8; BASE_PAGE_SIZE - 4],
        }
    }
}

/// A 4KB-aligned memory structure used to enable VMX operation.
///
/// The `Vmxon` region is required by Intel processors to enter VMX root mode
/// and must meet strict alignment and initialization constraints:
///
/// - Must be exactly 4096 bytes in size.
/// - Must be aligned on a 4096-byte boundary.
/// - The first 4 bytes must contain the VMCS revision ID from `IA32_VMX_BASIC`.
/// - The remaining bytes must be zeroed.
///
/// This struct is laid out in C-compatible format to match hardware expectations.
///
/// # Safety
///
/// This structure must reside in physically contiguous, non-paged memory
/// for correct operation of VMXON. Improper initialization or alignment
/// will result in `VMFailInvalid` or `VMFailValid` errors when issuing the instruction.
#[repr(C, align(4096))]
#[derive(Clone)]
pub struct Vmxon {
    /// The VMCS revision identifier required by the VMXON instruction.
    pub revision_id: u32,
    /// A padding array zeroed to meet the expected 4KB total size.
    pub data: [u8; BASE_PAGE_SIZE - 4],
}

/// A minimal hypervisor structure that holds VMX state.
///
/// The `Hypervisor` struct encapsulates the necessary data required
/// to manage VMX root mode operation on Intel CPUs. Currently, it includes
/// only the `Vmxon` region, which is required to enter VMX operation via the `VMXON` instruction.
///
/// This structure acts as the entry point for managing virtualization lifecycle
/// and can be extended in future stages (in its own module) to include VMCS structures, control state,
/// and guest/host context information.
pub struct Hypervisor {
    /// A properly aligned and initialized `Vmxon` structure used to enable VMX.
    pub vmxon: Vmxon,
}

impl Hypervisor {
    /// Checks if a given address is 4KB page-aligned.
    ///
    /// # Arguments
    ///
    /// * `n` - The address to check.
    ///
    /// # Returns
    ///
    /// `true` if the address is 4KB-aligned, `false` otherwise.
    const fn is_page_aligned(&self, n: u64) -> bool {
        n & 0xfff == 0
    }

    /// Enables VMX operation by writing to the VMXON region and executing the `VMXON` instruction.
    ///
    /// # Arguments
    ///
    /// * `virt` - Pointer to the virtual memory location of the VMXON region.
    /// * `phys` - Physical address of the VMXON region.
    ///
    /// # Returns
    ///
    /// `Ok(())` if VMX is successfully enabled, or an `Error` variant if something fails.
    pub fn enable(&self, virt: *mut u32, phys: u64) -> Result<(), Error> {
        if !self.is_page_aligned(virt as u64) {
            return Err(Error::MemoryIsNotAligned);
        }
        if !self.is_page_aligned(phys) {
            return Err(Error::MemoryIsNotAligned);
        }
        unsafe {
            //ptr::write(virt as *mut Vmxon, self.vmxon.clone()); // Relocation error with my
            // compiler but should work
            ptr::write(virt, self.vmxon.revision_id);
            vmxon(phys)?;
        }
        Ok(())
    }

    pub fn disable(&self) -> Result<(), Error> {
        unsafe {
            vmxoff()?;
        }
        Ok(())
    }

    fn vmwrite(&self, field: VmcsField, value: u64) -> Result<(), Error> {
        unsafe {
            x86::bits64::vmx::vmwrite(field as u32, value)?;
        }
        Ok(())
    }

    fn vmread(&self, field: VmcsField) -> Result<u64, Error> {
        unsafe { x86::bits64::vmx::vmread(field as u32).map_err(Into::into) }
    }

    fn init_host_state(&self, stack_top: u64) -> Result<(), Error> {
        let cr0 = unsafe { x86::controlregs::cr0() }.bits() as u64;
        let cr3 = unsafe { x86::controlregs::cr3() };
        let cr4 = unsafe { x86::controlregs::cr4() }.bits() as u64;
        self.vmwrite(VmcsField::HostCr0, cr0)?;
        self.vmwrite(VmcsField::HostCr3, cr3)?;
        self.vmwrite(VmcsField::HostCr4, cr4)?;

        self.vmwrite(
            VmcsField::HostCsSelector,
            u64::from(x86::segmentation::cs().bits()),
        )?;
        self.vmwrite(
            VmcsField::HostDsSelector,
            u64::from(x86::segmentation::ds().bits()),
        )?;
        self.vmwrite(
            VmcsField::HostEsSelector,
            u64::from(x86::segmentation::es().bits()),
        )?;
        self.vmwrite(
            VmcsField::HostFsSelector,
            u64::from(x86::segmentation::fs().bits()),
        )?;
        self.vmwrite(
            VmcsField::HostGsSelector,
            u64::from(x86::segmentation::gs().bits()),
        )?;
        self.vmwrite(
            VmcsField::HostSsSelector,
            u64::from(x86::segmentation::ss().bits()),
        )?;

        let tr: u16;
        unsafe {
            asm!("str {}", out(reg) tr);
        }
        self.vmwrite(VmcsField::HostTrSelector, tr as u64)?;

        let mut idtr: dtables::DescriptorTablePointer<u64> = Default::default();
        unsafe {
            dtables::sidt(&mut idtr);
        }
        self.vmwrite(VmcsField::HostIdtrBase, idtr.base as u64)?;

        let host_fs_base = unsafe { msr::rdmsr(msr::IA32_FS_BASE) };
        self.vmwrite(VmcsField::HostFsBase, host_fs_base)?;

        let mut gdt_ptr: x86::dtables::DescriptorTablePointer<u64> = Default::default();
        unsafe {
            x86::dtables::sgdt(&mut gdt_ptr);
        }
        let gdt_base = gdt_ptr.base as *const TssDescriptor;
        let tr_index = (tr >> 3) as isize;
        let tss_desc = unsafe { &*gdt_base.offset(tr_index) };
        let tss_base = (tss_desc.base_low as u64)
            | ((tss_desc.base_middle as u64) << 16)
            | ((tss_desc.base_high as u64) << 24)
            | ((tss_desc.base_upper as u64) << 32);

        self.vmwrite(VmcsField::HostTrBase, tss_base)?;

        self.vmwrite(VmcsField::HostGdtrBase, gdt_ptr.base as u64)?;

        let host_gs_base = unsafe { msr::rdmsr(msr::IA32_GS_BASE) };
        self.vmwrite(VmcsField::HostGsBase, host_gs_base)?;

        self.vmwrite(VmcsField::HostRsp, stack_top)?;
        self.vmwrite(VmcsField::HostRip, host_entrypoint as usize as u64)?;
        Ok(())
    }

    fn init_guest_state(&self) -> Result<(), Error> {
        let cr0 = unsafe { x86::controlregs::cr0() }.bits() as u64;
        let cr3 = unsafe { x86::controlregs::cr3() };
        let cr4 = unsafe { x86::controlregs::cr4() }.bits() as u64;
        self.vmwrite(VmcsField::GuestCr0, cr0)?;
        self.vmwrite(VmcsField::GuestCr3, cr3)?;
        self.vmwrite(VmcsField::GuestCr4, cr4)?;
        let guest_debug = unsafe { x86::msr::rdmsr(x86::msr::IA32_DEBUGCTL) };
        self.vmwrite(VmcsField::GuestIA32Debugctl, guest_debug)?;

        let cs = x86::segmentation::cs().bits();
        let ds = x86::segmentation::ds().bits();
        let es = x86::segmentation::es().bits();
        let fs = x86::segmentation::fs().bits();
        let gs = x86::segmentation::gs().bits();
        let ss = x86::segmentation::ss().bits();

        self.vmwrite(VmcsField::GuestCsSelector, cs as u64)?;
        self.vmwrite(VmcsField::GuestCsBase, 0)?;
        self.vmwrite(VmcsField::GuestCsLimit, 0xFFFF)?;
        self.vmwrite(VmcsField::GuestCsArBytes, 0x9B)?;

        self.vmwrite(VmcsField::GuestDsSelector, ds as u64)?;
        self.vmwrite(VmcsField::GuestDsBase, 0)?;
        self.vmwrite(VmcsField::GuestDsLimit, 0xFFFF)?;
        self.vmwrite(VmcsField::GuestDsArBytes, 0x93)?;

        self.vmwrite(VmcsField::GuestEsSelector, es as u64)?;
        self.vmwrite(VmcsField::GuestEsBase, 0)?;
        self.vmwrite(VmcsField::GuestEsLimit, 0xFFFF)?;
        self.vmwrite(VmcsField::GuestEsArBytes, 0x93)?;

        self.vmwrite(VmcsField::GuestFsSelector, fs as u64)?;
        self.vmwrite(VmcsField::GuestFsBase, 0)?;
        self.vmwrite(VmcsField::GuestFsLimit, 0xFFFF)?;
        self.vmwrite(VmcsField::GuestFsArBytes, 0x93)?;

        self.vmwrite(VmcsField::GuestGsSelector, gs as u64)?;
        self.vmwrite(VmcsField::GuestGsBase, 0)?;
        self.vmwrite(VmcsField::GuestGsLimit, 0xFFFF)?;
        self.vmwrite(VmcsField::GuestGsArBytes, 0x93)?;

        self.vmwrite(VmcsField::GuestSsSelector, ss as u64)?;
        self.vmwrite(VmcsField::GuestSsBase, 0)?;
        self.vmwrite(VmcsField::GuestSsLimit, 0xFFFF)?;
        self.vmwrite(VmcsField::GuestSsArBytes, 0x93)?;

        let mut gdt_ptr: x86::dtables::DescriptorTablePointer<u64> = Default::default();
        unsafe { x86::dtables::sgdt(&mut gdt_ptr) };

        let tr: u16;
        unsafe {
            core::arch::asm!("str {}", out(reg) tr);
        }

        let gdt_base = gdt_ptr.base as *const TssDescriptor;
        let tr_index = (tr >> 3) as isize;
        let tss_desc = unsafe { &*gdt_base.offset(tr_index) };
        let tss_base = (tss_desc.base_low as u64)
            | ((tss_desc.base_middle as u64) << 16)
            | ((tss_desc.base_high as u64) << 24)
            | ((tss_desc.base_upper as u64) << 32);

        self.vmwrite(VmcsField::GuestTrSelector, tr as u64)?;
        self.vmwrite(VmcsField::GuestTrBase, tss_base)?;
        self.vmwrite(VmcsField::GuestTrLimit, 0xFFFF)?;
        self.vmwrite(VmcsField::GuestTrArBytes, 0x8B)?;
        self.vmwrite(VmcsField::GuestGdtrBase, gdt_ptr.base as u64)?;

        let mut idtr: x86::dtables::DescriptorTablePointer<u64> = Default::default();
        unsafe { x86::dtables::sidt(&mut idtr) };
        self.vmwrite(VmcsField::GuestIdtrBase, idtr.base as u64)?;

        let guest_fs_base = unsafe { x86::msr::rdmsr(x86::msr::IA32_FS_BASE) };
        let guest_gs_base = unsafe { x86::msr::rdmsr(x86::msr::IA32_GS_BASE) };

        self.vmwrite(VmcsField::GuestFsBase, guest_fs_base)?;
        self.vmwrite(VmcsField::GuestGsBase, guest_gs_base)?;
        self.vmwrite(VmcsField::GuestRFlags, 0x2)?;

        Ok(())
    }

    fn adjust_control(&self, msr: u32, control: u64) -> u64 {
        let value = unsafe { msr::rdmsr(msr) };
        let fixed0 = value as u32;
        let fixed1 = (value >> 32) as u32;

        u64::from((fixed0 | control as u32) & fixed1)
    }

    fn init_vm_control(&self) -> Result<(), Error> {
        const CPU_BASED_HLT_EXITING: u64 = 1 << 7;
        const CPU_BASED_CPUID_EXITING: u64 = 1 << 21;
        const PIN_BASED_EXT_INTR_EXITING: u64 = 1 << 0;

        let pin_based_ctls =
            self.adjust_control(msr::IA32_VMX_PINBASED_CTLS, PIN_BASED_EXT_INTR_EXITING);
        self.vmwrite(VmcsField::PinBasedVmExecControl, pin_based_ctls)?;

        let cpu_based_ctls_raw = CPU_BASED_HLT_EXITING | CPU_BASED_CPUID_EXITING;
        let cpu_based_ctls = self.adjust_control(msr::IA32_VMX_PROCBASED_CTLS, cpu_based_ctls_raw);
        self.vmwrite(VmcsField::CpuBasedVmExecControl, cpu_based_ctls)?;

        let procbased_ctls2 = if cpu_based_ctls & (1 << 31) != 0 {
            self.adjust_control(msr::IA32_VMX_PROCBASED_CTLS2, 0)
        } else {
            0
        };
        self.vmwrite(VmcsField::SecondaryVmExecControl, procbased_ctls2)?;

        let exit_controls = self.adjust_control(msr::IA32_VMX_EXIT_CTLS, 1 << 9);
        self.vmwrite(VmcsField::VmExitControls, exit_controls)?;

        let entry_controls = self.adjust_control(msr::IA32_VMX_ENTRY_CTLS, 1 << 9);
        self.vmwrite(VmcsField::VmEntryControls, entry_controls)?;
        Ok(())
    }

    pub fn load_vm(&self, virt: *mut u32, phys: u64, stack_top: u64) -> Result<(), Error> {
        if !self.is_page_aligned(virt as u64) {
            return Err(Error::MemoryIsNotAligned);
        }
        if !self.is_page_aligned(phys) {
            return Err(Error::MemoryIsNotAligned);
        }
        unsafe {
            ptr::write(virt, self.vmxon.revision_id);
            x86::bits64::vmx::vmclear(phys)?;
            x86::bits64::vmx::vmptrld(phys)?;
        }
        self.init_vm_control()?;
        self.init_host_state(stack_top)?;
        self.init_guest_state()?;

        let guest_first_entry_result = unsafe { _guest_first_entry() };
        match guest_first_entry_result {
            0 => Ok(()),
            _ => {
                if let Ok(e) = self.vmread(VmcsField::VmInstructionError) {
                    Err(Error::Unknown(e as i32))
                } else {
                    Err(Error::Unknown(98))
                }
            }
        }?;

        Ok(())
    }
}

#[unsafe(no_mangle)]
pub extern "C" fn handle_vm_exit() {
    unsafe {
        let reason = x86::current::vmx::vmread(VmcsField::VmExitReason as u32).unwrap_or(0);
        let qualification =
            x86::current::vmx::vmread(VmcsField::ExitQualification as u32).unwrap_or(0);
        let guest_rip = x86::current::vmx::vmread(VmcsField::GuestRip as u32).unwrap_or(0);
        if reason & 0xffff == 12 {
            let instr_len =
                x86::current::vmx::vmread(VmcsField::VmExitInstructionLen as u32).unwrap_or(0);
            x86::current::vmx::vmwrite(VmcsField::GuestRip as u32, guest_rip + instr_len).ok();
        }
    }
}

#[unsafe(no_mangle)]
pub extern "C" fn vmresume_failure() {}

impl Drop for Hypervisor {
    fn drop(&mut self) {
        let _ = self.disable();
    }
}

impl Default for Hypervisor {
    fn default() -> Self {
        Self {
            vmxon: Default::default(),
        }
    }
}

pub struct HypervisorBuilder {}

impl HypervisorBuilder {
    pub fn build() -> Result<Hypervisor, Error> {
        if Self::can_vmx() {
            Self::set_lock()?;
            Self::set_cr0();
            Self::set_cr4();
            Ok(Hypervisor::default())
        } else {
            Err(Error::CpuNotSupported)
        }
    }

    /// Checks whether the current CPU supports Intel VT-x (VMX) and is a hypervisor is running.
    fn can_vmx() -> bool {
        const CPUID_PROCESSOR_INFO: u32 = 0x1;
        const VMX_AVAILABLE_BIT: u32 = 1 << 5;
        let result = unsafe { core::arch::x86_64::__cpuid(CPUID_PROCESSOR_INFO) };
        result.ecx & VMX_AVAILABLE_BIT != 0
    }

    /// Sets the CR4 control register with VMX-compatible values.
    ///
    /// This function configures the `CR4` (Control Register 4) according to the
    /// Intel VMX requirements. Specifically, it uses the model-specific registers (MSRs)
    /// `IA32_VMX_CR4_FIXED0` and `IA32_VMX_CR4_FIXED1` to determine the fixed bits that
    /// must be set or cleared when enabling VMX operation.
    ///
    /// The logic works as follows:
    /// - `fixed0` indicates which bits **must be set to 1** in CR4.
    /// - `fixed1` indicates which bits **can be set to 1**; bits set to 0 here must be 0 in CR4.
    ///
    /// The function:
    /// 1. Reads the current value of CR4.
    /// 2. Ensures all bits required by `fixed0` are set.
    /// 3. Ensures any bits not allowed by `fixed1` are cleared.
    /// 4. Writes the sanitized value back to CR4.
    fn set_cr4() {
        let fixed0 = unsafe { msr::rdmsr(msr::IA32_VMX_CR4_FIXED0) };
        let fixed1 = unsafe { msr::rdmsr(msr::IA32_VMX_CR4_FIXED1) };
        let mut cr4 = unsafe { x86::controlregs::cr4() };
        cr4 |= x86::controlregs::Cr4::from_bits_truncate(fixed0 as usize);
        cr4 &= x86::controlregs::Cr4::from_bits_truncate(fixed1 as usize);
        unsafe {
            x86::controlregs::cr4_write(cr4);
        }
    }

    /// Sets the CR0 control register with VMX-compliant values.
    ///
    /// This function configures the `CR0` (Control Register 0) to satisfy Intel's
    /// requirements for enabling VMX (Virtual Machine Extensions). According to
    /// the Intel SDM, certain bits in CR0 must have fixed values before executing
    /// the `VMXON` instruction.
    ///
    /// It reads two model-specific registers (MSRs):
    /// - `IA32_VMX_CR0_FIXED0`: Bits that **must be set to 1**.
    /// - `IA32_VMX_CR0_FIXED1`: Bits that **must be allowed to be 1** (i.e., any 0s must be cleared).
    ///
    /// The function:
    /// 1. Reads the current CR0 value.
    /// 2. ORs in bits required to be 1 (from `FIXED0`).
    /// 3. ANDs out bits not allowed to be 1 (from `FIXED1`).
    /// 4. Writes the final value back to CR0.
    fn set_cr0() {
        let fixed0 = unsafe { msr::rdmsr(msr::IA32_VMX_CR0_FIXED0) };
        let fixed1 = unsafe { msr::rdmsr(msr::IA32_VMX_CR0_FIXED1) };
        let mut cr0 = unsafe { x86::controlregs::cr0() };
        cr0 |= x86::controlregs::Cr0::from_bits_truncate(fixed0 as usize);
        cr0 &= x86::controlregs::Cr0::from_bits_truncate(fixed1 as usize);
        unsafe {
            x86::controlregs::cr0_write(cr0);
        }
    }

    /// Sets the lock bit in the IA32_FEATURE_CONTROL MSR to enable and lock VMX settings.
    ///
    /// The IA32_FEATURE_CONTROL MSR is used to control certain CPU features related to VMX (Virtual Machine Extensions)
    /// and SMX (Secure Mode Extensions). This function ensures that:
    /// 1. The **lock bit** is set, which prevents further modifications to the MSR once the lock is applied.
    /// 2. The **VMX-enabled outside SMX bit** is also set, which allows the VMX operation outside of SMX mode.
    ///
    /// The function performs the following checks and actions:
    /// - If the lock bit is not set, it sets both the lock bit and the VMX-enabled outside SMX bit, then writes the updated
    ///   value back to the IA32_FEATURE_CONTROL MSR.
    /// - If the lock bit is already set but the VMX-enabled outside SMX bit is not set, the function returns an error
    ///   (`Error::VMXBIOSLock`), indicating that the system is locked but the necessary configuration for VMX is not enabled.
    /// - If the lock bit is already set and the VMX-enabled outside SMX bit is also set, the function does nothing and returns success.
    ///
    /// # Returns
    /// - `Ok(())`: If the lock bit is set successfully or if the configuration is already correct.
    /// - `Err(Error::VMXBIOSLock)`: If the lock bit is set, but VMX is not enabled outside of SMX, preventing the hypervisor from starting.
    pub fn set_lock() -> Result<(), Error> {
        let mut control = unsafe { msr::rdmsr(msr::IA32_FEATURE_CONTROL) };
        const IA32_FEATURE_CONTROL_LOCK_BIT: u64 = 1 << 0;
        const IA32_FEATURE_CONTROL_VMX_ENABLED_OUTSIDE_SMX_BIT: u64 = 1 << 2;
        if (control & IA32_FEATURE_CONTROL_LOCK_BIT) == 0 {
            control |=
                IA32_FEATURE_CONTROL_VMX_ENABLED_OUTSIDE_SMX_BIT | IA32_FEATURE_CONTROL_LOCK_BIT;
            unsafe { wrmsr(msr::IA32_FEATURE_CONTROL, control) };
            return Ok(());
        } else if (control & IA32_FEATURE_CONTROL_VMX_ENABLED_OUTSIDE_SMX_BIT) == 0 {
            return Err(Error::VMXBIOSLock);
        }
        Ok(())
    }

    pub fn set_long_mode() -> Result<(), Error> {
        unsafe {
            let mut current_cr4 = cr4();
            current_cr4.insert(Cr4::CR4_ENABLE_PAE);
            cr4_write(current_cr4);

            let mut efer = msr::rdmsr(msr::IA32_EFER);
            efer |= 1 << 8;
            msr::wrmsr(msr::IA32_EFER, efer);

            //cr3_write(pml4_phys_addr);

            let mut current_cr0 = cr0();
            current_cr0.insert(Cr0::CR0_ENABLE_PAGING);
            current_cr0.insert(Cr0::CR0_PROTECTED_MODE);
            cr0_write(current_cr0);
        }
        Ok(())
    }
}
