// Seed: 705760575
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1[1==""] = id_0 ? 1 : 1 >= id_0;
  logic id_2, id_3;
endmodule
