Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Mar 14 08:42:04 2025
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_control_sets_placed.rpt
| Design       : VGA
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              13 |            5 |
| Yes          | No                    | No                     |              42 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+---------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------+---------------------+------------------+----------------+--------------+
|  aux_BUFG      |                     | U1/HSYNC0           |                1 |              1 |         1.00 |
|  aux_BUFG      |                     | U1/VSYNC0           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                     | reset_IBUF          |                1 |              2 |         2.00 |
|  aux_BUFG      |                     |                     |                3 |              4 |         1.33 |
|  aux_BUFG      | U1/R[3]_i_2_n_0     | U1/R[3]_i_1_n_0     |                2 |              8 |         4.00 |
|  aux_BUFG      | U1/SQ_Y2            |                     |                3 |             10 |         3.33 |
|  aux_BUFG      | U1/HPOS[10]_i_1_n_0 | U1/VPOS             |                4 |             10 |         2.50 |
|  aux_BUFG      | U1/SQ_X2            |                     |                3 |             10 |         3.33 |
|  aux_BUFG      |                     | U1/HPOS[10]_i_1_n_0 |                3 |             11 |         3.67 |
|  aux_BUFG      | U1/SQ_X1            |                     |                5 |             11 |         2.20 |
|  aux_BUFG      | U1/SQ_Y1            |                     |                4 |             11 |         2.75 |
+----------------+---------------------+---------------------+------------------+----------------+--------------+


