<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/csb337/include/at91rm9200_pmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_171366002c5a4d97665251a98ebfe9f3.html">csb337</a></li><li class="navelem"><a class="el" href="dir_6e97ed9975d891b22e0f4cc87040245e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">at91rm9200_pmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="at91rm9200__pmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * AT91RM9200 Power Management and Clock definitions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (c) 2002 by Cogent Computer Systems</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Written by Mike Kelly &lt;mike@cogcomp.com&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef __AT91RM9200_PMC_H__</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define __AT91RM9200_PMC_H__</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="bits_8h.html">bits.h</a>&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/***********************************************************************</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *       Power Management and Clock Control Register Offsets</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ***********************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keywordtype">int</span> at91rm9200_get_mainclk(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keywordtype">int</span> at91rm9200_get_slck(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keywordtype">int</span> at91rm9200_get_mck(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define PMC_SCER  0x00    </span><span class="comment">/* System Clock Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define PMC_SCDR  0x04    </span><span class="comment">/* System Clock Disable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define PMC_SCSR  0x08    </span><span class="comment">/* System Clock Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define PMC_PCER  0x10    </span><span class="comment">/* Peripheral Clock Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define PMC_PCDR  0x14    </span><span class="comment">/* Peripheral Clock Disable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define PMC_PCSR  0x18    </span><span class="comment">/* Peripheral Clock Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define PMC_MOR   0x20    </span><span class="comment">/* Main Oscillator Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define PMC_MCFR  0x24    </span><span class="comment">/* Main Clock  Frequency Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define PMC_PLLAR       0x28    </span><span class="comment">/* PLL A Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define PMC_PLLBR       0x2C    </span><span class="comment">/* PLL B Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define PMC_MCKR  0x30    </span><span class="comment">/* Master Clock Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define PMC_PCKR0       0x40    </span><span class="comment">/* Programmable Clock Register 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define PMC_PCKR1       0x44    </span><span class="comment">/* Programmable Clock Register 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define PMC_PCKR2       0x48    </span><span class="comment">/* Programmable Clock Register 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define PMC_PCKR3       0x4C    </span><span class="comment">/* Programmable Clock Register 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define PMC_PCKR4       0x50    </span><span class="comment">/* Programmable Clock Register 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define PMC_PCKR5       0x54    </span><span class="comment">/* Programmable Clock Register 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define PMC_PCKR6       0x58    </span><span class="comment">/* Programmable Clock Register 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define PMC_PCKR7       0x5C    </span><span class="comment">/* Programmable Clock Register 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define PMC_IER   0x60    </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define PMC_IDR   0x64    </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define PMC_SR    0x68    </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define PMC_IMR   0x6C    </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* Bit Defines */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* PMC_SCDR - System Clock Disable Register */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* PMC_SCSR - System Clock Status Register */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* PMC_SCER - System Clock Enable Register */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define PMC_SCR_PCK7        BIT15</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define PMC_SCR_PCK6        BIT14</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define PMC_SCR_PCK5        BIT13</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define PMC_SCR_PCK4        BIT12</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define PMC_SCR_PCK3        BIT11</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define PMC_SCR_PCK2        BIT10</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define PMC_SCR_PCK1        BIT9</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define PMC_SCR_PCK0        BIT8</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define PMC_SCR_UHP           BIT4</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define PMC_SCR_MCKUDP      BIT2</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define PMC_SCR_UDP         BIT1</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define PMC_SCR_PCK         BIT0</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* PMC_PCER - Peripheral Clock Enable Register */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* PMC_PCDR - Peripheral Clock Disable Register */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/* PMC_PCSR - Peripheral Clock Status Register */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_EMAC    BIT24     </span><span class="comment">/* Ethernet Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_UHP     BIT23     </span><span class="comment">/* USB Host Ports Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_TC5     BIT22     </span><span class="comment">/* Timer/Counter 5 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_TC4     BIT21     </span><span class="comment">/* Timer/Counter 4 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_TC3     BIT20     </span><span class="comment">/* Timer/Counter 3 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_TC2     BIT19     </span><span class="comment">/* Timer/Counter 2 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_TC1     BIT18     </span><span class="comment">/* Timer/Counter 1 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_TC0     BIT17     </span><span class="comment">/* Timer/Counter 0 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_SSC2    BIT16     </span><span class="comment">/* Synchronous Serial 2 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_SSC1    BIT15     </span><span class="comment">/* Synchronous Serial 1 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_SSC0    BIT14     </span><span class="comment">/* Synchronous Serial 0 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_SPI     BIT13     </span><span class="comment">/* Serial Peripheral Interface Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_TWI     BIT12     </span><span class="comment">/* Two-Wire Interface Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_UDP     BIT11     </span><span class="comment">/* USB Device Port Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_MCI     BIT10     </span><span class="comment">/* MMC/SD Card Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_US3     BIT9      </span><span class="comment">/* USART 3 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_US2     BIT8      </span><span class="comment">/* USART 2 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_US1     BIT7      </span><span class="comment">/* USART 1 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_US0     BIT6      </span><span class="comment">/* USART 0 Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_PIOD    BIT5      </span><span class="comment">/* Parallel I/O D Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_PIOC    BIT4      </span><span class="comment">/* Parallel I/O C Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_PIOB    BIT3      </span><span class="comment">/* Parallel I/O B Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define PMC_PCR_PID_PIOA    BIT2      </span><span class="comment">/* Parallel I/O A Peripheral Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* PMC_MOR - Main Oscillator Register */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define PMC_MOR_MOSCEN      BIT0</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* PMC_MCFR - Main Clock  Frequency Register */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define PMC_MCFR_MAINRDY    BIT16</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* PMC_PLLAR - PLL A Register */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define PMC_PLLAR_MUST_SET        BIT29           </span><span class="comment">/* This bit must be set according to the docs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define PMC_PLLAR_MUL(_x_)        ((_x_ &amp; 0x7ff) &lt;&lt; 16)   </span><span class="comment">/* Multiplier    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define PMC_PLLAR_MUL_MASK        (0x7ff &lt;&lt; 16)   </span><span class="comment">/* Multiplier mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define PMC_PLLAR_OUT_80_160    (0 &lt;&lt; 14)             </span><span class="comment">/* select when PLL frequency is 80-160 Mhz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define PMC_PLLAR_OUT_150_240   (2 &lt;&lt; 14)             </span><span class="comment">/* select when PLL frequency is 150-240 Mhz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define PMC_PLLAR_DIV(_x_)        ((_x_ &amp; 0xff) &lt;&lt; 0)       </span><span class="comment">/* Divider */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define PMC_PLLAR_DIV_MASK        (0xff)    </span><span class="comment">/* Divider mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* PMC_PLLBR - PLL B Register */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define PMC_PLLBR_USB_96M         BIT28           </span><span class="comment">/* Set when PLL is 96Mhz to divide it by 2 for USB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define PMC_PLLBR_MUL(_x_)        ((_x_ &amp; 0x7ff) &lt;&lt; 16)   </span><span class="comment">/* Multiplier    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define PMC_PLLBR_MUL_MASK      (0x7ff &lt;&lt; 16)   </span><span class="comment">/* Multiplier mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define PMC_PLLBR_OUT_80_160    (0 &lt;&lt; 14)         </span><span class="comment">/* select when PLL frequency is 80-160 Mhz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define PMC_PLLBR_OUT_150_240   (2 &lt;&lt; 14)        </span><span class="comment">/* select when PLL frequency is 150-240 Mhz */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define PMC_PLLBR_DIV(_x_)      ((_x_ &amp; 0xff) &lt;&lt; 0)       </span><span class="comment">/* Divider */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define PMC_PLLBR_DIV_MASK      (0xff)    </span><span class="comment">/* Divider mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* PMC_MCKR - Master Clock Register */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define PMC_MCKR_MDIV_MASK      (3 &lt;&lt; 8)        </span><span class="comment">/* for masking out the MDIV field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define PMC_MCKR_MDIV_1     (0 &lt;&lt; 8)        </span><span class="comment">/* MCK = Core/1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define PMC_MCKR_MDIV_2     (1 &lt;&lt; 8)        </span><span class="comment">/* MCK = Core/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define PMC_MCKR_MDIV_3     (2 &lt;&lt; 8)        </span><span class="comment">/* MCK = Core/3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define PMC_MCKR_MDIV_4     (3 &lt;&lt; 8)        </span><span class="comment">/* MCK = Core/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define PMC_MCKR_PRES_MASK        (7 &lt;&lt; 2)        </span><span class="comment">/* for masking out the PRES field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define PMC_MCKR_PRES_1     (0 &lt;&lt; 2)        </span><span class="comment">/* Core = CSS/1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define PMC_MCKR_PRES_2     (1 &lt;&lt; 2)        </span><span class="comment">/* Core = CSS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define PMC_MCKR_PRES_4     (2 &lt;&lt; 2)        </span><span class="comment">/* Core = CSS/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define PMC_MCKR_PRES_8     (3 &lt;&lt; 2)        </span><span class="comment">/* Core = CSS/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define PMC_MCKR_PRES_16    (4 &lt;&lt; 2)        </span><span class="comment">/* Core = CSS/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define PMC_MCKR_PRES_32    (5 &lt;&lt; 2)        </span><span class="comment">/* Core = CSS/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define PMC_MCKR_PRES_64    (6 &lt;&lt; 2)        </span><span class="comment">/* Core = CSS/64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define PMC_MCKR_CSS_MASK         (3 &lt;&lt; 0)        </span><span class="comment">/* for masking out the CSS field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define PMC_MCKR_CSS_SLOW         (0 &lt;&lt; 0)        </span><span class="comment">/* Core Source = Slow Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define PMC_MCKR_CSS_MAIN         (1 &lt;&lt; 0)        </span><span class="comment">/* Core Source = Main Oscillator */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define PMC_MCKR_CSS_PLLA         (2 &lt;&lt; 0)        </span><span class="comment">/* Core Source = PLL A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define PMC_MCKR_CSS_PLLB         (3 &lt;&lt; 0)        </span><span class="comment">/* Core Source = PLL B */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* PMC_PCKR0 - 7 - Programmable Clock Register 0 */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define PMC_PCKR_PRES_1     (0 &lt;&lt; 2)        </span><span class="comment">/* Peripheral Clock = CSS/1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define PMC_PCKR_PRES_2     (1 &lt;&lt; 2)        </span><span class="comment">/* Peripheral Clock = CSS/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define PMC_PCKR_PRES_4     (2 &lt;&lt; 2)        </span><span class="comment">/* Peripheral Clock = CSS/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define PMC_PCKR_PRES_8     (3 &lt;&lt; 2)        </span><span class="comment">/* Peripheral Clock = CSS/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define PMC_PCKR_PRES_16    (4 &lt;&lt; 2)        </span><span class="comment">/* Peripheral Clock = CSS/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define PMC_PCKR_PRES_32    (5 &lt;&lt; 2)        </span><span class="comment">/* Peripheral Clock = CSS/32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define PMC_PCKR_PRES_64    (6 &lt;&lt; 2)        </span><span class="comment">/* Peripheral Clock = CSS/64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define PMC_PCKR_CSS_SLOW         (0 &lt;&lt; 0)        </span><span class="comment">/* Peripheral Clock Source = Slow Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define PMC_PCKR_CSS_MAIN         (1 &lt;&lt; 0)        </span><span class="comment">/* Peripheral Clock Source = Main Oscillator */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define PMC_PCKR_CSS_PLLA         (2 &lt;&lt; 0)        </span><span class="comment">/* Peripheral Clock Source = PLL A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define PMC_PCKR_CSS_PLLB         (3 &lt;&lt; 0)        </span><span class="comment">/* Peripheral Clock Source = PLL B */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* PMC_IER - Interrupt Enable Register */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* PMC_IDR - Interrupt Disable Register */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/* PMC_SR - Status Register */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* PMC_IMR - Interrupt Mask Register */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define PMC_INT_PCK7_RDY    BIT15</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define PMC_INT_PCK6_RDY    BIT14</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define PMC_INT_PCK5_RDY    BIT13</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define PMC_INT_PCK4_RDY    BIT12</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define PMC_INT_PCK3_RDY    BIT11</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define PMC_INT_PCK2_RDY    BIT10</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define PMC_INT_PCK1_RDY    BIT9</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define PMC_INT_PCK0_RDY    BIT8</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define PMC_INT_MCK_RDY     BIT3</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define PMC_INT_LOCKB       BIT2</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define PMC_INT_LCKA        BIT1</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define PMC_INT_MOSCS       BIT0</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="bits_8h_html"><div class="ttname"><a href="bits_8h.html">bits.h</a></div><div class="ttdoc">Contains Defined Bits.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
