
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/rv_timer/rtl/rv_timer_reg_pkg.sv Cov: 85% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Register Package auto-generated by `reggen` containing data structure</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">package rv_timer_reg_pkg;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Param list</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int N_HARTS = 1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int N_TIMERS = 1;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Typedefs for registers //</pre>
<pre style="margin:0; padding:0 ">  ////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre id="id18" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_reg2hw_ctrl_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [11:0] q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } prescale;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">      logic [7:0]  q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    } step;</pre>
<pre id="id27" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_reg2hw_cfg0_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id31" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_reg2hw_timer_v_lower0_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id35" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_reg2hw_timer_v_upper0_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id39" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_reg2hw_compare_lower0_0_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] q;</pre>
<pre id="id43" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_reg2hw_compare_upper0_0_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre id="id47" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_reg2hw_intr_enable0_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre id="id51" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_reg2hw_intr_state0_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        qe;</pre>
<pre id="id56" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_reg2hw_intr_test0_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        de;</pre>
<pre id="id62" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_hw2reg_timer_v_lower0_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic [31:0] d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        de;</pre>
<pre id="id67" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_hw2reg_timer_v_upper0_reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    logic        de;</pre>
<pre id="id72" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_hw2reg_intr_state0_mreg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Register to internal design logic //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_reg2hw_ctrl_mreg_t [0:0] ctrl; // [152:152]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_reg2hw_cfg0_reg_t cfg0; // [151:132]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_reg2hw_timer_v_lower0_reg_t timer_v_lower0; // [131:100]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_reg2hw_timer_v_upper0_reg_t timer_v_upper0; // [99:68]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_reg2hw_compare_lower0_0_reg_t compare_lower0_0; // [67:36]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_reg2hw_compare_upper0_0_reg_t compare_upper0_0; // [35:4]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_reg2hw_intr_enable0_mreg_t [0:0] intr_enable0; // [3:3]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_reg2hw_intr_state0_mreg_t [0:0] intr_state0; // [2:2]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_reg2hw_intr_test0_mreg_t [0:0] intr_test0; // [1:0]</pre>
<pre id="id88" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_reg2hw_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  // Internal design logic to register //</pre>
<pre style="margin:0; padding:0 ">  ///////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_hw2reg_timer_v_lower0_reg_t timer_v_lower0; // [67:36]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_hw2reg_timer_v_upper0_reg_t timer_v_upper0; // [35:4]</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    rv_timer_hw2reg_intr_state0_mreg_t [0:0] intr_state0; // [3:2]</pre>
<pre id="id97" style="background-color: #FFB6C1; margin:0; padding:0 ">  } rv_timer_hw2reg_t;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register Address</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [8:0] RV_TIMER_CTRL_OFFSET = 9'h 0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [8:0] RV_TIMER_CFG0_OFFSET = 9'h 100;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [8:0] RV_TIMER_TIMER_V_LOWER0_OFFSET = 9'h 104;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [8:0] RV_TIMER_TIMER_V_UPPER0_OFFSET = 9'h 108;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [8:0] RV_TIMER_COMPARE_LOWER0_0_OFFSET = 9'h 10c;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [8:0] RV_TIMER_COMPARE_UPPER0_0_OFFSET = 9'h 110;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [8:0] RV_TIMER_INTR_ENABLE0_OFFSET = 9'h 114;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [8:0] RV_TIMER_INTR_STATE0_OFFSET = 9'h 118;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [8:0] RV_TIMER_INTR_TEST0_OFFSET = 9'h 11c;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register Index</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  typedef enum int {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    RV_TIMER_CTRL,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    RV_TIMER_CFG0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    RV_TIMER_TIMER_V_LOWER0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    RV_TIMER_TIMER_V_UPPER0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    RV_TIMER_COMPARE_LOWER0_0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    RV_TIMER_COMPARE_UPPER0_0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    RV_TIMER_INTR_ENABLE0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    RV_TIMER_INTR_STATE0,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    RV_TIMER_INTR_TEST0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  } rv_timer_id_e;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Register width information to check illegal writes</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [3:0] RV_TIMER_PERMIT [9] = '{</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[0] RV_TIMER_CTRL</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0111, // index[1] RV_TIMER_CFG0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[2] RV_TIMER_TIMER_V_LOWER0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[3] RV_TIMER_TIMER_V_UPPER0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[4] RV_TIMER_COMPARE_LOWER0_0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 1111, // index[5] RV_TIMER_COMPARE_UPPER0_0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[6] RV_TIMER_INTR_ENABLE0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001, // index[7] RV_TIMER_INTR_STATE0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    4'b 0001  // index[8] RV_TIMER_INTR_TEST0</pre>
<pre style="margin:0; padding:0 ">  };</pre>
<pre style="margin:0; padding:0 ">endpackage</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
