// Seed: 3102009182
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1._id_2 = 0;
  assign id_4 = -1 || id_5#(
      .id_5(1),
      .id_1(-1),
      .id_5(1)
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd89,
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd6
) (
    output wor _id_0,
    input wand _id_1,
    input supply0 _id_2,
    output tri1 id_3,
    output wand id_4
);
  wire [1  ==  id_1 : id_2] id_6;
  logic id_7 = id_7[-1];
  logic [7:0] \id_8 [-1 : -1];
  assign \id_8 [-1] = \id_8 ;
  logic [id_1 : id_0] id_9;
  ;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_6,
      id_6,
      id_9
  );
endmodule
