/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az444-477
+ date
Wed Oct 25 22:19:45 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ sort
+ env
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1698272385
+ CACTUS_STARTTIME=1698272385
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Oct 25 2023 (22:08:51)
Run date:          Oct 25 2023 (22:19:46+0000)
Run host:          fv-az444-477.mvkj0dyzoqtu3fmr4yatzo1xtd.cx.internal.cloudapp.net (pid=134971)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az444-477
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7088112KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=97d99506-ccc8-6b46-9f51-8379440ebe1c, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1014-azure, OSVersion="#14~22.04.1-Ubuntu SMP Wed Sep 13 16:15:26 UTC 2023", HostName=fv-az444-477, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7088112KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#0, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#0, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00340843 sec
      iterations=10000000... time=0.0337827 sec
      iterations=100000000... time=0.33948 sec
      iterations=300000000... time=0.982747 sec
      iterations=600000000... time=1.9741 sec
      iterations=600000000... time=1.52577 sec
      result: 2.67659 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00329702 sec
      iterations=10000000... time=0.0339701 sec
      iterations=100000000... time=0.341387 sec
      iterations=300000000... time=1.04231 sec
      result: 9.21031 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00230102 sec
      iterations=10000000... time=0.0219929 sec
      iterations=100000000... time=0.232736 sec
      iterations=500000000... time=1.14976 sec
      result: 6.95799 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000155801 sec
      iterations=10000... time=0.00165351 sec
      iterations=100000... time=0.0169596 sec
      iterations=1000000... time=0.167849 sec
      iterations=7000000... time=1.15148 sec
      result: 1.64498 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000648606 sec
      iterations=10000... time=0.00491924 sec
      iterations=100000... time=0.0537543 sec
      iterations=1000000... time=0.537969 sec
      iterations=2000000... time=1.06908 sec
      result: 5.34541 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.99e-05 sec
      iterations=1000... time=0.000296702 sec
      iterations=10000... time=0.00340823 sec
      iterations=100000... time=0.0331868 sec
      iterations=1000000... time=0.326819 sec
      iterations=3000000... time=0.993735 sec
      iterations=6000000... time=1.96855 sec
      result: 74.9057 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.7e-06 sec
      iterations=10... time=5.33e-05 sec
      iterations=100... time=0.000531505 sec
      iterations=1000... time=0.00525664 sec
      iterations=10000... time=0.0539646 sec
      iterations=100000... time=0.548716 sec
      iterations=200000... time=1.11542 sec
      result: 35.2526 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.201e-06 sec
      iterations=10000... time=3.21e-05 sec
      iterations=100000... time=0.000309802 sec
      iterations=1000000... time=0.00323473 sec
      iterations=10000000... time=0.0334944 sec
      iterations=100000000... time=0.332718 sec
      iterations=300000000... time=0.967642 sec
      iterations=600000000... time=1.92211 sec
      result: 0.400439 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.28e-05 sec
      iterations=10000... time=0.000192902 sec
      iterations=100000... time=0.00192232 sec
      iterations=1000000... time=0.0197252 sec
      iterations=10000000... time=0.200951 sec
      iterations=50000000... time=1.05128 sec
      result: 2.6282 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.6e-06 sec
      iterations=100... time=3.29e-05 sec
      iterations=1000... time=0.000325303 sec
      iterations=10000... time=0.00335503 sec
      iterations=100000... time=0.0367217 sec
      iterations=1000000... time=0.364859 sec
      iterations=3000000... time=1.07796 sec
      result: 68.3961 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=1.01e-05 sec
      iterations=10... time=9.6201e-05 sec
      iterations=100... time=0.00105541 sec
      iterations=1000... time=0.00985128 sec
      iterations=10000... time=0.0984712 sec
      iterations=100000... time=0.995457 sec
      iterations=200000... time=1.98206 sec
      result: 19.8388 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.13e-05 sec
      iterations=10... time=0.000313903 sec
      iterations=100... time=0.00310083 sec
      iterations=1000... time=0.0313403 sec
      iterations=10000... time=0.331528 sec
      iterations=30000... time=0.997984 sec
      iterations=60000... time=2.05371 sec
      result: 0.0504843 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=3.03e-05 sec
      iterations=10... time=0.000831408 sec
      iterations=100... time=0.00902918 sec
      iterations=1000... time=0.0996748 sec
      iterations=10000... time=0.90471 sec
      iterations=20000... time=1.78032 sec
      result: 0.136683 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00714356 sec
      iterations=10... time=0.0702208 sec
      iterations=100... time=0.734479 sec
      iterations=200... time=1.44098 sec
      result: 0.341486 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00327793 sec
      iterations=10000000... time=0.0324287 sec
      iterations=100000000... time=0.338669 sec
      iterations=300000000... time=1.01624 sec
      iterations=300000000... time=0.740405 sec
      result: 2.17519 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00325378 sec
      iterations=10000000... time=0.0336616 sec
      iterations=100000000... time=0.346076 sec
      iterations=300000000... time=1.03722 sec
      result: 9.25555 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00217162 sec
      iterations=10000000... time=0.02239 sec
      iterations=100000000... time=0.225295 sec
      iterations=500000000... time=1.1312 sec
      result: 7.07212 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000155602 sec
      iterations=10000... time=0.00156511 sec
      iterations=100000... time=0.016723 sec
      iterations=1000000... time=0.161459 sec
      iterations=7000000... time=1.15457 sec
      result: 1.64938 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000557306 sec
      iterations=10000... time=0.00572425 sec
      iterations=100000... time=0.057766 sec
      iterations=1000000... time=0.601909 sec
      iterations=2000000... time=1.20006 sec
      result: 6.0003 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=3.1e-05 sec
      iterations=1000... time=0.000307654 sec
      iterations=10000... time=0.00310344 sec
      iterations=100000... time=0.0322636 sec
      iterations=1000000... time=0.327313 sec
      iterations=3000000... time=1.03593 sec
      result: 71.1706 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.101e-06 sec
      iterations=10... time=5.53e-05 sec
      iterations=100... time=0.000565257 sec
      iterations=1000... time=0.00580628 sec
      iterations=10000... time=0.0598944 sec
      iterations=100000... time=0.587234 sec
      iterations=200000... time=1.18653 sec
      result: 33.1401 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.75e-06 sec
      iterations=10000... time=3.135e-05 sec
      iterations=100000... time=0.000308703 sec
      iterations=1000000... time=0.00314078 sec
      iterations=10000000... time=0.0334211 sec
      iterations=100000000... time=0.344013 sec
      iterations=300000000... time=1.01264 sec
      result: 0.421933 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.2651e-05 sec
      iterations=10000... time=0.000217002 sec
      iterations=100000... time=0.00202602 sec
      iterations=1000000... time=0.0204816 sec
      iterations=10000000... time=0.212371 sec
      iterations=50000000... time=1.02663 sec
      result: 2.56658 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=4.95e-06 sec
      iterations=100... time=4.7051e-05 sec
      iterations=1000... time=0.000512955 sec
      iterations=10000... time=0.00532815 sec
      iterations=100000... time=0.0516621 sec
      iterations=1000000... time=0.508369 sec
      iterations=2000000... time=1.00758 sec
      result: 48.7822 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=9.75e-06 sec
      iterations=10... time=9.4251e-05 sec
      iterations=100... time=0.000939804 sec
      iterations=1000... time=0.00987084 sec
      iterations=10000... time=0.0974465 sec
      iterations=100000... time=0.984817 sec
      iterations=200000... time=1.99935 sec
      result: 19.6672 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.75e-06 sec
      iterations=10... time=2.73505e-05 sec
      iterations=100... time=0.000304001 sec
      iterations=1000... time=0.00291821 sec
      iterations=10000... time=0.0296131 sec
      iterations=100000... time=0.31176 sec
      iterations=400000... time=1.21071 sec
      result: 0.240851 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.28e-05 sec
      iterations=10... time=0.000130251 sec
      iterations=100... time=0.00150916 sec
      iterations=1000... time=0.0199776 sec
      iterations=10000... time=0.145862 sec
      iterations=80000... time=1.21045 sec
      result: 0.385444 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00269942 sec
      iterations=10... time=0.0209884 sec
      iterations=100... time=0.205255 sec
      iterations=500... time=1.06097 sec
      result: 1.15949 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Oct 25 22:20:48 UTC 2023
+ echo Done.
Done.
  Elapsed time: 62.3 s
