;;;
;;; `balsa-cells.net' 
;;; Balsa helper cells for example tech.
;;;
;;; 9 Aug 2001, Andrew Bardsley
;;;
;;; $Id: balsa-cells.net,v 1.8 2003/09/23 13:13:07 bardslea Exp $
;;;

(circuit "BALSA_UNREF"
	(ports
		("trigger" input 1)
		("write" input 64)
	)
	(nets
		("oldWrite" 64 assignable) 
	)
	(instances
		(shdl (assign "oldWrite" 0))
		(shdl-repeat
			(wait-until-rising "trigger")
			(call "BalsaRef" "write")
			(call "BalsaUnref" "oldWrite")
			(assign "oldWrite" "write")
			(wait-until-falling "trigger")
		)
	)
)

(circuit "BALSA_FA"
	(ports
		("nStart" input 1)
		("A" input 1)
		("B" input 1)
		("nCVi" input 1)
		("Ci" input 1)
		("nCVo" output 1)
		("Co" output 1)
		("sum" output 1)
	)
	(nets
		("start" 1)
		("ha" 1)
		("cv" 1)
	)
	(instances
		(instance "INV" ("start" "nStart"))
		(instance "NOR2" ("cv" "nStart" "nCVi"))
		(instance "NMUX2" ("nCVo" "start" "cv" "ha"))
		(instance "MUX2" ("Co" "A" "Ci" "ha"))
		(instance "XOR2" ("ha" "A" "B"))
		(instance "XOR2" ("sum" "ha" "Ci"))
	)
	(attributes
		(cell-type "helper")
	)
)

(circuit "BALSA_SELEM"
	(ports
		("Ar" input 1)
		("Aa" output 1)
		("Br" output 1)
		("Ba" input 1)
	)
	(nets
		("s" 1)
	)
	(instances
		(instance "AND2" ("Br" "Ar" "s"))
		(instance "NOR2" ("Aa" "Ba" "s"))
		(instance "NC2P" ("s" "Ar" "Ba"))
	)
	(attributes
		(cell-type "helper")
	)
)

(circuit "BALSA_TELEM"
	(ports
		("Ar" input 1)
		("Aa" output 1)
		("Br" output 1)
		("Ba" input 1)
	)
	(nets
		("s" 1)
	)
	(instances
		(instance "AND2" ("Br" "Ar" "s"))
		(instance "INV" ("s" "Aa"))
		(instance "C2N" ("Aa" "Ba" "Ar"))
	)
	(attributes
		(cell-type "helper")
	)
)

(circuit "BALSA_TELEMR"
	(ports
		("Ar" input 1)
		("Aa" output 1)
		("Br" output 1)
		("Ba" input 1)
		("initialise" input 1)
	)
	(nets
		("s" 1)
	)
	(instances
		(instance "AND2" ("Br" "Ar" "s"))
		(instance "INV" ("s" "Aa"))
		(instance "C2R" ("Aa" "Ba" "Ar" "initialise"))
	)
	(attributes
		(cell-type "helper")
		(global-ports "initialise")
	)
)

(circuit "BALSA_SRFF"
	(ports
		("s" input 1)
		("r" input 1)
		("q" output 1)
		("nq" output 1)
	)
    (nets
    )
    (instances
        (instance "NOR2" ("nq" "s" "q"))
        (instance "NOR2" ("q" "r" "nq"))
    )
	(attributes
		(cell-type "helper")
		(simulation-initialise
			("nq" 1)
		)
	)
)

;;; ---8<---

(circuit "AO21"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
    )
    (nets
        ("int_0n" 1)
    )
    (instances
        (instance "OR2" (("q" 0) ("i2" 0) ("int_0n" 0)))
        (instance "AND2" (("int_0n" 0) ("i0" 0) ("i1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "AO22"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
        ("i3" input 1)
    )
    (nets
        ("int_0n" 2)
    )
    (instances
        (instance "OR2" (("q" 0) ("int_0n" 0) ("int_0n" 1)))
        (instance "AND2" (("int_0n" 1) ("i2" 0) ("i3" 0)))
        (instance "AND2" (("int_0n" 0) ("i0" 0) ("i1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "AOI22"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
        ("i3" input 1)
    )
    (nets
        ("int_0n" 2)
    )
    (instances
        (instance "NOR2" (("q" 0) ("int_0n" 0) ("int_0n" 1)))
        (instance "AND2" (("int_0n" 1) ("i2" 0) ("i3" 0)))
        (instance "AND2" (("int_0n" 0) ("i0" 0) ("i1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "AO222"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
        ("i3" input 1)
        ("i4" input 1)
        ("i5" input 1)
    )
    (nets
        ("int_0n" 3)
    )
    (instances
        (instance "OR3" (("q" 0) ("int_0n" 0) ("int_0n" 1) ("int_0n" 2)))
        (instance "AND2" (("int_0n" 2) ("i4" 0) ("i5" 0)))
        (instance "AND2" (("int_0n" 1) ("i2" 0) ("i3" 0)))
        (instance "AND2" (("int_0n" 0) ("i0" 0) ("i1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "AOI222"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
        ("i3" input 1)
        ("i4" input 1)
        ("i5" input 1)
    )
    (nets
        ("int_0n" 3)
    )
    (instances
        (instance "NOR3" (("q" 0) ("int_0n" 0) ("int_0n" 1) ("int_0n" 2)))
        (instance "AND2" (("int_0n" 2) ("i4" 0) ("i5" 0)))
        (instance "AND2" (("int_0n" 1) ("i2" 0) ("i3" 0)))
        (instance "AND2" (("int_0n" 0) ("i0" 0) ("i1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "NC2"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
    )
    (nets
        ("nq_0n" 1)
    )
    (instances
        (instance "AOI222" (("q" 0) ("i0" 0) ("i1" 0) ("i0" 0) ("nq_0n" 0) ("i1" 0) ("nq_0n" 0)))
        (instance "INV" (("nq_0n" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "NC2P"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
    )
    (nets
        ("nq_0n" 1)
    )
    (instances
        (instance "AOI22" (("q" 0) ("i0" 0) ("i1" 0) ("i0" 0) ("nq_0n" 0)))
        (instance "INV" (("nq_0n" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "AC2"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
    )
    (nets
    )
    (instances
        (instance "AO22" (("q" 0) ("i0" 0) ("i1" 0) ("i0" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH22"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
    )
    (nets
        ("qint_0n" 3)
    )
    (instances
        (instance "OR3" (("q" 0) ("qint_0n" 0) ("qint_0n" 1) ("qint_0n" 2)))
        (instance "AND2" (("qint_0n" 2) ("i1" 0) ("q" 0)))
        (instance "AND2" (("qint_0n" 1) ("i0" 0) ("q" 0)))
        (instance "AND2" (("qint_0n" 0) ("i0" 0) ("i1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH33"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
    )
    (nets
        ("hint_0n" 3)
        ("qint_0n" 2)
    )
    (instances
        (instance "OR2" (("q" 0) ("qint_0n" 0) ("qint_0n" 1)))
        (instance "OR3" (("qint_0n" 1) ("hint_0n" 0) ("hint_0n" 1) ("hint_0n" 2)))
        (instance "AND2" (("qint_0n" 0) ("i1" 0) ("i2" 0)))
        (instance "AND2" (("hint_0n" 2) ("i2" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 1) ("i1" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 0) ("i0" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH23"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
    )
    (nets
        ("hint_0n" 3)
        ("sint_0n" 2)
        ("qint_0n" 2)
        ("sinti_0n" 1)
    )
    (instances
        (instance "OR2" (("q" 0) ("qint_0n" 0) ("qint_0n" 1)))
        (instance "OR2" (("qint_0n" 1) ("sint_0n" 0) ("sint_0n" 1)))
        (instance "AND2" (("sint_0n" 1) ("i0" 0) ("sinti_0n" 0)))
        (instance "AND2" (("sint_0n" 0) ("i1" 0) ("i2" 0)))
        (instance "OR2" (("sinti_0n" 0) ("i1" 0) ("i2" 0)))
        (instance "OR3" (("qint_0n" 0) ("hint_0n" 0) ("hint_0n" 1) ("hint_0n" 2)))
        (instance "AND2" (("hint_0n" 2) ("i2" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 1) ("i1" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 0) ("i0" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH23W2"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
    )
    (nets
        ("internal_0n" 2)
        ("hint_0n" 2)
        ("sint_0n" 1)
    )
    (instances
        (instance "NAND2" (("q" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("hint_0n" 1) ("sint_0n" 0)))
        (instance "NOR2" (("internal_0n" 0) ("i0" 0) ("hint_0n" 0)))
        (instance "AND2" (("sint_0n" 0) ("i1" 0) ("i2" 0)))
        (instance "AND2" (("hint_0n" 1) ("i2" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 0) ("i1" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH24"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
        ("i3" input 1)
    )
    (nets
        ("internal_0n" 2)
        ("hint_0n" 4)
        ("sint_0n" 6)
        ("qint_0n" 3)
    )
    (instances
        (instance "OR3" (("q" 0) ("qint_0n" 0) ("qint_0n" 1) ("qint_0n" 2)))
        (instance "OR3" (("qint_0n" 2) ("sint_0n" 3) ("sint_0n" 4) ("sint_0n" 5)))
        (instance "OR3" (("qint_0n" 1) ("sint_0n" 0) ("sint_0n" 1) ("sint_0n" 2)))
        (instance "AND2" (("sint_0n" 5) ("i2" 0) ("i3" 0)))
        (instance "AND2" (("sint_0n" 4) ("i1" 0) ("i3" 0)))
        (instance "AND2" (("sint_0n" 3) ("i1" 0) ("i2" 0)))
        (instance "AND2" (("sint_0n" 2) ("i0" 0) ("i3" 0)))
        (instance "AND2" (("sint_0n" 1) ("i0" 0) ("i2" 0)))
        (instance "AND2" (("sint_0n" 0) ("i0" 0) ("i1" 0)))
        (instance "NAND2" (("qint_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("hint_0n" 2) ("hint_0n" 3)))
        (instance "NOR2" (("internal_0n" 0) ("hint_0n" 0) ("hint_0n" 1)))
        (instance "AND2" (("hint_0n" 3) ("i3" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 2) ("i2" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 1) ("i1" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 0) ("i0" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH24W2"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
        ("i3" input 1)
    )
    (nets
        ("hint_0n" 3)
        ("sint_0n" 3)
        ("qint_0n" 2)
    )
    (instances
        (instance "OR3" (("q" 0) ("qint_0n" 0) ("qint_0n" 1) ("i0" 0)))
        (instance "OR3" (("qint_0n" 1) ("sint_0n" 0) ("sint_0n" 1) ("sint_0n" 2)))
        (instance "AND2" (("sint_0n" 2) ("i2" 0) ("i3" 0)))
        (instance "AND2" (("sint_0n" 1) ("i1" 0) ("i3" 0)))
        (instance "AND2" (("sint_0n" 0) ("i1" 0) ("i2" 0)))
        (instance "OR3" (("qint_0n" 0) ("hint_0n" 0) ("hint_0n" 1) ("hint_0n" 2)))
        (instance "AND2" (("hint_0n" 2) ("i3" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 1) ("i2" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 0) ("i1" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH24W22"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
        ("i3" input 1)
    )
    (nets
        ("hint_0n" 2)
        ("sint_0n" 1)
        ("qint_0n" 1)
    )
    (instances
        (instance "OR3" (("q" 0) ("i0" 0) ("i1" 0) ("qint_0n" 0)))
        (instance "OR3" (("qint_0n" 0) ("hint_0n" 0) ("hint_0n" 1) ("sint_0n" 0)))
        (instance "AND2" (("sint_0n" 0) ("i2" 0) ("i3" 0)))
        (instance "AND2" (("hint_0n" 1) ("i3" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 0) ("i2" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH33W2"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
    )
    (nets
        ("hint_0n" 3)
        ("sint_0n" 1)
        ("qint_0n" 2)
    )
    (instances
        (instance "OR2" (("q" 0) ("qint_0n" 0) ("qint_0n" 1)))
        (instance "OR3" (("qint_0n" 2) ("sint_0n" 3) ("sint_0n" 4) ("sint_0n" 5)))
        (instance "OR3" (("qint_0n" 1) ("sint_0n" 0) ("sint_0n" 1) ("sint_0n" 2)))
        (instance "AND2" (("qint_0n" 1) ("i0" 0) ("sint_0n" 0)))
        (instance "OR2" (("sint_0n" 0) ("i1" 0) ("i2" 0)))
        (instance "OR3" (("qint_0n" 0) ("hint_0n" 0) ("hint_0n" 1) ("hint_0n" 2)))
        (instance "AND2" (("hint_0n" 2) ("i2" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 1) ("i1" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 0) ("i0" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH34"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
        ("i3" input 1)
    )
    (nets
        ("internal_0n" 2)
        ("hint_0n" 4)
        ("sint_0n" 2)
        ("qint_0n" 2)
        ("sinti_0n" 2)
    )
    (instances
        (instance "OR2" (("q" 0) ("qint_0n" 0) ("qint_0n" 1)))
        (instance "OR2" (("qint_0n" 1) ("sint_0n" 0) ("sint_0n" 1)))
        (instance "AND3" (("sint_0n" 1) ("i1" 0) ("i3" 0) ("sinti_0n" 1)))
        (instance "OR2" (("sinti_0n" 1) ("i0" 0) ("i2" 0)))
        (instance "AND3" (("sint_0n" 0) ("i0" 0) ("i2" 0) ("sinti_0n" 0)))
        (instance "OR2" (("sinti_0n" 0) ("i1" 0) ("i3" 0)))
        (instance "NAND2" (("qint_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("hint_0n" 2) ("hint_0n" 3)))
        (instance "NOR2" (("internal_0n" 0) ("hint_0n" 0) ("hint_0n" 1)))
        (instance "AND2" (("hint_0n" 3) ("i3" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 2) ("i2" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 1) ("i1" 0) ("q" 0)))
        (instance "AND2" (("hint_0n" 0) ("i0" 0) ("q" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH34W2"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
        ("i3" input 1)
    )
    (nets
        ("mint_0n" 2)
    )
    (instances
        (instance "TH23W2" (("q" 0) ("mint_0n" 0) ("mint_0n" 1) ("i0" 0)))
        (instance "OR3" (("mint_0n" 1) ("i1" 0) ("i2" 0) ("i3" 0)))
        (instance "C3" (("mint_0n" 0) ("i1" 0) ("i2" 0) ("i3" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "TH34W22"
    (ports
        ("q" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("i2" input 1)
        ("i3" input 1)
    )
    (nets
        ("mint_0n" 1)
    )
    (instances
        (instance "TH23" (("q" 0) ("mint_0n" 0) ("i0" 0) ("i1" 0)))
        (instance "OR2" (("mint_0n" 0) ("i2" 0) ("i3" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRAND2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
    )
    (instances
        (instance "OR3" (("q_0" 0) ("n0_0n" 0) ("n1_0n" 0) ("n2_0n" 0)))
        (instance "C2" (("n0_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "C2" (("n1_0n" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("n2_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("q_1" 0) ("i0_1" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRAND2BAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
        ("n3_0n" 1)
    )
    (instances
        (instance "OR3" (("q_0" 0) ("n0_0n" 0) ("n1_0n" 0) ("n2_0n" 0)))
        (instance "C2" (("n0_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "C2" (("n1_0n" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("n2_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "OR3" (("q_1" 0) ("gnd" 0) ("n3_0n" 0) ("gnd" 0)))
        (instance "C2" (("n3_0n" 0) ("i0_1" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRAND2NCL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
    )
    (instances
        (instance "C2" (("q_1" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH34W22" (("q_0" 0) ("i0_0" 0) ("i1_0" 0) ("i0_1" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DROR2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
    )
    (instances
        (instance "C2" (("q_0" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "OR3" (("q_1" 0) ("n0_0n" 0) ("n1_0n" 0) ("n2_0n" 0)))
        (instance "C2" (("n2_0n" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("n1_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("n0_0n" 0) ("i0_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DROR2BAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
        ("n3_0n" 1)
    )
    (instances
        (instance "OR3" (("q_0" 0) ("gnd" 0) ("n3_0n" 0) ("gnd" 0)))
        (instance "C2" (("n3_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "OR3" (("q_1" 0) ("n0_0n" 0) ("n1_0n" 0) ("n2_0n" 0)))
        (instance "C2" (("n2_0n" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("n1_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("n0_0n" 0) ("i0_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DROR2NCL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
    )
    (instances
        (instance "TH34W22" (("q_1" 0) ("i0_1" 0) ("i1_1" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "C2" (("q_0" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRNOR2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
    )
    (instances
        (instance "C2" (("q_1" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "OR3" (("q_0" 0) ("n0_0n" 0) ("n1_0n" 0) ("n2_0n" 0)))
        (instance "C2" (("n2_0n" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("n1_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("n0_0n" 0) ("i0_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRNOR2NCL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
    )
    (instances
        (instance "C2" (("q_1" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "TH34W22" (("q_0" 0) ("i0_1" 0) ("i1_1" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRXOR2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
        ("n3_0n" 1)
    )
    (instances
        (instance "OR2" (("q_0" 0) ("n0_0n" 0) ("n3_0n" 0)))
        (instance "C2" (("n3_0n" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("n0_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "OR2" (("q_1" 0) ("n1_0n" 0) ("n2_0n" 0)))
        (instance "C2" (("n1_0n" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("n2_0n" 0) ("i0_1" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRXOR2NCL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
    )
    (instances
        (instance "TH23W2" (("q_1" 0) ("n1_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("n1_0n" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23W2" (("q_0" 0) ("n0_0n" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("n0_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRAO21"
    (ports
        ("a0" input 1)
        ("a1" input 1)
        ("b0" input 1)
        ("b1" input 1)
        ("c0" input 1)
        ("c1" input 1)
        ("q0" output 1)
        ("q1" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("minterm_0n" 8)
    )
    (instances
        (instance "NAND2" ("q1" ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("minterm_0n" 6) ("minterm_0n" 7)))
        (instance "NOR3" (("internal_0n" 0) ("minterm_0n" 1) ("minterm_0n" 3) ("minterm_0n" 5)))
        (instance "OR3" ("q0" ("minterm_0n" 0) ("minterm_0n" 2) ("minterm_0n" 4)))
        (instance "C3" (("minterm_0n" 7) "a1" "b1" "c1"))
        (instance "C3" (("minterm_0n" 6) "a1" "b1" "c0"))
        (instance "C3" (("minterm_0n" 5) "a1" "b0" "c1"))
        (instance "C3" (("minterm_0n" 4) "a1" "b0" "c0"))
        (instance "C3" (("minterm_0n" 3) "a0" "b1" "c1"))
        (instance "C3" (("minterm_0n" 2) "a0" "b1" "c0"))
        (instance "C3" (("minterm_0n" 1) "a0" "b0" "c1"))
        (instance "C3" (("minterm_0n" 0) "a0" "b0" "c0"))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRAO21BAL"
    (ports
        ("a0" input 1)
        ("a1" input 1)
        ("b0" input 1)
        ("b1" input 1)
        ("c0" input 1)
        ("c1" input 1)
        ("q0" output 1)
        ("q1" output 1)
    )
    (nets
        ("internal_0n" 4)
        ("minterm_0n" 8)
    )
    (instances
        (instance "NAND2" ("q1" ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR3" (("internal_0n" 1) ("minterm_0n" 6) ("minterm_0n" 7) "gnd"))
        (instance "NOR3" (("internal_0n" 0) ("minterm_0n" 1) ("minterm_0n" 3) ("minterm_0n" 5)))
        (instance "NAND2" ("q0" ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR3" (("internal_0n" 3) "gnd" ("minterm_0n" 4) "gnd"))
        (instance "NOR3" (("internal_0n" 2) ("minterm_0n" 0) ("minterm_0n" 2) "gnd"))
        (instance "C3" (("minterm_0n" 7) "a1" "b1" "c1"))
        (instance "C3" (("minterm_0n" 6) "a1" "b1" "c0"))
        (instance "C3" (("minterm_0n" 5) "a1" "b0" "c1"))
        (instance "C3" (("minterm_0n" 4) "a1" "b0" "c0"))
        (instance "C3" (("minterm_0n" 3) "a0" "b1" "c1"))
        (instance "C3" (("minterm_0n" 2) "a0" "b1" "c0"))
        (instance "C3" (("minterm_0n" 1) "a0" "b0" "c1"))
        (instance "C3" (("minterm_0n" 0) "a0" "b0" "c0"))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRAO21NCL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i2_0" input 1)
        ("i2_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
    )
    (instances
        (instance "DROR2NCL" (("n0_0n" 0) ("n1_0n" 0) ("i2_0" 0) ("i2_1" 0) ("q_0" 0) ("q_1" 0)))
        (instance "DRAND2NCL" (("i0_0" 0) ("i0_1" 0) ("i1_0" 0) ("i1_1" 0) ("n0_0n" 0) ("n1_0n" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRINEQCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i2_0" input 1)
        ("i2_1" input 1)
        ("i3_0" input 1)
        ("i3_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q1_0" output 1)
        ("q1_1" output 1)
    )
    (nets
    )
    (instances
        (instance "DRAO21" (("i2_0" 0) ("i2_1" 0) ("i1_0" 0) ("i1_1" 0) ("i0_0" 0) ("i0_1" 0) ("q0_0" 0) ("q0_1" 0)))
        (instance "DRAND2" (("i1_0" 0) ("i1_1" 0) ("i3_0" 0) ("i3_1" 0) ("q1_0" 0) ("q1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRINEQCOMPBAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i2_0" input 1)
        ("i2_1" input 1)
        ("i3_0" input 1)
        ("i3_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q1_0" output 1)
        ("q1_1" output 1)
    )
    (nets
    )
    (instances
        (instance "DRAO21BAL" (("i2_0" 0) ("i2_1" 0) ("i1_0" 0) ("i1_1" 0) ("i0_0" 0) ("i0_1" 0) ("q0_0" 0) ("q0_1" 0)))
        (instance "DRAND2BAL" (("i1_0" 0) ("i1_1" 0) ("i3_0" 0) ("i3_1" 0) ("q1_0" 0) ("q1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRINEQCOMPNCL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i2_0" input 1)
        ("i2_1" input 1)
        ("i3_0" input 1)
        ("i3_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q1_0" output 1)
        ("q1_1" output 1)
    )
    (nets
    )
    (instances
        (instance "DRAO21NCL" (("i2_0" 0) ("i2_1" 0) ("i1_0" 0) ("i1_1" 0) ("i0_0" 0) ("i0_1" 0) ("q0_0" 0) ("q0_1" 0)))
        (instance "DRAND2NCL" (("i1_0" 0) ("i1_1" 0) ("i3_0" 0) ("i3_1" 0) ("q1_0" 0) ("q1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRMUX2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("s_0" input 1)
        ("s_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
        ("n3_0n" 1)
    )
    (instances
        (instance "OR2" (("q_0" 0) ("n0_0n" 0) ("n2_0n" 0)))
        (instance "C2" (("n0_0n" 0) ("s_0" 0) ("i0_0" 0)))
        (instance "C2" (("n2_0n" 0) ("s_1" 0) ("i1_0" 0)))
        (instance "OR2" (("q_1" 0) ("n1_0n" 0) ("n3_0n" 0)))
        (instance "C2" (("n1_0n" 0) ("s_0" 0) ("i0_1" 0)))
        (instance "C2" (("n3_0n" 0) ("s_1" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRMUX2NCL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("s_0" input 1)
        ("s_1" input 1)
        ("q_0" output 1)
        ("q_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
    )
    (instances
        (instance "TH23W2" (("q_1" 0) ("n1_0n" 0) ("s_0" 0) ("i0_1" 0)))
        (instance "C2" (("n1_0n" 0) ("s_1" 0) ("i1_1" 0)))
        (instance "TH23W2" (("q_0" 0) ("n0_0n" 0) ("s_0" 0) ("i0_0" 0)))
        (instance "C2" (("n0_0n" 0) ("s_1" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRHA"
    (ports
        ("a_0" input 1)
        ("a_1" input 1)
        ("b_0" input 1)
        ("b_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
        ("n3_0n" 1)
    )
    (instances
        (instance "AND2" ("co_1" "a_1" "b_1"))
        (instance "AO21" ("co_0" "a_1" "b_0" "a_0"))
        (instance "OR2" (("sum_1" 0) ("n1_0n" 0) ("n2_0n" 0)))
        (instance "OR2" (("sum_0" 0) ("n0_0n" 0) ("n3_0n" 0)))
        (instance "C2" (("n3_0n" 0) "a_1" "b_1"))
        (instance "C2" (("n2_0n" 0) "a_1" "b_0"))
        (instance "C2" (("n1_0n" 0) "a_0" "b_1"))
        (instance "C2" (("n0_0n" 0) "a_0" "b_0"))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRHABAL"
    (ports
        ("a_0" input 1)
        ("a_1" input 1)
        ("b_0" input 1)
        ("b_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
        ("n3_0n" 1)
    )
    (instances
        (instance "OR3" (("co_1" 0) ("gnd" 0) ("n3_0n" 0) ("gnd" 0)))
        (instance "OR3" (("co_0" 0) ("n0_0n" 0) ("n1_0n" 0) ("n2_0n" 0)))
        (instance "OR2" (("sum_1" 0) ("n1_0n" 0) ("n2_0n" 0)))
        (instance "OR2" (("sum_0" 0) ("n0_0n" 0) ("n3_0n" 0)))
        (instance "C2" (("n3_0n" 0) ("a_1" 0) ("b_1" 0)))
        (instance "C2" (("n2_0n" 0) ("a_1" 0) ("b_0" 0)))
        (instance "C2" (("n1_0n" 0) ("a_0" 0) ("b_1" 0)))
        (instance "C2" (("n0_0n" 0) ("a_0" 0) ("b_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRHANCL"
    (ports
        ("a_0" input 1)
        ("a_1" input 1)
        ("b_0" input 1)
        ("b_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
    )
    (nets
        ("n0_0n" 1)
    )
    (instances
        (instance "TH23W2" (("co_0" 0) ("sum_1" 0) ("a_0" 0) ("b_0" 0)))
        (instance "TH23W2" (("sum_1" 0) ("n0_0n" 0) ("a_1" 0) ("b_0" 0)))
        (instance "C2" (("n0_0n" 0) ("a_0" 0) ("b_1" 0)))
        (instance "TH23W2" (("sum_0" 0) ("co_1" 0) ("a_0" 0) ("b_0" 0)))
        (instance "C2" (("co_1" 0) ("a_1" 0) ("b_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRFA"
    (ports
        ("a0" input 1)
        ("a1" input 1)
        ("b0" input 1)
        ("b1" input 1)
        ("ci0" input 1)
        ("ci1" input 1)
        ("co0" output 1)
        ("co1" output 1)
        ("sum0" output 1)
        ("sum1" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("minterm_0n" 8)
    )
    (instances
        (instance "AO222" ("co0" "a0" "b0" "a0" "ci0" "b0" "ci0"))
        (instance "AO222" ("co1" "a1" "b1" "a1" "ci1" "b1" "ci1"))
        (instance "NAND2" ("sum0" ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("minterm_0n" 5) ("minterm_0n" 6)))
        (instance "NOR2" (("internal_0n" 4) ("minterm_0n" 0) ("minterm_0n" 3)))
        (instance "NAND2" ("sum1" ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("minterm_0n" 4) ("minterm_0n" 7)))
        (instance "NOR2" (("internal_0n" 6) ("minterm_0n" 1) ("minterm_0n" 2)))
        (instance "C3" (("minterm_0n" 7) "a1" "b1" "ci1"))
        (instance "C3" (("minterm_0n" 6) "a1" "b1" "ci0"))
        (instance "C3" (("minterm_0n" 5) "a1" "b0" "ci1"))
        (instance "C3" (("minterm_0n" 4) "a1" "b0" "ci0"))
        (instance "C3" (("minterm_0n" 3) "a0" "b1" "ci1"))
        (instance "C3" (("minterm_0n" 2) "a0" "b1" "ci0"))
        (instance "C3" (("minterm_0n" 1) "a0" "b0" "ci1"))
        (instance "C3" (("minterm_0n" 0) "a0" "b0" "ci0"))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRFABAL"
    (ports
        ("a0" input 1)
        ("a1" input 1)
        ("b0" input 1)
        ("b1" input 1)
        ("ci0" input 1)
        ("ci1" input 1)
        ("co0" output 1)
        ("co1" output 1)
        ("sum0" output 1)
        ("sum1" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("minterm_0n" 8)
    )
    (instances
        (instance "NAND2" ("co0" ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("minterm_0n" 2) ("minterm_0n" 4)))
        (instance "NOR2" (("internal_0n" 0) ("minterm_0n" 0) ("minterm_0n" 1)))
        (instance "NAND2" ("co1" ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("minterm_0n" 6) ("minterm_0n" 7)))
        (instance "NOR2" (("internal_0n" 2) ("minterm_0n" 3) ("minterm_0n" 5)))
        (instance "NAND2" ("sum0" ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("minterm_0n" 5) ("minterm_0n" 6)))
        (instance "NOR2" (("internal_0n" 4) ("minterm_0n" 0) ("minterm_0n" 3)))
        (instance "NAND2" ("sum1" ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("minterm_0n" 4) ("minterm_0n" 7)))
        (instance "NOR2" (("internal_0n" 6) ("minterm_0n" 1) ("minterm_0n" 2)))
        (instance "C3" (("minterm_0n" 7) "a1" "b1" "ci1"))
        (instance "C3" (("minterm_0n" 6) "a1" "b1" "ci0"))
        (instance "C3" (("minterm_0n" 5) "a1" "b0" "ci1"))
        (instance "C3" (("minterm_0n" 4) "a1" "b0" "ci0"))
        (instance "C3" (("minterm_0n" 3) "a0" "b1" "ci1"))
        (instance "C3" (("minterm_0n" 2) "a0" "b1" "ci0"))
        (instance "C3" (("minterm_0n" 1) "a0" "b0" "ci1"))
        (instance "C3" (("minterm_0n" 0) "a0" "b0" "ci0"))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRDIMSFA"
    (ports
        ("a0" input 1)
        ("a1" input 1)
        ("b0" input 1)
        ("b1" input 1)
        ("ci0" input 1)
        ("ci1" input 1)
        ("co0" output 1)
        ("co1" output 1)
        ("sum0" output 1)
        ("sum1" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("minterm_0n" 8)
    )
    (instances
        (instance "NAND2" (("co0" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("minterm_0n" 2) ("minterm_0n" 4)))
        (instance "NOR2" (("internal_0n" 0) ("minterm_0n" 0) ("minterm_0n" 1)))
        (instance "NAND2" (("co1" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("minterm_0n" 6) ("minterm_0n" 7)))
        (instance "NOR2" (("internal_0n" 2) ("minterm_0n" 3) ("minterm_0n" 5)))
        (instance "NAND2" (("sum0" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("minterm_0n" 5) ("minterm_0n" 6)))
        (instance "NOR2" (("internal_0n" 4) ("minterm_0n" 0) ("minterm_0n" 3)))
        (instance "NAND2" (("sum1" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("minterm_0n" 4) ("minterm_0n" 7)))
        (instance "NOR2" (("internal_0n" 6) ("minterm_0n" 1) ("minterm_0n" 2)))
        (instance "C3" (("minterm_0n" 7) ("a1" 0) ("b1" 0) ("ci1" 0)))
        (instance "C3" (("minterm_0n" 6) ("a1" 0) ("b1" 0) ("ci0" 0)))
        (instance "C3" (("minterm_0n" 5) ("a1" 0) ("b0" 0) ("ci1" 0)))
        (instance "C3" (("minterm_0n" 4) ("a1" 0) ("b0" 0) ("ci0" 0)))
        (instance "C3" (("minterm_0n" 3) ("a0" 0) ("b1" 0) ("ci1" 0)))
        (instance "C3" (("minterm_0n" 2) ("a0" 0) ("b1" 0) ("ci0" 0)))
        (instance "C3" (("minterm_0n" 1) ("a0" 0) ("b0" 0) ("ci1" 0)))
        (instance "C3" (("minterm_0n" 0) ("a0" 0) ("b0" 0) ("ci0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRNCLFA"
    (ports
        ("a0" input 1)
        ("a1" input 1)
        ("b0" input 1)
        ("b1" input 1)
        ("ci0" input 1)
        ("ci1" input 1)
        ("co0" output 1)
        ("co1" output 1)
        ("sum0" output 1)
        ("sum1" output 1)
    )
    (nets
    )
    (instances
        (instance "TH34W2" (("sum1" 0) ("co0" 0) ("a1" 0) ("b1" 0) ("ci1" 0)))
        (instance "TH34W2" (("sum0" 0) ("co1" 0) ("a0" 0) ("b0" 0) ("ci0" 0)))
        (instance "TH23" (("co1" 0) ("a1" 0) ("b1" 0) ("ci1" 0)))
        (instance "TH23" (("co0" 0) ("a0" 0) ("b0" 0) ("ci0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRFAP"
    (ports
        ("a_0" input 1)
        ("a_1" input 1)
        ("b_0" input 1)
        ("b_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
        ("n3_0n" 1)
    )
    (instances
        (instance "AND2" ("co_0" "a_0" "b_0"))
        (instance "AO21" ("co_1" "a_0" "b_1" "a_1"))
        (instance "OR2" ("sum_0" ("n1_0n" 0) ("n2_0n" 0)))
        (instance "OR2" ("sum_1" ("n0_0n" 0) ("n3_0n" 0)))
        (instance "C2" (("n3_0n" 0) "a_1" "b_1"))
        (instance "C2" (("n2_0n" 0) "a_1" "b_0"))
        (instance "C2" (("n1_0n" 0) "a_0" "b_1"))
        (instance "C2" (("n0_0n" 0) "a_0" "b_0"))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRFAPBAL"
    (ports
        ("a_0" input 1)
        ("a_1" input 1)
        ("b_0" input 1)
        ("b_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
        ("n3_0n" 1)
    )
    (instances
        (instance "OR3" (("co_0" 0) ("gnd" 0) ("n0_0n" 0) ("gnd" 0)))
        (instance "OR3" (("co_1" 0) ("n1_0n" 0) ("n2_0n" 0) ("n3_0n" 0)))
        (instance "OR2" (("sum_0" 0) ("n1_0n" 0) ("n2_0n" 0)))
        (instance "OR2" (("sum_1" 0) ("n0_0n" 0) ("n3_0n" 0)))
        (instance "C2" (("n3_0n" 0) ("a_1" 0) ("b_1" 0)))
        (instance "C2" (("n2_0n" 0) ("a_1" 0) ("b_0" 0)))
        (instance "C2" (("n1_0n" 0) ("a_0" 0) ("b_1" 0)))
        (instance "C2" (("n0_0n" 0) ("a_0" 0) ("b_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRFAPNCL"
    (ports
        ("a_0" input 1)
        ("a_1" input 1)
        ("b_0" input 1)
        ("b_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
    )
    (nets
        ("n0_0n" 1)
        ("n1_0n" 1)
        ("n2_0n" 1)
        ("n3_0n" 1)
    )
    (instances
        (instance "TH23W2" (("co_1" 0) ("sum_0" 0) ("a_0" 0) ("b_1" 0)))
        (instance "TH23W2" (("sum_1" 0) ("co_0" 0) ("a_1" 0) ("b_1" 0)))
        (instance "C2" (("co_0" 0) ("a_0" 0) ("b_0" 0)))
        (instance "TH23W2" (("sum_0" 0) ("n0_0n" 0) ("a_0" 0) ("b_1" 0)))
        (instance "C2" (("n0_0n" 0) ("a_1" 0) ("b_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRDIMSFS"
    (ports
        ("a0" input 1)
        ("a1" input 1)
        ("b0" input 1)
        ("b1" input 1)
        ("ci0" input 1)
        ("ci1" input 1)
        ("co0" output 1)
        ("co1" output 1)
        ("sum0" output 1)
        ("sum1" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("minterm_0n" 8)
    )
    (instances
        (instance "NAND2" (("co1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("minterm_0n" 5) ("minterm_0n" 6)))
        (instance "NOR2" (("internal_0n" 0) ("minterm_0n" 0) ("minterm_0n" 4)))
        (instance "NAND2" (("co0" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("minterm_0n" 3) ("minterm_0n" 7)))
        (instance "NOR2" (("internal_0n" 2) ("minterm_0n" 1) ("minterm_0n" 2)))
        (instance "NAND2" (("sum1" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("minterm_0n" 5) ("minterm_0n" 6)))
        (instance "NOR2" (("internal_0n" 4) ("minterm_0n" 0) ("minterm_0n" 3)))
        (instance "NAND2" (("sum0" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("minterm_0n" 4) ("minterm_0n" 7)))
        (instance "NOR2" (("internal_0n" 6) ("minterm_0n" 1) ("minterm_0n" 2)))
        (instance "C3" (("minterm_0n" 7) ("a1" 0) ("b1" 0) ("ci1" 0)))
        (instance "C3" (("minterm_0n" 6) ("a1" 0) ("b1" 0) ("ci0" 0)))
        (instance "C3" (("minterm_0n" 5) ("a1" 0) ("b0" 0) ("ci1" 0)))
        (instance "C3" (("minterm_0n" 4) ("a1" 0) ("b0" 0) ("ci0" 0)))
        (instance "C3" (("minterm_0n" 3) ("a0" 0) ("b1" 0) ("ci1" 0)))
        (instance "C3" (("minterm_0n" 2) ("a0" 0) ("b1" 0) ("ci0" 0)))
        (instance "C3" (("minterm_0n" 1) ("a0" 0) ("b0" 0) ("ci1" 0)))
        (instance "C3" (("minterm_0n" 0) ("a0" 0) ("b0" 0) ("ci0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRNCLFS"
    (ports
        ("a0" input 1)
        ("a1" input 1)
        ("b0" input 1)
        ("b1" input 1)
        ("ci0" input 1)
        ("ci1" input 1)
        ("co0" output 1)
        ("co1" output 1)
        ("sum0" output 1)
        ("sum1" output 1)
    )
    (nets
        ("cint_0n" 2)
    )
    (instances
        (instance "TH23" (("co1" 0) ("cint_0n" 0) ("b1" 0) ("ci1_0n" 0)))
        (instance "TH23" (("co0" 0) ("cint_0n" 1) ("b0" 0) ("ci0_0n" 0)))
        (instance "TH34W2" (("sum1" 0) ("cint_0n" 0) ("a1" 0) ("b1" 0) ("ci1" 0)))
        (instance "TH34W2" (("sum0" 0) ("cint_0n" 1) ("a0" 0) ("b0" 0) ("ci0" 0)))
        (instance "TH23" (("cint_0n" 1) ("a1" 0) ("b1" 0) ("ci1" 0)))
        (instance "TH23" (("cint_0n" 0) ("a0" 0) ("b0" 0) ("ci0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFHA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 4)
        ("mint_0n" 16)
        ("sopint_0n" 4)
    )
    (instances
        (instance "OR3" (("co_1" 0) ("sopint_0n" 0) ("sopint_0n" 2) ("mint_0n" 11)))
        (instance "NAND2" (("co_0" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("sopint_0n" 3) ("sum_3" 0)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 0) ("sopint_0n" 1)))
        (instance "NAND2" (("sum_3" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 14) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 12) ("mint_0n" 13)))
        (instance "OR2" (("sum_2" 0) ("sopint_0n" 3) ("mint_0n" 11)))
        (instance "OR2" (("sum_1" 0) ("sopint_0n" 1) ("sopint_0n" 2)))
        (instance "OR2" (("sum_0" 0) ("mint_0n" 0) ("sopint_0n" 0)))
        (instance "OR3" (("sopint_0n" 3) ("mint_0n" 8) ("mint_0n" 9) ("mint_0n" 10)))
        (instance "OR2" (("sopint_0n" 2) ("mint_0n" 6) ("mint_0n" 7)))
        (instance "OR2" (("sopint_0n" 1) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "OR3" (("sopint_0n" 0) ("mint_0n" 1) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "C2" (("mint_0n" 15) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 14) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 13) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 12) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 11) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 10) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 9) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 8) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSCA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 7)
    )
    (instances
        (instance "NAND2" (("co_0" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("sum_2" 0) ("sum_3" 0)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 0) ("sum_1" 0)))
        (instance "OR2" (("sum_3" 0) ("mint_0n" 5) ("mint_0n" 6)))
        (instance "OR2" (("sum_2" 0) ("mint_0n" 3) ("mint_0n" 4)))
        (instance "OR2" (("sum_1" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "OR2" (("sum_0" 0) ("mint_0n" 0) ("co_1" 0)))
        (instance "C2" (("co_1" 0) ("i0_3" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_3" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLCA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 4)
    )
    (instances
        (instance "NAND2" (("co_0" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("sum_2" 0) ("sum_3" 0)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 0) ("sum_1" 0)))
        (instance "TH23W2" (("sum_3" 0) ("mint_0n" 3) ("i0_3" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_2" 0) ("ci_1" 0)))
        (instance "TH23W2" (("sum_2" 0) ("mint_0n" 2) ("i0_2" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("ci_1" 0)))
        (instance "TH23W2" (("sum_1" 0) ("mint_0n" 1) ("i0_1" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("ci_1" 0)))
        (instance "OR2" (("sum_0" 0) ("mint_0n" 0) ("co_1" 0)))
        (instance "C2" (("co_1" 0) ("i0_3" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSCASE"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
        ("s_0" output 1)
        ("s_1" output 1)
    )
    (nets
        ("internal_0n" 4)
        ("mint_0n" 7)
    )
    (instances
        (instance "OR2" (("s_1" 0) ("mint_0n" 4) ("sum_3" 0)))
        (instance "NAND2" (("s_0" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 3) ("co_1" 0)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 0) ("sum_1" 0)))
        (instance "NAND2" (("co_0" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("sum_2" 0) ("sum_3" 0)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 0) ("sum_1" 0)))
        (instance "OR2" (("sum_3" 0) ("mint_0n" 5) ("mint_0n" 6)))
        (instance "OR2" (("sum_2" 0) ("mint_0n" 3) ("mint_0n" 4)))
        (instance "OR2" (("sum_1" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "OR2" (("sum_0" 0) ("mint_0n" 0) ("co_1" 0)))
        (instance "C2" (("co_1" 0) ("i0_3" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_3" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLCASE"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
        ("s_0" output 1)
        ("s_1" output 1)
    )
    (nets
        ("internal_0n" 4)
        ("mint_0n" 7)
    )
    (instances
        (instance "OR2" (("s_1" 0) ("mint_0n" 3) ("sum_3" 0)))
        (instance "NAND2" (("s_0" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 2) ("co_1" 0)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 0) ("sum_1" 0)))
        (instance "NAND2" (("co_0" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("sum_2" 0) ("sum_3" 0)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 0) ("sum_1" 0)))
        (instance "TH23W2" (("sum_3" 0) ("mint_0n" 4) ("i0_3" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("ci_1" 0)))
        (instance "OR2" (("sum_2" 0) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "C2" (("mint_0n" 3) ("i0_2" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("ci_1" 0)))
        (instance "TH23W2" (("sum_1" 0) ("mint_0n" 1) ("i0_1" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("ci_1" 0)))
        (instance "OR2" (("sum_0" 0) ("mint_0n" 0) ("co_1" 0)))
        (instance "C2" (("co_1" 0) ("i0_3" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFFA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("halfsum_0n" 4)
        ("halfcar_0n" 4)
    )
    (instances
        (instance "DRXOR2" (("halfcar_0n" 0) ("halfcar_0n" 1) ("halfcar_0n" 2) ("halfcar_0n" 3) ("co_0" 0) ("co_1" 0)))
        (instance "OOFDIMSCA" (("halfsum_0n" 0) ("halfsum_0n" 1) ("halfsum_0n" 2) ("halfsum_0n" 3) ("ci_0" 0) ("ci_1" 0) ("halfcar_0n" 2) ("halfcar_0n" 3) ("sum_0" 0) ("sum_1" 0) ("sum_2" 0) ("sum_3" 0)))
        (instance "OOFHA" (("i0_0" 0) ("i0_1" 0) ("i0_2" 0) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0) ("i1_2" 0) ("i1_3" 0) ("halfcar_0n" 0) ("halfcar_0n" 1) ("halfsum_0n" 0) ("halfsum_0n" 1) ("halfsum_0n" 2) ("halfsum_0n" 3)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSFA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 36)
        ("minterm_0n" 32)
        ("sumint_0n" 8)
        ("carrint_0n" 8)
    )
    (instances
        (instance "NAND2" (("co_1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("carrint_0n" 6) ("carrint_0n" 7)))
        (instance "NOR2" (("internal_0n" 0) ("carrint_0n" 4) ("carrint_0n" 5)))
        (instance "NAND2" (("carrint_0n" 7) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("minterm_0n" 30) ("minterm_0n" 31)))
        (instance "NOR2" (("internal_0n" 2) ("minterm_0n" 28) ("minterm_0n" 29)))
        (instance "NAND2" (("carrint_0n" 6) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("minterm_0n" 26) ("minterm_0n" 27)))
        (instance "NOR2" (("internal_0n" 4) ("minterm_0n" 23) ("minterm_0n" 25)))
        (instance "NAND2" (("carrint_0n" 5) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("minterm_0n" 21) ("minterm_0n" 22)))
        (instance "NOR2" (("internal_0n" 6) ("minterm_0n" 19) ("minterm_0n" 20)))
        (instance "NAND2" (("carrint_0n" 4) ("internal_0n" 8) ("internal_0n" 9)))
        (instance "NOR2" (("internal_0n" 9) ("minterm_0n" 14) ("minterm_0n" 15)))
        (instance "NOR2" (("internal_0n" 8) ("minterm_0n" 7) ("minterm_0n" 13)))
        (instance "NAND2" (("co_0" 0) ("internal_0n" 10) ("internal_0n" 11)))
        (instance "NOR2" (("internal_0n" 11) ("carrint_0n" 2) ("carrint_0n" 3)))
        (instance "NOR2" (("internal_0n" 10) ("carrint_0n" 0) ("carrint_0n" 1)))
        (instance "NAND2" (("carrint_0n" 3) ("internal_0n" 12) ("internal_0n" 13)))
        (instance "NOR2" (("internal_0n" 13) ("minterm_0n" 18) ("minterm_0n" 24)))
        (instance "NOR2" (("internal_0n" 12) ("minterm_0n" 16) ("minterm_0n" 17)))
        (instance "NAND2" (("carrint_0n" 2) ("internal_0n" 14) ("internal_0n" 15)))
        (instance "NOR2" (("internal_0n" 15) ("minterm_0n" 11) ("minterm_0n" 12)))
        (instance "NOR2" (("internal_0n" 14) ("minterm_0n" 9) ("minterm_0n" 10)))
        (instance "NAND2" (("carrint_0n" 1) ("internal_0n" 16) ("internal_0n" 17)))
        (instance "NOR2" (("internal_0n" 17) ("minterm_0n" 6) ("minterm_0n" 8)))
        (instance "NOR2" (("internal_0n" 16) ("minterm_0n" 4) ("minterm_0n" 5)))
        (instance "NAND2" (("carrint_0n" 0) ("internal_0n" 18) ("internal_0n" 19)))
        (instance "NOR2" (("internal_0n" 19) ("minterm_0n" 2) ("minterm_0n" 3)))
        (instance "NOR2" (("internal_0n" 18) ("minterm_0n" 0) ("minterm_0n" 1)))
        (instance "OR2" (("sum_3" 0) ("sumint_0n" 6) ("sumint_0n" 7)))
        (instance "NAND2" (("sumint_0n" 7) ("internal_0n" 20) ("internal_0n" 21)))
        (instance "NOR2" (("internal_0n" 21) ("minterm_0n" 24) ("minterm_0n" 31)))
        (instance "NOR2" (("internal_0n" 20) ("minterm_0n" 17) ("minterm_0n" 18)))
        (instance "NAND2" (("sumint_0n" 6) ("internal_0n" 22) ("internal_0n" 23)))
        (instance "NOR2" (("internal_0n" 23) ("minterm_0n" 11) ("minterm_0n" 12)))
        (instance "NOR2" (("internal_0n" 22) ("minterm_0n" 5) ("minterm_0n" 6)))
        (instance "OR2" (("sum_2" 0) ("sumint_0n" 4) ("sumint_0n" 5)))
        (instance "NAND2" (("sumint_0n" 5) ("internal_0n" 24) ("internal_0n" 25)))
        (instance "NOR2" (("internal_0n" 25) ("minterm_0n" 29) ("minterm_0n" 30)))
        (instance "NOR2" (("internal_0n" 24) ("minterm_0n" 16) ("minterm_0n" 23)))
        (instance "NAND2" (("sumint_0n" 4) ("internal_0n" 26) ("internal_0n" 27)))
        (instance "NOR2" (("internal_0n" 27) ("minterm_0n" 9) ("minterm_0n" 10)))
        (instance "NOR2" (("internal_0n" 26) ("minterm_0n" 3) ("minterm_0n" 4)))
        (instance "OR2" (("sum_1" 0) ("sumint_0n" 2) ("sumint_0n" 3)))
        (instance "NAND2" (("sumint_0n" 3) ("internal_0n" 28) ("internal_0n" 29)))
        (instance "NOR2" (("internal_0n" 29) ("minterm_0n" 27) ("minterm_0n" 28)))
        (instance "NOR2" (("internal_0n" 28) ("minterm_0n" 21) ("minterm_0n" 22)))
        (instance "NAND2" (("sumint_0n" 2) ("internal_0n" 30) ("internal_0n" 31)))
        (instance "NOR2" (("internal_0n" 31) ("minterm_0n" 8) ("minterm_0n" 15)))
        (instance "NOR2" (("internal_0n" 30) ("minterm_0n" 1) ("minterm_0n" 2)))
        (instance "OR2" (("sum_0" 0) ("sumint_0n" 0) ("sumint_0n" 1)))
        (instance "NAND2" (("sumint_0n" 1) ("internal_0n" 32) ("internal_0n" 33)))
        (instance "NOR2" (("internal_0n" 33) ("minterm_0n" 25) ("minterm_0n" 26)))
        (instance "NOR2" (("internal_0n" 32) ("minterm_0n" 19) ("minterm_0n" 20)))
        (instance "NAND2" (("sumint_0n" 0) ("internal_0n" 34) ("internal_0n" 35)))
        (instance "NOR2" (("internal_0n" 35) ("minterm_0n" 13) ("minterm_0n" 14)))
        (instance "NOR2" (("internal_0n" 34) ("minterm_0n" 0) ("minterm_0n" 7)))
        (instance "C3" (("minterm_0n" 31) ("i0_3" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 30) ("i0_3" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 29) ("i0_3" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 28) ("i0_3" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 27) ("i0_3" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 26) ("i0_3" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 25) ("i0_3" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 24) ("i0_3" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 23) ("i0_2" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 22) ("i0_2" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 21) ("i0_2" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 20) ("i0_2" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 19) ("i0_2" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 18) ("i0_2" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 17) ("i0_2" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 16) ("i0_2" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 15) ("i0_1" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 14) ("i0_1" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 13) ("i0_1" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 12) ("i0_1" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 11) ("i0_1" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 10) ("i0_1" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 9) ("i0_1" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 8) ("i0_1" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 7) ("i0_0" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 6) ("i0_0" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 5) ("i0_0" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 4) ("i0_0" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 3) ("i0_0" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 2) ("i0_0" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 1) ("i0_0" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 0) ("i0_0" 0) ("i1_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSFASE"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
        ("s_0" output 1)
        ("s_1" output 1)
    )
    (nets
        ("internal_0n" 56)
        ("minterm_0n" 32)
        ("sumint_0n" 8)
        ("carrint_0n" 8)
        ("overint_0n" 8)
    )
    (instances
        (instance "NAND2" (("s_1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("overint_0n" 6) ("overint_0n" 7)))
        (instance "NOR2" (("internal_0n" 0) ("overint_0n" 4) ("overint_0n" 5)))
        (instance "NAND2" (("overint_0n" 7) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("minterm_0n" 30) ("minterm_0n" 31)))
        (instance "NOR2" (("internal_0n" 2) ("minterm_0n" 28) ("minterm_0n" 29)))
        (instance "NAND2" (("overint_0n" 6) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("minterm_0n" 23) ("minterm_0n" 24)))
        (instance "NOR2" (("internal_0n" 4) ("minterm_0n" 21) ("minterm_0n" 22)))
        (instance "NAND2" (("overint_0n" 5) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("minterm_0n" 18) ("minterm_0n" 20)))
        (instance "NOR2" (("internal_0n" 6) ("minterm_0n" 16) ("minterm_0n" 17)))
        (instance "NAND2" (("overint_0n" 4) ("internal_0n" 8) ("internal_0n" 9)))
        (instance "NOR2" (("internal_0n" 9) ("minterm_0n" 6) ("minterm_0n" 12)))
        (instance "NOR2" (("internal_0n" 8) ("minterm_0n" 4) ("minterm_0n" 5)))
        (instance "NAND2" (("s_0" 0) ("internal_0n" 10) ("internal_0n" 11)))
        (instance "NOR2" (("internal_0n" 11) ("overint_0n" 2) ("overint_0n" 3)))
        (instance "NOR2" (("internal_0n" 10) ("overint_0n" 0) ("overint_0n" 1)))
        (instance "NAND2" (("overint_0n" 3) ("internal_0n" 12) ("internal_0n" 13)))
        (instance "NOR2" (("internal_0n" 13) ("minterm_0n" 26) ("minterm_0n" 27)))
        (instance "NOR2" (("internal_0n" 12) ("minterm_0n" 19) ("minterm_0n" 25)))
        (instance "NAND2" (("overint_0n" 2) ("internal_0n" 14) ("internal_0n" 15)))
        (instance "NOR2" (("internal_0n" 15) ("minterm_0n" 14) ("minterm_0n" 15)))
        (instance "NOR2" (("internal_0n" 14) ("minterm_0n" 11) ("minterm_0n" 13)))
        (instance "NAND2" (("overint_0n" 1) ("internal_0n" 16) ("internal_0n" 17)))
        (instance "NOR2" (("internal_0n" 17) ("minterm_0n" 9) ("minterm_0n" 10)))
        (instance "NOR2" (("internal_0n" 16) ("minterm_0n" 7) ("minterm_0n" 8)))
        (instance "NAND2" (("overint_0n" 0) ("internal_0n" 18) ("internal_0n" 19)))
        (instance "NOR2" (("internal_0n" 19) ("minterm_0n" 2) ("minterm_0n" 3)))
        (instance "NOR2" (("internal_0n" 18) ("minterm_0n" 0) ("minterm_0n" 1)))
        (instance "NAND2" (("co_1" 0) ("internal_0n" 20) ("internal_0n" 21)))
        (instance "NOR2" (("internal_0n" 21) ("carrint_0n" 6) ("carrint_0n" 7)))
        (instance "NOR2" (("internal_0n" 20) ("carrint_0n" 4) ("carrint_0n" 5)))
        (instance "NAND2" (("carrint_0n" 7) ("internal_0n" 22) ("internal_0n" 23)))
        (instance "NOR2" (("internal_0n" 23) ("minterm_0n" 30) ("minterm_0n" 31)))
        (instance "NOR2" (("internal_0n" 22) ("minterm_0n" 28) ("minterm_0n" 29)))
        (instance "NAND2" (("carrint_0n" 6) ("internal_0n" 24) ("internal_0n" 25)))
        (instance "NOR2" (("internal_0n" 25) ("minterm_0n" 26) ("minterm_0n" 27)))
        (instance "NOR2" (("internal_0n" 24) ("minterm_0n" 23) ("minterm_0n" 25)))
        (instance "NAND2" (("carrint_0n" 5) ("internal_0n" 26) ("internal_0n" 27)))
        (instance "NOR2" (("internal_0n" 27) ("minterm_0n" 21) ("minterm_0n" 22)))
        (instance "NOR2" (("internal_0n" 26) ("minterm_0n" 19) ("minterm_0n" 20)))
        (instance "NAND2" (("carrint_0n" 4) ("internal_0n" 28) ("internal_0n" 29)))
        (instance "NOR2" (("internal_0n" 29) ("minterm_0n" 14) ("minterm_0n" 15)))
        (instance "NOR2" (("internal_0n" 28) ("minterm_0n" 7) ("minterm_0n" 13)))
        (instance "NAND2" (("co_0" 0) ("internal_0n" 30) ("internal_0n" 31)))
        (instance "NOR2" (("internal_0n" 31) ("carrint_0n" 2) ("carrint_0n" 3)))
        (instance "NOR2" (("internal_0n" 30) ("carrint_0n" 0) ("carrint_0n" 1)))
        (instance "NAND2" (("carrint_0n" 3) ("internal_0n" 32) ("internal_0n" 33)))
        (instance "NOR2" (("internal_0n" 33) ("minterm_0n" 18) ("minterm_0n" 24)))
        (instance "NOR2" (("internal_0n" 32) ("minterm_0n" 16) ("minterm_0n" 17)))
        (instance "NAND2" (("carrint_0n" 2) ("internal_0n" 34) ("internal_0n" 35)))
        (instance "NOR2" (("internal_0n" 35) ("minterm_0n" 11) ("minterm_0n" 12)))
        (instance "NOR2" (("internal_0n" 34) ("minterm_0n" 9) ("minterm_0n" 10)))
        (instance "NAND2" (("carrint_0n" 1) ("internal_0n" 36) ("internal_0n" 37)))
        (instance "NOR2" (("internal_0n" 37) ("minterm_0n" 6) ("minterm_0n" 8)))
        (instance "NOR2" (("internal_0n" 36) ("minterm_0n" 4) ("minterm_0n" 5)))
        (instance "NAND2" (("carrint_0n" 0) ("internal_0n" 38) ("internal_0n" 39)))
        (instance "NOR2" (("internal_0n" 39) ("minterm_0n" 2) ("minterm_0n" 3)))
        (instance "NOR2" (("internal_0n" 38) ("minterm_0n" 0) ("minterm_0n" 1)))
        (instance "OR2" (("sum_3" 0) ("sumint_0n" 6) ("sumint_0n" 7)))
        (instance "NAND2" (("sumint_0n" 7) ("internal_0n" 40) ("internal_0n" 41)))
        (instance "NOR2" (("internal_0n" 41) ("minterm_0n" 24) ("minterm_0n" 31)))
        (instance "NOR2" (("internal_0n" 40) ("minterm_0n" 17) ("minterm_0n" 18)))
        (instance "NAND2" (("sumint_0n" 6) ("internal_0n" 42) ("internal_0n" 43)))
        (instance "NOR2" (("internal_0n" 43) ("minterm_0n" 11) ("minterm_0n" 12)))
        (instance "NOR2" (("internal_0n" 42) ("minterm_0n" 5) ("minterm_0n" 6)))
        (instance "OR2" (("sum_2" 0) ("sumint_0n" 4) ("sumint_0n" 5)))
        (instance "NAND2" (("sumint_0n" 5) ("internal_0n" 44) ("internal_0n" 45)))
        (instance "NOR2" (("internal_0n" 45) ("minterm_0n" 29) ("minterm_0n" 30)))
        (instance "NOR2" (("internal_0n" 44) ("minterm_0n" 16) ("minterm_0n" 23)))
        (instance "NAND2" (("sumint_0n" 4) ("internal_0n" 46) ("internal_0n" 47)))
        (instance "NOR2" (("internal_0n" 47) ("minterm_0n" 9) ("minterm_0n" 10)))
        (instance "NOR2" (("internal_0n" 46) ("minterm_0n" 3) ("minterm_0n" 4)))
        (instance "OR2" (("sum_1" 0) ("sumint_0n" 2) ("sumint_0n" 3)))
        (instance "NAND2" (("sumint_0n" 3) ("internal_0n" 48) ("internal_0n" 49)))
        (instance "NOR2" (("internal_0n" 49) ("minterm_0n" 27) ("minterm_0n" 28)))
        (instance "NOR2" (("internal_0n" 48) ("minterm_0n" 21) ("minterm_0n" 22)))
        (instance "NAND2" (("sumint_0n" 2) ("internal_0n" 50) ("internal_0n" 51)))
        (instance "NOR2" (("internal_0n" 51) ("minterm_0n" 8) ("minterm_0n" 15)))
        (instance "NOR2" (("internal_0n" 50) ("minterm_0n" 1) ("minterm_0n" 2)))
        (instance "OR2" (("sum_0" 0) ("sumint_0n" 0) ("sumint_0n" 1)))
        (instance "NAND2" (("sumint_0n" 1) ("internal_0n" 52) ("internal_0n" 53)))
        (instance "NOR2" (("internal_0n" 53) ("minterm_0n" 25) ("minterm_0n" 26)))
        (instance "NOR2" (("internal_0n" 52) ("minterm_0n" 19) ("minterm_0n" 20)))
        (instance "NAND2" (("sumint_0n" 0) ("internal_0n" 54) ("internal_0n" 55)))
        (instance "NOR2" (("internal_0n" 55) ("minterm_0n" 13) ("minterm_0n" 14)))
        (instance "NOR2" (("internal_0n" 54) ("minterm_0n" 0) ("minterm_0n" 7)))
        (instance "C3" (("minterm_0n" 31) ("i0_3" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 30) ("i0_3" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 29) ("i0_3" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 28) ("i0_3" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 27) ("i0_3" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 26) ("i0_3" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 25) ("i0_3" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 24) ("i0_3" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 23) ("i0_2" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 22) ("i0_2" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 21) ("i0_2" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 20) ("i0_2" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 19) ("i0_2" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 18) ("i0_2" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 17) ("i0_2" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 16) ("i0_2" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 15) ("i0_1" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 14) ("i0_1" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 13) ("i0_1" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 12) ("i0_1" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 11) ("i0_1" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 10) ("i0_1" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 9) ("i0_1" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 8) ("i0_1" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 7) ("i0_0" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 6) ("i0_0" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 5) ("i0_0" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 4) ("i0_0" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 3) ("i0_0" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 2) ("i0_0" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 1) ("i0_0" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 0) ("i0_0" 0) ("i1_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSFS"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 36)
        ("minterm_0n" 32)
        ("sumint_0n" 8)
        ("carrint_0n" 8)
    )
    (instances
        (instance "NAND2" (("co_1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("carrint_0n" 6) ("carrint_0n" 7)))
        (instance "NOR2" (("internal_0n" 0) ("carrint_0n" 4) ("carrint_0n" 5)))
        (instance "NAND2" (("carrint_0n" 7) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("minterm_0n" 23) ("minterm_0n" 31)))
        (instance "NOR2" (("internal_0n" 2) ("minterm_0n" 21) ("minterm_0n" 22)))
        (instance "NAND2" (("carrint_0n" 6) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("minterm_0n" 14) ("minterm_0n" 15)))
        (instance "NOR2" (("internal_0n" 4) ("minterm_0n" 12) ("minterm_0n" 13)))
        (instance "NAND2" (("carrint_0n" 5) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("minterm_0n" 7) ("minterm_0n" 11)))
        (instance "NOR2" (("internal_0n" 6) ("minterm_0n" 5) ("minterm_0n" 6)))
        (instance "NAND2" (("carrint_0n" 4) ("internal_0n" 8) ("internal_0n" 9)))
        (instance "NOR2" (("internal_0n" 9) ("minterm_0n" 3) ("minterm_0n" 4)))
        (instance "NOR2" (("internal_0n" 8) ("minterm_0n" 1) ("minterm_0n" 2)))
        (instance "NAND2" (("co_0" 0) ("internal_0n" 10) ("internal_0n" 11)))
        (instance "NOR2" (("internal_0n" 11) ("carrint_0n" 2) ("carrint_0n" 3)))
        (instance "NOR2" (("internal_0n" 10) ("carrint_0n" 0) ("carrint_0n" 1)))
        (instance "NAND2" (("carrint_0n" 3) ("internal_0n" 12) ("internal_0n" 13)))
        (instance "NOR2" (("internal_0n" 13) ("minterm_0n" 29) ("minterm_0n" 30)))
        (instance "NOR2" (("internal_0n" 12) ("minterm_0n" 27) ("minterm_0n" 28)))
        (instance "NAND2" (("carrint_0n" 2) ("internal_0n" 14) ("internal_0n" 15)))
        (instance "NOR2" (("internal_0n" 15) ("minterm_0n" 25) ("minterm_0n" 26)))
        (instance "NOR2" (("internal_0n" 14) ("minterm_0n" 20) ("minterm_0n" 24)))
        (instance "NAND2" (("carrint_0n" 1) ("internal_0n" 16) ("internal_0n" 17)))
        (instance "NOR2" (("internal_0n" 17) ("minterm_0n" 18) ("minterm_0n" 19)))
        (instance "NOR2" (("internal_0n" 16) ("minterm_0n" 16) ("minterm_0n" 17)))
        (instance "NAND2" (("carrint_0n" 0) ("internal_0n" 18) ("internal_0n" 19)))
        (instance "NOR2" (("internal_0n" 19) ("minterm_0n" 9) ("minterm_0n" 10)))
        (instance "NOR2" (("internal_0n" 18) ("minterm_0n" 0) ("minterm_0n" 8)))
        (instance "OR2" (("sum_3" 0) ("sumint_0n" 6) ("sumint_0n" 7)))
        (instance "NAND2" (("sumint_0n" 7) ("internal_0n" 20) ("internal_0n" 21)))
        (instance "NOR2" (("internal_0n" 21) ("minterm_0n" 24) ("minterm_0n" 31)))
        (instance "NOR2" (("internal_0n" 20) ("minterm_0n" 21) ("minterm_0n" 22)))
        (instance "NAND2" (("sumint_0n" 6) ("internal_0n" 22) ("internal_0n" 23)))
        (instance "NOR2" (("internal_0n" 23) ("minterm_0n" 11) ("minterm_0n" 12)))
        (instance "NOR2" (("internal_0n" 22) ("minterm_0n" 1) ("minterm_0n" 2)))
        (instance "OR2" (("sum_2" 0) ("sumint_0n" 4) ("sumint_0n" 5)))
        (instance "NAND2" (("sumint_0n" 5) ("internal_0n" 24) ("internal_0n" 25)))
        (instance "NOR2" (("internal_0n" 25) ("minterm_0n" 25) ("minterm_0n" 26)))
        (instance "NOR2" (("internal_0n" 24) ("minterm_0n" 16) ("minterm_0n" 23)))
        (instance "NAND2" (("sumint_0n" 4) ("internal_0n" 26) ("internal_0n" 27)))
        (instance "NOR2" (("internal_0n" 27) ("minterm_0n" 13) ("minterm_0n" 14)))
        (instance "NOR2" (("internal_0n" 26) ("minterm_0n" 3) ("minterm_0n" 4)))
        (instance "OR2" (("sum_1" 0) ("sumint_0n" 2) ("sumint_0n" 3)))
        (instance "NAND2" (("sumint_0n" 3) ("internal_0n" 28) ("internal_0n" 29)))
        (instance "NOR2" (("internal_0n" 29) ("minterm_0n" 27) ("minterm_0n" 28)))
        (instance "NOR2" (("internal_0n" 28) ("minterm_0n" 17) ("minterm_0n" 18)))
        (instance "NAND2" (("sumint_0n" 2) ("internal_0n" 30) ("internal_0n" 31)))
        (instance "NOR2" (("internal_0n" 31) ("minterm_0n" 8) ("minterm_0n" 15)))
        (instance "NOR2" (("internal_0n" 30) ("minterm_0n" 5) ("minterm_0n" 6)))
        (instance "OR2" (("sum_0" 0) ("sumint_0n" 0) ("sumint_0n" 1)))
        (instance "NAND2" (("sumint_0n" 1) ("internal_0n" 32) ("internal_0n" 33)))
        (instance "NOR2" (("internal_0n" 33) ("minterm_0n" 29) ("minterm_0n" 30)))
        (instance "NOR2" (("internal_0n" 32) ("minterm_0n" 19) ("minterm_0n" 20)))
        (instance "NAND2" (("sumint_0n" 0) ("internal_0n" 34) ("internal_0n" 35)))
        (instance "NOR2" (("internal_0n" 35) ("minterm_0n" 9) ("minterm_0n" 10)))
        (instance "NOR2" (("internal_0n" 34) ("minterm_0n" 0) ("minterm_0n" 7)))
        (instance "C3" (("minterm_0n" 31) ("i0_3" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 30) ("i0_3" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 29) ("i0_3" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 28) ("i0_3" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 27) ("i0_3" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 26) ("i0_3" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 25) ("i0_3" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 24) ("i0_3" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 23) ("i0_2" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 22) ("i0_2" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 21) ("i0_2" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 20) ("i0_2" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 19) ("i0_2" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 18) ("i0_2" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 17) ("i0_2" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 16) ("i0_2" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 15) ("i0_1" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 14) ("i0_1" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 13) ("i0_1" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 12) ("i0_1" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 11) ("i0_1" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 10) ("i0_1" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 9) ("i0_1" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 8) ("i0_1" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 7) ("i0_0" 0) ("i1_3" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 6) ("i0_0" 0) ("i1_3" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 5) ("i0_0" 0) ("i1_2" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 4) ("i0_0" 0) ("i1_2" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 3) ("i0_0" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 2) ("i0_0" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("minterm_0n" 1) ("i0_0" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("minterm_0n" 0) ("i0_0" 0) ("i1_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLFA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 4)
        ("mint_0n" 6)
        ("assoc_0n" 6)
        ("eqv_0n" 4)
        ("fsum_0n" 4)
        ("fcar_0n" 2)
        ("sint_0n" 4)
    )
    (instances
        (instance "TH34W22" (("co_1" 0) ("fcar_0n" 1) ("ci_1" 0) ("fsum_0n" 0) ("ci_0" 0)))
        (instance "TH34W22" (("co_0" 0) ("fcar_0n" 0) ("ci_0" 0) ("fsum_0n" 0) ("ci_1" 0)))
        (instance "TH23W2" (("sum_3" 0) ("sint_0n" 3) ("ci_0" 0) ("fsum_0n" 0)))
        (instance "TH23W2" (("sum_2" 0) ("sint_0n" 2) ("ci_0" 0) ("fsum_0n" 2)))
        (instance "TH23W2" (("sum_1" 0) ("sint_0n" 1) ("ci_0" 0) ("fsum_0n" 1)))
        (instance "TH23W2" (("sum_0" 0) ("sint_0n" 0) ("ci_0" 0) ("fsum_0n" 3)))
        (instance "C2" (("sint_0n" 3) ("ci_1" 0) ("fsum_0n" 2)))
        (instance "C2" (("sint_0n" 2) ("ci_1" 0) ("fsum_0n" 1)))
        (instance "C2" (("sint_0n" 1) ("ci_1" 0) ("fsum_0n" 3)))
        (instance "C2" (("sint_0n" 0) ("ci_1" 0) ("fsum_0n" 0)))
        (instance "NAND2" (("fcar_0n" 1) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("eqv_0n" 2) ("eqv_0n" 3)))
        (instance "NOR2" (("internal_0n" 0) ("assoc_0n" 4) ("assoc_0n" 5)))
        (instance "NAND2" (("fcar_0n" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("eqv_0n" 0) ("eqv_0n" 1)))
        (instance "NOR2" (("internal_0n" 2) ("assoc_0n" 0) ("assoc_0n" 1)))
        (instance "OR3" (("fsum_0n" 3) ("assoc_0n" 4) ("eqv_0n" 0) ("eqv_0n" 2)))
        (instance "OR3" (("fsum_0n" 2) ("assoc_0n" 1) ("eqv_0n" 1) ("eqv_0n" 3)))
        (instance "OR2" (("fsum_0n" 1) ("assoc_0n" 0) ("assoc_0n" 5)))
        (instance "OR2" (("fsum_0n" 0) ("assoc_0n" 2) ("assoc_0n" 3)))
        (instance "C2" (("eqv_0n" 3) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("eqv_0n" 2) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("eqv_0n" 1) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("eqv_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "TH23W2" (("assoc_0n" 5) ("mint_0n" 5) ("i0_3" 0) ("i1_2" 0)))
        (instance "TH23W2" (("assoc_0n" 4) ("mint_0n" 4) ("i0_3" 0) ("i1_1" 0)))
        (instance "TH23W2" (("assoc_0n" 3) ("mint_0n" 3) ("i0_2" 0) ("i1_1" 0)))
        (instance "TH23W2" (("assoc_0n" 2) ("mint_0n" 2) ("i0_3" 0) ("i1_0" 0)))
        (instance "TH23W2" (("assoc_0n" 1) ("mint_0n" 1) ("i0_2" 0) ("i1_0" 0)))
        (instance "TH23W2" (("assoc_0n" 0) ("mint_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLFASE"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
        ("s_0" output 1)
        ("s_1" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("mint_0n" 6)
        ("assoc_0n" 6)
        ("eqv_0n" 4)
        ("fsum_0n" 4)
        ("fcar_0n" 2)
        ("fext_0n" 2)
        ("fshar_0n" 1)
        ("sint_0n" 4)
    )
    (instances
        (instance "TH34W22" (("s_1" 0) ("fext_0n" 1) ("ci_0" 0) ("ci_1" 0) ("fshar_0n" 0)))
        (instance "TH34W22" (("s_0" 0) ("fext_0n" 0) ("ci_1" 0) ("ci_0" 0) ("fshar_0n" 0)))
        (instance "TH34W22" (("co_1" 0) ("fcar_0n" 1) ("ci_1" 0) ("fsum_0n" 0) ("ci_0" 0)))
        (instance "TH34W22" (("co_0" 0) ("fcar_0n" 0) ("ci_0" 0) ("fsum_0n" 0) ("ci_1" 0)))
        (instance "TH23W2" (("sum_3" 0) ("sint_0n" 3) ("ci_0" 0) ("fsum_0n" 0)))
        (instance "TH23W2" (("sum_2" 0) ("sint_0n" 2) ("ci_0" 0) ("fsum_0n" 2)))
        (instance "TH23W2" (("sum_1" 0) ("sint_0n" 1) ("ci_0" 0) ("fsum_0n" 1)))
        (instance "TH23W2" (("sum_0" 0) ("sint_0n" 0) ("ci_0" 0) ("fsum_0n" 3)))
        (instance "C2" (("sint_0n" 3) ("ci_1" 0) ("fsum_0n" 2)))
        (instance "C2" (("sint_0n" 2) ("ci_1" 0) ("fsum_0n" 1)))
        (instance "C2" (("sint_0n" 1) ("ci_1" 0) ("fsum_0n" 3)))
        (instance "C2" (("sint_0n" 0) ("ci_1" 0) ("fsum_0n" 0)))
        (instance "OR2" (("fshar_0n" 0) ("assoc_0n" 2) ("assoc_0n" 3)))
        (instance "NAND2" (("fext_0n" 1) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("eqv_0n" 2) ("eqv_0n" 3)))
        (instance "NOR2" (("internal_0n" 0) ("assoc_0n" 1) ("assoc_0n" 5)))
        (instance "NAND2" (("fext_0n" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("eqv_0n" 0) ("eqv_0n" 1)))
        (instance "NOR2" (("internal_0n" 2) ("assoc_0n" 0) ("assoc_0n" 4)))
        (instance "NAND2" (("fcar_0n" 1) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("eqv_0n" 2) ("eqv_0n" 3)))
        (instance "NOR2" (("internal_0n" 4) ("assoc_0n" 4) ("assoc_0n" 5)))
        (instance "NAND2" (("fcar_0n" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("eqv_0n" 0) ("eqv_0n" 1)))
        (instance "NOR2" (("internal_0n" 6) ("assoc_0n" 0) ("assoc_0n" 1)))
        (instance "OR3" (("fsum_0n" 3) ("assoc_0n" 4) ("eqv_0n" 0) ("eqv_0n" 2)))
        (instance "OR3" (("fsum_0n" 2) ("assoc_0n" 1) ("eqv_0n" 1) ("eqv_0n" 3)))
        (instance "OR2" (("fsum_0n" 1) ("assoc_0n" 0) ("assoc_0n" 5)))
        (instance "OR2" (("fsum_0n" 0) ("assoc_0n" 2) ("assoc_0n" 3)))
        (instance "C2" (("eqv_0n" 3) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("eqv_0n" 2) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("eqv_0n" 1) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("eqv_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "TH23W2" (("assoc_0n" 5) ("mint_0n" 5) ("i0_3" 0) ("i1_2" 0)))
        (instance "TH23W2" (("assoc_0n" 4) ("mint_0n" 4) ("i0_3" 0) ("i1_1" 0)))
        (instance "TH23W2" (("assoc_0n" 3) ("mint_0n" 3) ("i0_2" 0) ("i1_1" 0)))
        (instance "TH23W2" (("assoc_0n" 2) ("mint_0n" 2) ("i0_3" 0) ("i1_0" 0)))
        (instance "TH23W2" (("assoc_0n" 1) ("mint_0n" 1) ("i0_2" 0) ("i1_0" 0)))
        (instance "TH23W2" (("assoc_0n" 0) ("mint_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLFS"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 12)
        ("mint_0n" 16)
        ("fsum_0n" 4)
        ("fcar_0n" 2)
        ("cint_0n" 2)
        ("sint_0n" 4)
    )
    (instances
        (instance "TH34W22" (("co_1" 0) ("fcar_0n" 1) ("ci_1" 0) ("fsum_0n" 0) ("ci_0" 0)))
        (instance "TH34W22" (("co_0" 0) ("fcar_0n" 0) ("ci_0" 0) ("fsum_0n" 0) ("ci_1" 0)))
        (instance "TH23W2" (("sum_3" 0) ("sint_0n" 3) ("ci_0" 0) ("fsum_0n" 3)))
        (instance "TH23W2" (("sum_2" 0) ("sint_0n" 2) ("ci_0" 0) ("fsum_0n" 2)))
        (instance "TH23W2" (("sum_1" 0) ("sint_0n" 1) ("ci_0" 0) ("fsum_0n" 1)))
        (instance "TH23W2" (("sum_0" 0) ("sint_0n" 0) ("ci_0" 0) ("fsum_0n" 0)))
        (instance "C2" (("sint_0n" 3) ("ci_1" 0) ("fsum_0n" 0)))
        (instance "C2" (("sint_0n" 2) ("ci_1" 0) ("fsum_0n" 3)))
        (instance "C2" (("sint_0n" 1) ("ci_1" 0) ("fsum_0n" 2)))
        (instance "C2" (("sint_0n" 0) ("ci_1" 0) ("fsum_0n" 1)))
        (instance "OR3" (("fcar_0n" 1) ("mint_0n" 7) ("mint_0n" 11) ("cint_0n" 1)))
        (instance "OR3" (("fcar_0n" 0) ("mint_0n" 13) ("mint_0n" 14) ("cint_0n" 0)))
        (instance "NAND2" (("cint_0n" 1) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 3) ("mint_0n" 6)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "NAND2" (("cint_0n" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 9) ("mint_0n" 12)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 4) ("mint_0n" 8)))
        (instance "NAND2" (("fsum_0n" 3) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("mint_0n" 11) ("mint_0n" 12)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 1) ("mint_0n" 6)))
        (instance "NAND2" (("fsum_0n" 2) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("mint_0n" 8) ("mint_0n" 13)))
        (instance "NOR2" (("internal_0n" 6) ("mint_0n" 2) ("mint_0n" 7)))
        (instance "NAND2" (("fsum_0n" 1) ("internal_0n" 8) ("internal_0n" 9)))
        (instance "NOR2" (("internal_0n" 9) ("mint_0n" 9) ("mint_0n" 14)))
        (instance "NOR2" (("internal_0n" 8) ("mint_0n" 3) ("mint_0n" 4)))
        (instance "NAND2" (("fsum_0n" 0) ("internal_0n" 10) ("internal_0n" 11)))
        (instance "NOR2" (("internal_0n" 11) ("mint_0n" 10) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 10) ("mint_0n" 0) ("mint_0n" 5)))
        (instance "C2" (("mint_0n" 15) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 14) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 13) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 11) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 10) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 9) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSPCA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 7)
    )
    (instances
        (instance "NAND2" (("co_1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("sum_2" 0) ("mint_0n" 6)))
        (instance "NOR2" (("internal_0n" 0) ("sum_0" 0) ("sum_1" 0)))
        (instance "OR2" (("sum_3" 0) ("co_0" 0) ("mint_0n" 6)))
        (instance "OR2" (("sum_2" 0) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "OR2" (("sum_1" 0) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "OR2" (("sum_0" 0) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "C2" (("mint_0n" 6) ("i0_3" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_3" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_2" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("ci_1" 0)))
        (instance "C2" (("co_0" 0) ("i0_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLPCA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 4)
    )
    (instances
        (instance "NAND2" (("co_1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("sum_2" 0) ("mint_0n" 3)))
        (instance "NOR2" (("internal_0n" 0) ("sum_0" 0) ("sum_1" 0)))
        (instance "OR2" (("sum_3" 0) ("co_0" 0) ("mint_0n" 3)))
        (instance "C2" (("mint_0n" 3) ("i0_3" 0) ("ci_1" 0)))
        (instance "C2" (("co_0" 0) ("i0_0" 0) ("ci_0" 0)))
        (instance "TH23W2" (("sum_2" 0) ("mint_0n" 2) ("i0_3" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_2" 0) ("ci_1" 0)))
        (instance "TH23W2" (("sum_1" 0) ("mint_0n" 1) ("i0_2" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("ci_1" 0)))
        (instance "TH23W2" (("sum_0" 0) ("mint_0n" 0) ("i0_1" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("ci_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSPCASE"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
        ("s_0" output 1)
        ("s_1" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 7)
    )
    (instances
        (instance "OR3" (("s_1" 0) ("sum_3" 0) ("sum_2" 0) ("mint_0n" 3)))
        (instance "OR2" (("s_0" 0) ("sum_0" 0) ("mint_0n" 2)))
        (instance "NAND2" (("co_1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("sum_2" 0) ("mint_0n" 6)))
        (instance "NOR2" (("internal_0n" 0) ("sum_0" 0) ("sum_1" 0)))
        (instance "OR2" (("sum_3" 0) ("co_0" 0) ("mint_0n" 6)))
        (instance "OR2" (("sum_2" 0) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "OR2" (("sum_1" 0) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "OR2" (("sum_0" 0) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "C2" (("mint_0n" 6) ("i0_3" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_3" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_2" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("ci_1" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("ci_1" 0)))
        (instance "C2" (("co_0" 0) ("i0_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLPCASE"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
        ("s_0" output 1)
        ("s_1" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 5)
    )
    (instances
        (instance "OR3" (("s_1" 0) ("sum_3" 0) ("sum_2" 0) ("mint_0n" 3)))
        (instance "OR2" (("s_0" 0) ("sum_0" 0) ("mint_0n" 2)))
        (instance "NAND2" (("co_1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("sum_2" 0) ("mint_0n" 4)))
        (instance "NOR2" (("internal_0n" 0) ("sum_0" 0) ("sum_1" 0)))
        (instance "OR2" (("sum_3" 0) ("co_0" 0) ("mint_0n" 4)))
        (instance "C2" (("mint_0n" 4) ("i0_3" 0) ("ci_1" 0)))
        (instance "C2" (("co_0" 0) ("i0_0" 0) ("ci_0" 0)))
        (instance "OR2" (("sum_2" 0) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "C2" (("mint_0n" 3) ("i0_3" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_2" 0) ("ci_1" 0)))
        (instance "TH23W2" (("sum_1" 0) ("mint_0n" 1) ("i0_2" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("ci_1" 0)))
        (instance "TH23W2" (("sum_0" 0) ("mint_0n" 0) ("i0_1" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("ci_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRDIMSCA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("mint_0n" 16)
        ("sopint_0n" 1)
    )
    (instances
        (instance "NAND2" (("co_1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 14) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 11) ("mint_0n" 13)))
        (instance "NAND2" (("co_0" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("sum_2" 0) ("sum_3" 0)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 0) ("sopint_0n" 0)))
        (instance "NAND2" (("sum_3" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("mint_0n" 10) ("mint_0n" 12)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 7) ("mint_0n" 9)))
        (instance "NAND2" (("sum_2" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("mint_0n" 6) ("mint_0n" 8)))
        (instance "NOR2" (("internal_0n" 6) ("mint_0n" 3) ("mint_0n" 5)))
        (instance "OR3" (("sum_1" 0) ("mint_0n" 11) ("mint_0n" 15) ("sopint_0n" 0)))
        (instance "OR3" (("sopint_0n" 0) ("mint_0n" 1) ("mint_0n" 2) ("mint_0n" 4)))
        (instance "OR3" (("sum_0" 0) ("mint_0n" 0) ("mint_0n" 13) ("mint_0n" 14)))
        (instance "C3" (("mint_0n" 15) ("i0_3" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 14) ("i0_3" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 13) ("i0_3" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 11) ("i0_2" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 10) ("i0_2" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 9) ("i0_2" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 7) ("i0_1" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 6) ("i0_1" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 5) ("i0_1" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 3) ("i0_0" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 2) ("i0_0" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 1) ("i0_0" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRNCLCA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("mint_0n" 5)
        ("sopint_0n" 3)
        ("sumint_0n" 6)
        ("carint_0n" 5)
    )
    (instances
        (instance "TH23W2" (("co_1" 0) ("carint_0n" 3) ("carint_0n" 4) ("ci_1" 0)))
        (instance "OR3" (("carint_0n" 4) ("mint_0n" 0) ("mint_0n" 3) ("mint_0n" 4)))
        (instance "C2" (("carint_0n" 3) ("mint_0n" 0) ("ci_0" 0)))
        (instance "OR3" (("co_0" 0) ("carint_0n" 2) ("sum_2" 0) ("sum_3" 0)))
        (instance "TH23W2" (("carint_0n" 2) ("carint_0n" 1) ("carint_0n" 0) ("ci_1" 0)))
        (instance "TH23" (("carint_0n" 1) ("carint_0n" 0) ("sopint_0n" 1) ("ci_0" 0)))
        (instance "C2" (("carint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "TH23W2" (("sum_1" 0) ("sumint_0n" 4) ("sumint_0n" 5) ("ci_0" 0)))
        (instance "OR2" (("sumint_0n" 5) ("mint_0n" 3) ("mint_0n" 4)))
        (instance "C2" (("sumint_0n" 4) ("sopint_0n" 2) ("ci_1" 0)))
        (instance "TH23W2" (("sum_2" 0) ("sumint_0n" 3) ("sopint_0n" 1) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 3) ("sopint_0n" 2) ("ci_0" 0)))
        (instance "TH23W2" (("sum_1" 0) ("sumint_0n" 1) ("sumint_0n" 2) ("ci_1" 0)))
        (instance "OR2" (("sumint_0n" 2) ("sopint_0n" 0) ("mint_0n" 3)))
        (instance "C2" (("sumint_0n" 1) ("sopint_0n" 1) ("ci_0" 0)))
        (instance "TH23W2" (("sum_0" 0) ("sumint_0n" 0) ("mint_0n" 4) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 0) ("sopint_0n" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_2" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 2) ("mint_0n" 2) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 1) ("mint_0n" 1) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 0) ("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_3" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRDIMSCASE"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
        ("s_0" output 1)
        ("s_1" output 1)
    )
    (nets
        ("internal_0n" 6)
        ("mint_0n" 16)
        ("sopint_0n" 3)
    )
    (instances
        (instance "OR2" (("s_1" 0) ("sopint_0n" 2) ("mint_0n" 8)))
        (instance "NAND2" (("s_0" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("sopint_0n" 1) ("mint_0n" 7)))
        (instance "NOR2" (("internal_0n" 0) ("sum_1" 0) ("sum_0" 0)))
        (instance "NAND2" (("co_1" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 14) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 11) ("mint_0n" 13)))
        (instance "NAND2" (("co_0" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("sum_2" 0) ("sum_3" 0)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 0) ("sopint_0n" 0)))
        (instance "OR2" (("sum_3" 0) ("mint_0n" 7) ("sopint_0n" 2)))
        (instance "OR3" (("sopint_0n" 2) ("mint_0n" 9) ("mint_0n" 10) ("mint_0n" 12)))
        (instance "OR2" (("sum_2" 0) ("sopint_0n" 1) ("mint_0n" 8)))
        (instance "OR3" (("sopint_0n" 1) ("mint_0n" 3) ("mint_0n" 5) ("mint_0n" 6)))
        (instance "OR3" (("sum_1" 0) ("mint_0n" 11) ("mint_0n" 15) ("sopint_0n" 0)))
        (instance "OR3" (("sopint_0n" 0) ("mint_0n" 1) ("mint_0n" 2) ("mint_0n" 4)))
        (instance "OR3" (("sum_0" 0) ("mint_0n" 0) ("mint_0n" 13) ("mint_0n" 14)))
        (instance "C3" (("mint_0n" 15) ("i0_3" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 14) ("i0_3" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 13) ("i0_3" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 11) ("i0_2" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 10) ("i0_2" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 9) ("i0_2" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 7) ("i0_1" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 6) ("i0_1" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 5) ("i0_1" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 3) ("i0_0" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 2) ("i0_0" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 1) ("i0_0" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRNCLCASE"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
        ("s_0" output 1)
        ("s_1" output 1)
    )
    (nets
        ("mint_0n" 6)
        ("sopint_0n" 3)
        ("sumint_0n" 6)
        ("carint_0n" 5)
        ("exint_0n" 4)
    )
    (instances
        (instance "TH23W2" (("s_1" 0) ("exint_0n" 3) ("mint_0n" 3) ("ci_1" 0)))
        (instance "C2" (("exint_0n" 3) ("exint_0n" 2) ("ci_0" 0)))
        (instance "OR3" (("exint_0n" 2) ("mint_0n" 3) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "OR3" (("s_0" 0) ("sum_1" 0) ("sum_0" 0) ("exint_0n" 1)))
        (instance "TH23W2" (("exint_0n" 1) ("exint_0n" 0) ("mint_0n" 2) ("ci_0" 0)))
        (instance "TH23" (("exint_0n" 0) ("ci_1" 0) ("sopint_0n" 1) ("mint_0n" 2)))
        (instance "TH23W2" (("co_1" 0) ("carint_0n" 3) ("carint_0n" 4) ("ci_1" 0)))
        (instance "OR3" (("carint_0n" 4) ("mint_0n" 0) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "C2" (("carint_0n" 3) ("mint_0n" 0) ("ci_0" 0)))
        (instance "OR3" (("co_0" 0) ("carint_0n" 2) ("sum_2" 0) ("sum_3" 0)))
        (instance "TH23W2" (("carint_0n" 2) ("carint_0n" 1) ("carint_0n" 0) ("ci_1" 0)))
        (instance "TH23" (("carint_0n" 1) ("carint_0n" 0) ("sopint_0n" 1) ("ci_0" 0)))
        (instance "C2" (("carint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "TH23W2" (("sum_1" 0) ("sumint_0n" 4) ("sumint_0n" 5) ("ci_0" 0)))
        (instance "OR2" (("sumint_0n" 5) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "C2" (("sumint_0n" 4) ("sopint_0n" 2) ("ci_1" 0)))
        (instance "TH23W2" (("sum_2" 0) ("sumint_0n" 3) ("sopint_0n" 1) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 3) ("sopint_0n" 2) ("ci_0" 0)))
        (instance "TH23W2" (("sum_1" 0) ("sumint_0n" 1) ("sumint_0n" 2) ("ci_1" 0)))
        (instance "OR2" (("sumint_0n" 2) ("sopint_0n" 0) ("mint_0n" 4)))
        (instance "C2" (("sumint_0n" 1) ("sopint_0n" 1) ("ci_0" 0)))
        (instance "TH23W2" (("sum_0" 0) ("sumint_0n" 0) ("mint_0n" 5) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 0) ("sopint_0n" 0) ("ci_0" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("i1_1" 0)))
        (instance "OR2" (("sopint_0n" 2) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "C2" (("mint_0n" 3) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 1) ("mint_0n" 1) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 0) ("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_3" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRDIMSPCA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("internal_0n" 12)
        ("mint_0n" 16)
        ("sopint_0n" 1)
    )
    (instances
        (instance "OR3" (("co_1" 0) ("sopint_0n" 0) ("sum_0" 0) ("sum_1" 0)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 14) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 11) ("mint_0n" 13)))
        (instance "NAND2" (("co_0" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 2) ("mint_0n" 4)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "NAND2" (("sum_3" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("mint_0n" 4) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "NAND2" (("sum_2" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("mint_0n" 13) ("mint_0n" 14)))
        (instance "NOR2" (("internal_0n" 6) ("mint_0n" 0) ("mint_0n" 11)))
        (instance "NAND2" (("sum_1" 0) ("internal_0n" 8) ("internal_0n" 9)))
        (instance "NOR2" (("internal_0n" 9) ("mint_0n" 10) ("mint_0n" 12)))
        (instance "NOR2" (("internal_0n" 8) ("mint_0n" 7) ("mint_0n" 9)))
        (instance "NAND2" (("sum_0" 0) ("internal_0n" 10) ("internal_0n" 11)))
        (instance "NOR2" (("internal_0n" 11) ("mint_0n" 6) ("mint_0n" 8)))
        (instance "NOR2" (("internal_0n" 10) ("mint_0n" 3) ("mint_0n" 5)))
        (instance "C3" (("mint_0n" 15) ("i0_3" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 14) ("i0_3" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 13) ("i0_3" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 11) ("i0_2" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 10) ("i0_2" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 9) ("i0_2" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 7) ("i0_1" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 6) ("i0_1" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 5) ("i0_1" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 3) ("i0_0" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 2) ("i0_0" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 1) ("i0_0" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRNCLPCA"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
    )
    (nets
        ("mint_0n" 5)
        ("sopint_0n" 4)
        ("sumint_0n" 4)
        ("carint_0n" 2)
    )
    (instances
        (instance "TH23W2" (("co_1" 0) ("carint_0n" 1) ("mint_0n" 1) ("ci_0" 0)))
        (instance "TH23" (("carint_0n" 1) ("sopint_0n" 3) ("mint_0n" 1) ("ci_1" 0)))
        (instance "TH23W2" (("co_0" 0) ("carint_0n" 0) ("mint_0n" 0) ("ci_1" 0)))
        (instance "TH23" (("carint_0n" 0) ("sopint_0n" 1) ("mint_0n" 0) ("ci_0" 0)))
        (instance "TH23W2" (("sum_3" 0) ("sumint_0n" 3) ("sopint_0n" 0) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 3) ("sopint_0n" 1) ("ci_0" 0)))
        (instance "TH23W2" (("sum_2" 0) ("sumint_0n" 2) ("sopint_0n" 3) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 2) ("sopint_0n" 0) ("ci_0" 0)))
        (instance "TH23W2" (("sum_1" 0) ("sumint_0n" 1) ("sopint_0n" 2) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 1) ("sopint_0n" 3) ("ci_0" 0)))
        (instance "TH23W2" (("sum_0" 0) ("sumint_0n" 0) ("sopint_0n" 1) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 0) ("sopint_0n" 2) ("ci_0" 0)))
        (instance "TH23W2" (("sopint_0n" 3) ("mint_0n" 4) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 2) ("mint_0n" 3) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 1) ("mint_0n" 2) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_1" 0)))
        (instance "OR2" (("sopint_0n" 0) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "C2" (("mint_0n" 1) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRDIMSPCASE"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
        ("s_0" output 1)
        ("s_1" output 1)
    )
    (nets
        ("internal_0n" 16)
        ("mint_0n" 16)
        ("sopint_0n" 2)
    )
    (instances
        (instance "OR3" (("s_1" 0) ("sopint_0n" 1) ("sum_2" 0) ("sum_3" 0)))
        (instance "NAND2" (("sopint_0n" 1) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 10) ("mint_0n" 12)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 8) ("mint_0n" 9)))
        (instance "NAND2" (("s_0" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 6) ("mint_0n" 7)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 3) ("mint_0n" 5)))
        (instance "OR3" (("co_1" 0) ("sopint_0n" 0) ("sum_0" 0) ("sum_1" 0)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("mint_0n" 14) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 11) ("mint_0n" 13)))
        (instance "NAND2" (("co_0" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("mint_0n" 2) ("mint_0n" 4)))
        (instance "NOR2" (("internal_0n" 6) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "NAND2" (("sum_3" 0) ("internal_0n" 8) ("internal_0n" 9)))
        (instance "NOR2" (("internal_0n" 9) ("mint_0n" 4) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 8) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "NAND2" (("sum_2" 0) ("internal_0n" 10) ("internal_0n" 11)))
        (instance "NOR2" (("internal_0n" 11) ("mint_0n" 13) ("mint_0n" 14)))
        (instance "NOR2" (("internal_0n" 10) ("mint_0n" 0) ("mint_0n" 11)))
        (instance "NAND2" (("sum_1" 0) ("internal_0n" 12) ("internal_0n" 13)))
        (instance "NOR2" (("internal_0n" 13) ("mint_0n" 10) ("mint_0n" 12)))
        (instance "NOR2" (("internal_0n" 12) ("mint_0n" 7) ("mint_0n" 9)))
        (instance "NAND2" (("sum_0" 0) ("internal_0n" 14) ("internal_0n" 15)))
        (instance "NOR2" (("internal_0n" 15) ("mint_0n" 6) ("mint_0n" 8)))
        (instance "NOR2" (("internal_0n" 14) ("mint_0n" 3) ("mint_0n" 5)))
        (instance "C3" (("mint_0n" 15) ("i0_3" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 14) ("i0_3" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 13) ("i0_3" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 11) ("i0_2" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 10) ("i0_2" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 9) ("i0_2" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 7) ("i0_1" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 6) ("i0_1" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 5) ("i0_1" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 3) ("i0_0" 0) ("i1_1" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 2) ("i0_0" 0) ("i1_1" 0) ("ci_0" 0)))
        (instance "C3" (("mint_0n" 1) ("i0_0" 0) ("i1_0" 0) ("ci_1" 0)))
        (instance "C3" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0) ("ci_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRNCLPCASE"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("ci_0" input 1)
        ("ci_1" input 1)
        ("co_0" output 1)
        ("co_1" output 1)
        ("sum_0" output 1)
        ("sum_1" output 1)
        ("sum_2" output 1)
        ("sum_3" output 1)
        ("s_0" output 1)
        ("s_1" output 1)
    )
    (nets
        ("mint_0n" 5)
        ("sopint_0n" 4)
        ("sumint_0n" 4)
        ("carint_0n" 2)
        ("exint_0n" 3)
    )
    (instances
        (instance "OR3" (("s_1" 0) ("sum_2" 0) ("sum_3" 0) ("exint_0n" 2)))
        (instance "TH23W2" (("exint_0n" 2) ("exint_0n" 1) ("mint_0n" 4) ("ci_1" 0)))
        (instance "TH23" (("exint_0n" 1) ("ci_0" 0) ("sopint_0n" 3) ("mint_0n" 4)))
        (instance "TH23W2" (("s_0" 0) ("exint_0n" 0) ("mint_0n" 3) ("ci_0" 0)))
        (instance "TH23" (("exint_0n" 0) ("ci_1" 0) ("sopint_0n" 1) ("mint_0n" 3)))
        (instance "TH23W2" (("co_1" 0) ("carint_0n" 1) ("mint_0n" 1) ("ci_0" 0)))
        (instance "TH23" (("carint_0n" 1) ("sopint_0n" 3) ("mint_0n" 1) ("ci_1" 0)))
        (instance "TH23W2" (("co_0" 0) ("carint_0n" 0) ("mint_0n" 0) ("ci_1" 0)))
        (instance "TH23" (("carint_0n" 0) ("sopint_0n" 1) ("mint_0n" 0) ("ci_0" 0)))
        (instance "TH23W2" (("sum_3" 0) ("sumint_0n" 3) ("sopint_0n" 0) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 3) ("sopint_0n" 1) ("ci_0" 0)))
        (instance "TH23W2" (("sum_2" 0) ("sumint_0n" 2) ("sopint_0n" 3) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 2) ("sopint_0n" 0) ("ci_0" 0)))
        (instance "TH23W2" (("sum_1" 0) ("sumint_0n" 1) ("sopint_0n" 2) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 1) ("sopint_0n" 3) ("ci_0" 0)))
        (instance "TH23W2" (("sum_0" 0) ("sumint_0n" 0) ("sopint_0n" 1) ("ci_1" 0)))
        (instance "C2" (("sumint_0n" 0) ("sopint_0n" 2) ("ci_0" 0)))
        (instance "TH23W2" (("sopint_0n" 3) ("mint_0n" 5) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("i1_1" 0)))
        (instance "OR2" (("sopint_0n" 2) ("mint_0n" 3) ("mint_0n" 4)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 1) ("mint_0n" 2) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_1" 0)))
        (instance "OR2" (("sopint_0n" 0) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "C2" (("mint_0n" 1) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSAND2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
        ("q0_3" output 1)
    )
    (nets
        ("internal_0n" 4)
        ("mint_0n" 15)
        ("sopint_0n" 2)
    )
    (instances
        (instance "OR3" (("q0_2" 0) ("mint_0n" 10) ("mint_0n" 11) ("mint_0n" 14)))
        (instance "OR3" (("q0_1" 0) ("mint_0n" 5) ("mint_0n" 7) ("mint_0n" 13)))
        (instance "OR3" (("q0_0" 0) ("mint_0n" 12) ("sopint_0n" 0) ("sopint_0n" 1)))
        (instance "NAND2" (("sopint_0n" 1) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 8) ("mint_0n" 9)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 4) ("mint_0n" 6)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "C2" (("q0_3" 0) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 14) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 13) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 11) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 10) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 9) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLAND2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
        ("q0_3" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 6)
        ("sopint_0n" 1)
    )
    (instances
        (instance "C2" (("q0_3" 0) ("i0_3" 0) ("i1_3" 0)))
        (instance "TH23W2" (("q0_2" 0) ("mint_0n" 5) ("i0_3" 0) ("i1_2" 0)))
        (instance "TH23" (("mint_0n" 5) ("i0_2" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH23W2" (("q0_1" 0) ("mint_0n" 4) ("i0_3" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 4) ("i0_1" 0) ("i1_1" 0) ("i1_3" 0)))
        (instance "TH23W2" (("q0_0" 0) ("sopint_0n" 0) ("i0_3" 0) ("i1_0" 0)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "TH23" (("mint_0n" 3) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 2) ("i0_1" 0) ("i1_0" 0) ("i1_2" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_0" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH23" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSOR2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
        ("q0_3" output 1)
    )
    (nets
        ("internal_0n" 4)
        ("mint_0n" 15)
        ("sopint_0n" 2)
    )
    (instances
        (instance "OR3" (("q0_3" 0) ("mint_0n" 14) ("sopint_0n" 0) ("sopint_0n" 1)))
        (instance "NAND2" (("sopint_0n" 1) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 12) ("mint_0n" 13)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 10) ("mint_0n" 11)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 6) ("mint_0n" 8)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 2) ("mint_0n" 5)))
        (instance "OR3" (("q0_2" 0) ("mint_0n" 1) ("mint_0n" 7) ("mint_0n" 9)))
        (instance "OR3" (("q0_1" 0) ("mint_0n" 0) ("mint_0n" 3) ("mint_0n" 4)))
        (instance "C2" (("mint_0n" 14) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 13) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 12) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 11) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 10) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 9) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 8) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("q0_0" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLOR2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
        ("q0_3" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 6)
        ("sopint_0n" 1)
    )
    (instances
        (instance "TH23W2" (("q0_3" 0) ("sopint_0n" 0) ("i0_0" 0) ("i1_3" 0)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "TH23" (("mint_0n" 5) ("i0_3" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH23" (("mint_0n" 4) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 3) ("i0_2" 0) ("i1_1" 0) ("i1_3" 0)))
        (instance "TH23" (("mint_0n" 2) ("i0_1" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH23W2" (("q0_2" 0) ("mint_0n" 1) ("i0_0" 0) ("i1_2" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_2" 0) ("i1_0" 0) ("i1_2" 0)))
        (instance "TH23W2" (("q0_1" 0) ("mint_0n" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 0) ("i0_1" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "C2" (("q0_0" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSXOR2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
        ("q0_3" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("mint_0n" 16)
    )
    (instances
        (instance "NAND2" (("q0_3" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 9) ("mint_0n" 12)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 3) ("mint_0n" 6)))
        (instance "NAND2" (("q0_2" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 8) ("mint_0n" 13)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 2) ("mint_0n" 7)))
        (instance "NAND2" (("q0_1" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("mint_0n" 11) ("mint_0n" 14)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 1) ("mint_0n" 4)))
        (instance "NAND2" (("q0_0" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("mint_0n" 10) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 6) ("mint_0n" 0) ("mint_0n" 5)))
        (instance "C2" (("mint_0n" 15) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 14) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 13) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 11) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 10) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 9) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLXOR2"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
        ("q0_3" output 1)
    )
    (nets
        ("mint_0n" 8)
        ("sopint_0n" 8)
    )
    (instances
        (instance "OR2" (("q0_3" 0) ("sopint_0n" 6) ("sopint_0n" 7)))
        (instance "TH23W2" (("sopint_0n" 7) ("mint_0n" 7) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_1" 0) ("i1_2" 0)))
        (instance "TH23W2" (("sopint_0n" 6) ("mint_0n" 6) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_0" 0) ("i1_3" 0)))
        (instance "OR2" (("q0_2" 0) ("sopint_0n" 4) ("sopint_0n" 5)))
        (instance "TH23W2" (("sopint_0n" 5) ("mint_0n" 5) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_3" 0)))
        (instance "TH23W2" (("sopint_0n" 4) ("mint_0n" 4) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_0" 0) ("i1_2" 0)))
        (instance "OR2" (("q0_1" 0) ("sopint_0n" 2) ("sopint_0n" 3)))
        (instance "TH23W2" (("sopint_0n" 3) ("mint_0n" 3) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_2" 0) ("i1_3" 0)))
        (instance "TH23W2" (("sopint_0n" 2) ("mint_0n" 2) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_1" 0)))
        (instance "OR2" (("q0_0" 0) ("sopint_0n" 0) ("sopint_0n" 1)))
        (instance "TH23W2" (("sopint_0n" 1) ("mint_0n" 1) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 0) ("mint_0n" 0) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSEQUAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("mint_0n" 16)
        ("sopint_0n" 3)
    )
    (instances
        (instance "NAND2" (("q0_1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 10) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 0) ("mint_0n" 5)))
        (instance "OR3" (("q0_0" 0) ("sopint_0n" 0) ("sopint_0n" 1) ("sopint_0n" 2)))
        (instance "NAND2" (("sopint_0n" 2) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 13) ("mint_0n" 14)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 11) ("mint_0n" 12)))
        (instance "NAND2" (("sopint_0n" 1) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("mint_0n" 8) ("mint_0n" 9)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 6) ("mint_0n" 7)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("mint_0n" 3) ("mint_0n" 4)))
        (instance "NOR2" (("internal_0n" 6) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "C2" (("mint_0n" 15) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 14) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 13) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 11) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 10) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 9) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLEQUAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 6)
        ("sopint_0n" 2)
    )
    (instances
        (instance "OR2" (("q0_1" 0) ("sopint_0n" 0) ("sopint_0n" 1)))
        (instance "TH23W2" (("sopint_0n" 1) ("mint_0n" 5) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 0) ("mint_0n" 4) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_0" 0) ("i1_0" 0)))
        (instance "NAND2" (("q0_0" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "TH34W2" (("mint_0n" 3) ("i0_3" 0) ("i1_1" 0) ("i1_1" 0) ("i1_2" 0)))
        (instance "TH34W2" (("mint_0n" 2) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0) ("i1_3" 0)))
        (instance "TH34W2" (("mint_0n" 1) ("i0_1" 0) ("i1_0" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH34W2" (("mint_0n" 0) ("i0_0" 0) ("i1_1" 0) ("i1_2" 0) ("i1_3" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRDIMSEQUAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q1_0" output 1)
        ("q1_1" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 8)
        ("sopint_0n" 1)
    )
    (instances
        (instance "OR2" (("q0_1" 0) ("mint_0n" 0) ("mint_0n" 3)))
        (instance "OR3" (("q0_0" 0) ("mint_0n" 1) ("mint_0n" 2) ("sopint_0n" 0)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 6) ("mint_0n" 7)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "C2" (("mint_0n" 7) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRNCLEQUAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q1_0" output 1)
        ("q1_1" output 1)
    )
    (nets
        ("mint_0n" 8)
        ("sopint_0n" 1)
    )
    (instances
        (instance "TH23W2" (("q0_1" 0) ("mint_0n" 2) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_0" 0)))
        (instance "OR2" (("q0_0" 0) ("sopint_0n" 0) ("sopint_0n" 1)))
        (instance "TH23W2" (("sopint_0n" 1) ("mint_0n" 1) ("i0_1" 0) ("i1_0" 0)))
        (instance "TH23W2" (("sopint_0n" 0) ("mint_0n" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 0) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSINEQUAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("mint_0n" 16)
        ("sopint_0n" 3)
    )
    (instances
        (instance "OR3" (("q0_1" 0) ("sopint_0n" 0) ("sopint_0n" 1) ("sopint_0n" 2)))
        (instance "NAND2" (("sopint_0n" 2) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 13) ("mint_0n" 14)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 11) ("mint_0n" 12)))
        (instance "NAND2" (("sopint_0n" 1) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 8) ("mint_0n" 9)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 6) ("mint_0n" 7)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("mint_0n" 3) ("mint_0n" 4)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "NAND2" (("q0_0" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("mint_0n" 10) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 6) ("mint_0n" 0) ("mint_0n" 5)))
        (instance "C2" (("mint_0n" 15) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 14) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 13) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 11) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 10) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 9) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLINEQUAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 6)
        ("sopint_0n" 2)
    )
    (instances
        (instance "NAND2" (("q0_1" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "TH34W2" (("mint_0n" 5) ("i0_3" 0) ("i1_1" 0) ("i1_1" 0) ("i1_2" 0)))
        (instance "TH34W2" (("mint_0n" 4) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0) ("i1_3" 0)))
        (instance "TH34W2" (("mint_0n" 3) ("i0_1" 0) ("i1_0" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH34W2" (("mint_0n" 2) ("i0_0" 0) ("i1_1" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "OR2" (("q0_0" 0) ("sopint_0n" 0) ("sopint_0n" 1)))
        (instance "TH23W2" (("sopint_0n" 1) ("mint_0n" 1) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 0) ("mint_0n" 0) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRDIMSINEQUAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 8)
        ("sopint_0n" 1)
    )
    (instances
        (instance "OR3" (("q0_1" 0) ("mint_0n" 1) ("mint_0n" 2) ("sopint_0n" 0)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 6) ("mint_0n" 7)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "OR2" (("q0_0" 0) ("mint_0n" 0) ("mint_0n" 3)))
        (instance "C2" (("mint_0n" 7) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRNCLINEQUAL"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 3)
        ("sopint_0n" 2)
    )
    (instances
        (instance "OR2" (("q0_1" 0) ("sopint_0n" 0) ("sopint_0n" 1)))
        (instance "TH23W2" (("sopint_0n" 1) ("mint_0n" 2) ("i0_1" 0) ("i1_0" 0)))
        (instance "TH23W2" (("sopint_0n" 0) ("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 2) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23W2" (("q0_0" 0) ("mint_0n" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
    )
    (nets
        ("internal_0n" 6)
        ("mint_0n" 16)
        ("sopint_0n" 2)
    )
    (instances
        (instance "OR3" (("q0_2" 0) ("sopint_0n" 1) ("mint_0n" 7) ("mint_0n" 11)))
        (instance "NAND2" (("sopint_0n" 1) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 3) ("mint_0n" 6)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "NAND2" (("q0_1" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 10) ("mint_0n" 15)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 0) ("mint_0n" 5)))
        (instance "OR3" (("q0_0" 0) ("sopint_0n" 0) ("mint_0n" 13) ("mint_0n" 14)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("mint_0n" 9) ("mint_0n" 12)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 4) ("mint_0n" 8)))
        (instance "C2" (("mint_0n" 15) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 14) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 13) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 11) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 10) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 9) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
    )
    (nets
        ("mint_0n" 16)
        ("sopint_0n" 2)
    )
    (instances
        (instance "OR3" (("q0_2" 0) ("mint_0n" 5) ("mint_0n" 6) ("mint_0n" 7)))
        (instance "TH34W2" (("mint_0n" 7) ("i0_0" 0) ("i1_1" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH23" (("mint_0n" 6) ("i0_1" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("i1_3" 0)))
        (instance "OR2" (("q0_1" 0) ("sopint_0n" 0) ("sopint_0n" 1)))
        (instance "TH23W2" (("sopint_0n" 1) ("mint_0n" 4) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23W2" (("sopint_0n" 0) ("mint_0n" 3) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_0" 0) ("i1_0" 0)))
        (instance "OR3" (("q0_0" 0) ("mint_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "TH34W2" (("mint_0n" 2) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0) ("i1_2" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_1" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRDIMSINEQCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 7)
        ("sopint_0n" 1)
    )
    (instances
        (instance "OR2" (("q0_1" 0) ("mint_0n" 0) ("mint_0n" 2)))
        (instance "OR2" (("q0_0" 0) ("mint_0n" 6) ("sopint_0n" 0)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 1) ("mint_0n" 3)))
        (instance "C2" (("mint_0n" 6) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("q0_2" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRNCLINEQCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
    )
    (nets
        ("mint_0n" 7)
        ("sopint_0n" 1)
    )
    (instances
        (instance "C2" (("q0_2" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23W2" (("q0_1" 0) ("mint_0n" 3) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_0" 0) ("i1_0" 0)))
        (instance "OR3" (("q0_0" 0) ("mint_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "TH23" (("mint_0n" 2) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_1" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRDIMSINEQSGNCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 7)
        ("sopint_0n" 1)
    )
    (instances
        (instance "OR2" (("q0_1" 0) ("mint_0n" 0) ("mint_0n" 2)))
        (instance "OR2" (("q0_2" 0) ("mint_0n" 6) ("sopint_0n" 0)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 1) ("mint_0n" 3)))
        (instance "C2" (("mint_0n" 6) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("q0_0" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRNCLINEQSGNCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
    )
    (nets
        ("mint_0n" 7)
        ("sopint_0n" 1)
    )
    (instances
        (instance "OR3" (("q0_2" 0) ("mint_0n" 1) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "TH23" (("mint_0n" 3) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 2) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23W2" (("q0_1" 0) ("mint_0n" 1) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "C2" (("q0_0" 0) ("i0_1" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSLT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("mint_0n" 16)
        ("sopint_0n" 3)
    )
    (instances
        (instance "OR3" (("q0_1" 0) ("sopint_0n" 2) ("mint_0n" 7) ("mint_0n" 11)))
        (instance "NAND2" (("sopint_0n" 2) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 3) ("mint_0n" 6)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "NAND2" (("q0_0" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("sopint_0n" 0) ("sopint_0n" 1)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 14) ("mint_0n" 15)))
        (instance "NAND2" (("sopint_0n" 1) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("mint_0n" 12) ("mint_0n" 13)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 9) ("mint_0n" 10)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("mint_0n" 5) ("mint_0n" 8)))
        (instance "NOR2" (("internal_0n" 6) ("mint_0n" 0) ("mint_0n" 4)))
        (instance "C2" (("mint_0n" 15) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 14) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 13) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 11) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 10) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 9) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLLT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 8)
        ("sopint_0n" 1)
    )
    (instances
        (instance "OR3" (("q0__1_0n" 0) ("mint_0n" 5) ("mint_0n" 6) ("mint_0n" 7)))
        (instance "TH34W2" (("mint_0n" 7) ("i0_0" 0) ("i1_1" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH23" (("mint_0n" 6) ("i0_1" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("i1_3" 0)))
        (instance "OR3" (("q0_0" 0) ("mint_0n" 3) ("mint_0n" 4) ("sopint_0n" 0)))
        (instance "OR3" (("sopint_0n" 0) ("mint_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "TH23" (("mint_0n" 4) ("i0_3" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH23" (("mint_0n" 3) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH34W2" (("mint_0n" 2) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0) ("i1_2" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_1" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDIMSGT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("mint_0n" 16)
        ("sopint_0n" 3)
    )
    (instances
        (instance "OR3" (("q0_1" 0) ("sopint_0n" 2) ("mint_0n" 13) ("mint_0n" 14)))
        (instance "NAND2" (("sopint_0n" 2) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 9) ("mint_0n" 12)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 4) ("mint_0n" 8)))
        (instance "NAND2" (("q0_0" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("sopint_0n" 0) ("sopint_0n" 1)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 11) ("mint_0n" 15)))
        (instance "NAND2" (("sopint_0n" 1) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("mint_0n" 7) ("mint_0n" 10)))
        (instance "NOR2" (("internal_0n" 4) ("mint_0n" 5) ("mint_0n" 6)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "NOR2" (("internal_0n" 6) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "C2" (("mint_0n" 15) ("i0_3" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 14) ("i0_3" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 13) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 12) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 11) ("i0_2" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 10) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 9) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 8) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 7) ("i0_1" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_0" 0) ("i1_3" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFNCLGT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("i1_3" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 8)
        ("sopint_0n" 1)
    )
    (instances
        (instance "OR3" (("q0_1" 0) ("mint_0n" 5) ("mint_0n" 6) ("mint_0n" 7)))
        (instance "TH34W2" (("mint_0n" 7) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0) ("i1_2" 0)))
        (instance "TH23" (("mint_0n" 6) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_0" 0)))
        (instance "OR3" (("q0_0" 0) ("mint_0n" 3) ("mint_0n" 4) ("sopint_0n" 0)))
        (instance "OR3" (("sopint_0n" 0) ("mint_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "C2" (("mint_0n" 4) ("i0_3" 0) ("i1_3" 0)))
        (instance "TH23" (("mint_0n" 3) ("i0_2" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH34W2" (("mint_0n" 2) ("i0_1" 0) ("i1_1" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_0" 0) ("i1_2" 0) ("i1_3" 0)))
        (instance "TH23" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRDIMSLT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("internal_0n" 4)
        ("mint_0n" 7)
        ("sopint_0n" 1)
    )
    (instances
        (instance "NAND2" (("q0_0" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 6) ("sopint_0n" 0)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "C2" (("mint_0n" 6) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("q0_1" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRNCLLT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 3)
        ("sopint_0n" 1)
    )
    (instances
        (instance "C2" (("q0_1" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23W2" (("q0_0" 0) ("sopint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "OR3" (("sopint_0n" 0) ("mint_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "TH23" (("mint_0n" 2) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 0) ("i0_1" 0) ("i1_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRDIMSGT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("internal_0n" 2)
        ("mint_0n" 8)
        ("sopint_0n" 1)
    )
    (instances
        (instance "OR2" (("q0_1" 0) ("mint_0n" 7) ("sopint_0n" 0)))
        (instance "NAND2" (("sopint_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 5) ("mint_0n" 6)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 2) ("mint_0n" 4)))
        (instance "OR3" (("q0_0" 0) ("mint_0n" 0) ("mint_0n" 1) ("mint_0n" 3)))
        (instance "C2" (("mint_0n" 7) ("i0_3" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_3" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFDRNCLGT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i0_3" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 3)
        ("sopint_0n" 1)
    )
    (instances
        (instance "TH23W2" (("q0_1" 0) ("sopint_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "OR2" (("sopint_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "TH23" (("mint_0n" 2) ("i0_3" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0)))
        (instance "TH23W2" (("q0_0" 0) ("mint_0n" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRDIMSCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
    )
    (nets
        ("mint_0n" 2)
    )
    (instances
        (instance "OR2" (("q0_1" 0) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("q0_0" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("q0_2" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRNCLCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
    )
    (nets
        ("mint_0n" 1)
    )
    (instances
        (instance "C2" (("q0_2" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23W2" (("q0_1" 0) ("mint_0n" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "C2" (("q0_0" 0) ("i0_1" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRDIMSLT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 3)
    )
    (instances
        (instance "OR3" (("q0_0" 0) ("mint_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("q0_1" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRNCLLT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 1)
    )
    (instances
        (instance "C2" (("q0_1" 0) ("i0_0" 0) ("i1_1" 0)))
        (instance "TH23W2" (("q0_0" 0) ("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
        (instance "TH23" (("mint_0n" 0) ("i0_1" 0) ("i1_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRDIMSGT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 2)
    )
    (instances
        (instance "OR3" (("q0_0" 0) ("mint_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "C2" (("mint_0n" 2) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("q0_1" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRNCLGT"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 1)
    )
    (instances
        (instance "C2" (("q0_1" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "TH23W2" (("q0_0" 0) ("mint_0n" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DROOTDIMSCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 6)
    )
    (instances
        (instance "OR3" (("q0_1" 0) ("mint_0n" 3) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "OR3" (("q0_0" 0) ("mint_0n" 0) ("mint_0n" 1) ("mint_0n" 2)))
        (instance "C2" (("mint_0n" 5) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DROOTNCLCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
    )
    (nets
        ("mint_0n" 2)
    )
    (instances
        (instance "TH23W2" (("q0_1" 0) ("mint_0n" 1) ("i0_0" 0) ("i1_2" 0)))
        (instance "TH23" (("mint_0n" 1) ("i0_1" 0) ("i1_1" 0) ("i1_2" 0)))
        (instance "TH23W2" (("q0_0" 0) ("mint_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "TH23" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0) ("i1_1" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOTDIMSCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
    )
    (nets
        ("internal_0n" 4)
        ("mint_0n" 9)
    )
    (instances
        (instance "NAND2" (("q0_2" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("mint_0n" 6) ("mint_0n" 7)))
        (instance "NOR2" (("internal_0n" 0) ("mint_0n" 4) ("mint_0n" 5)))
        (instance "NAND2" (("q0_0" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("mint_0n" 2) ("mint_0n" 3)))
        (instance "NOR2" (("internal_0n" 2) ("mint_0n" 0) ("mint_0n" 1)))
        (instance "C2" (("mint_0n" 7) ("i0_2" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 6) ("i0_2" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 5) ("i0_2" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 4) ("i0_1" 0) ("i1_2" 0)))
        (instance "C2" (("q0_1" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 3) ("i0_1" 0) ("i1_0" 0)))
        (instance "C2" (("mint_0n" 2) ("i0_0" 0) ("i1_2" 0)))
        (instance "C2" (("mint_0n" 1) ("i0_0" 0) ("i1_1" 0)))
        (instance "C2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOTNCLCOMP"
    (ports
        ("i0_0" input 1)
        ("i0_1" input 1)
        ("i0_2" input 1)
        ("i1_0" input 1)
        ("i1_1" input 1)
        ("i1_2" input 1)
        ("q0_0" output 1)
        ("q0_1" output 1)
        ("q0_2" output 1)
    )
    (nets
        ("mint_0n" 2)
    )
    (instances
        (instance "TH23W2" (("q0_2" 0) ("mint_0n" 1) ("i0_1" 0) ("i1_2" 0)))
        (instance "TH34W2" (("mint_0n" 1) ("i0_2" 0) ("i1_0" 0) ("i1_1" 0) ("i1_2" 0)))
        (instance "C2" (("q0_1" 0) ("i0_1" 0) ("i1_1" 0)))
        (instance "TH23W2" (("q0_0" 0) ("mint_0n" 0) ("i0_1" 0) ("i1_0" 0)))
        (instance "TH34W2" (("mint_0n" 0) ("i0_0" 0) ("i1_0" 0) ("i1_1" 0) ("i1_2" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRLATCH"
    (ports
        ("in_0" input 1)
        ("in_1" input 1)
        ("in_a" output 1)
        ("out_0" output 1)
        ("out_1" output 1)
    )
    (nets
    )
    (instances
        (instance "AO22" (("in_a" 0) ("in_0" 0) ("out_0" 0) ("in_1" 0) ("out_1" 0)))
        (instance "NOR2" (("out_0" 0) ("in_1" 0) ("out_1" 0)))
        (instance "NOR2" (("out_1" 0) ("in_0" 0) ("out_0" 0)))
    )
    (attributes (simulation-initialise ("out_0" 1)) (cell-type "helper"))
)

(circuit "C2RI"
    (ports
        ("o" output 1)
        ("i0" input 1)
        ("i1" input 1)
        ("initialise" input 1)
    )
    (nets
    )
    (instances
        (instance "C2R" (("o" 0) ("i0" 0) ("i1" 0) ("initialise" 0)))
    )
    (attributes (cell-type "helper") (global-ports "initialise"))
)

(circuit "DRSPACERLATCH"
    (ports
        ("in_0" input 1)
        ("in_1" input 1)
        ("in_a" output 1)
        ("out_0" output 1)
        ("out_1" output 1)
    )
    (nets
        ("phaseOne_0n" 2)
        ("incomp_0n" 1)
        ("outcomp_0n" 1)
    )
    (instances
        (instance "OR2" (("in_a" 0) ("phaseOne_0n" 0) ("phaseOne_0n" 1)))
        (instance "OR2" (("outcomp_0n" 0) ("out_0" 0) ("out_1" 0)))
        (instance "OR2" (("incomp_0n" 0) ("in_0" 0) ("in_1" 0)))
        (instance "NOR3" (("out_1" 0) ("incomp_0n" 0) ("phaseOne_0n" 1) ("out_0" 0)))
        (instance "NOR3" (("out_0" 0) ("incomp_0n" 0) ("phaseOne_0n" 0) ("out_1" 0)))
        (instance "NOR3" (("phaseOne_0n" 1) ("outcomp_0n" 0) ("in_1" 0) ("phaseOne_0n" 0)))
        (instance "NOR3" (("phaseOne_0n" 0) ("outcomp_0n" 0) ("in_0" 0) ("phaseOne_0n" 1)))
    )
    (attributes (simulation-initialise ("out_0" 1)) (cell-type "helper"))
)

(circuit "DRNCLLATCH"
    (ports
        ("in_0" input 1)
        ("in_1" input 1)
        ("in_a" output 1)
        ("out_0" output 1)
        ("out_1" output 1)
    )
    (nets
        ("phaseOne_0n" 2)
        ("incomp_0n" 1)
        ("outcomp_0n" 1)
    )
    (instances
        (instance "OR2" (("in_a" 0) ("phaseOne_0n" 0) ("phaseOne_0n" 1)))
        (instance "NOR2" (("outcomp_0n" 0) ("out_0" 0) ("out_1" 0)))
        (instance "NOR2" (("incomp_0n" 0) ("in_0" 0) ("in_1" 0)))
        (instance "C2" (("out_1" 0) ("phaseOne_0n" 1) ("incomp_0n" 0)))
        (instance "C2" (("out_0" 0) ("phaseOne_0n" 0) ("incomp_0n" 0)))
        (instance "C2" (("phaseOne_0n" 1) ("in_1" 0) ("outcomp_0n" 0)))
        (instance "C2" (("phaseOne_0n" 0) ("in_0" 0) ("outcomp_0n" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "DRTNCLLATCH"
    (ports
        ("in_0" input 1)
        ("in_1" input 1)
        ("in_a" output 1)
        ("out_r" input 1)
        ("out_0" output 1)
        ("out_1" output 1)
    )
    (nets
        ("writeSel_0n" 2)
        ("phaseOne_0n" 2)
        ("phaseTwo_0n" 2)
        ("readStore_0n" 2)
        ("wrcomp_0n" 1)
        ("incomp_0n" 1)
        ("pocomp_0n" 1)
        ("outcomp_0n" 1)
    )
    (instances
        (instance "C2" (("in_a" 0) ("pocomp_0n" 0) ("wrcomp_0n" 0)))
        (instance "OR2" (("pocomp_0n" 0) ("phaseOne_0n" 0) ("phaseOne_0n" 1)))
        (instance "NOR2" (("outcomp_0n" 0) ("phaseTwo_0n" 0) ("phaseTwo_0n" 1)))
        (instance "NOR2" (("incomp_0n" 0) ("writeSel_0n" 0) ("writeSel_0n" 1)))
        (instance "OR2" (("wrcomp_0n" 0) ("in_0" 0) ("in_1" 0)))
        (instance "C2" (("out_1" 0) ("readStore_0n" 1) ("pocomp_0n" 0)))
        (instance "C2" (("out_0" 0) ("readStore_0n" 0) ("pocomp_0n" 0)))
        (instance "C2" (("readStore_0n" 1) ("phaseTwo_0n" 1) ("out_r" 0)))
        (instance "C2" (("readStore_0n" 0) ("phaseTwo_0n" 0) ("out_r" 0)))
        (instance "C2" (("phaseTwo_0n" 1) ("phaseOne_0n" 1) ("incomp_0n" 0)))
        (instance "C2" (("phaseTwo_0n" 0) ("phaseOne_0n" 0) ("incomp_0n" 0)))
        (instance "C2" (("phaseOne_0n" 1) ("writeSel_0n" 1) ("outcomp_0n" 0)))
        (instance "C2" (("phaseOne_0n" 0) ("writeSel_0n" 0) ("outcomp_0n" 0)))
        (instance "OR2" (("writeSel_0n" 1) ("in_1" 0) ("readStore_0n" 1)))
        (instance "OR2" (("writeSel_0n" 0) ("in_0" 0) ("readStore_0n" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFLATCH"
    (ports
        ("in_0" input 1)
        ("in_1" input 1)
        ("in_2" input 1)
        ("in_3" input 1)
        ("in_a" output 1)
        ("out_0" output 1)
        ("out_1" output 1)
        ("out_2" output 1)
        ("out_3" output 1)
        ("initialise" input 1)
    )
    (nets
        ("inp__nor_0n" 4)
        ("cross__na_0n" 2)
        ("nor__latch_0n" 4)
        ("group__na_0n" 4)
        ("ack__na_0n" 2)
        ("ninitialise" 1)
    )
    (instances
        (instance "OR2" (("in_a" 0) ("ack__na_0n" 0) ("ack__na_0n" 1)))
        (instance "NAND2" (("ack__na_0n" 1) ("group__na_0n" 2) ("group__na_0n" 3)))
        (instance "NAND2" (("ack__na_0n" 0) ("group__na_0n" 0) ("group__na_0n" 1)))
        (instance "NAND2" (("group__na_0n" 3) ("in_3" 0) ("nor__latch_0n" 3)))
        (instance "NAND2" (("group__na_0n" 2) ("in_2" 0) ("nor__latch_0n" 2)))
        (instance "NAND2" (("group__na_0n" 1) ("in_1" 0) ("nor__latch_0n" 1)))
        (instance "NAND2" (("group__na_0n" 0) ("in_0" 0) ("nor__latch_0n" 0)))
        (instance "NOR2" (("nor__latch_0n" 3) ("cross__na_0n" 0) ("out_2" 0)))
        (instance "NOR2" (("nor__latch_0n" 2) ("cross__na_0n" 0) ("out_3" 0)))
        (instance "NOR2" (("nor__latch_0n" 1) ("cross__na_0n" 1) ("out_0" 0)))
        (instance "NOR2" (("nor__latch_0n" 0) ("cross__na_0n" 1) ("out_1" 0)))
        (instance "NAND2" (("cross__na_0n" 1) ("inp__nor_0n" 2) ("inp__nor_0n" 3)))
        (instance "NAND3" (("cross__na_0n" 0) ("inp__nor_0n" 0) ("inp__nor_0n" 1) "ninitialise"))
        (instance "INV" (("out_3" 0) ("inp__nor_0n" 3)))
        (instance "INV" (("out_2" 0) ("inp__nor_0n" 2)))
        (instance "INV" (("out_1" 0) ("inp__nor_0n" 1)))
        (instance "NAND2" (("out_0" 0) ("inp__nor_0n" 0) "ninitialise"))
        (instance "NOR2" (("inp__nor_0n" 3) ("in_3" 0) ("nor__latch_0n" 3)))
        (instance "NOR2" (("inp__nor_0n" 2) ("in_2" 0) ("nor__latch_0n" 2)))
        (instance "NOR2" (("inp__nor_0n" 1) ("in_1" 0) ("nor__latch_0n" 1)))
        (instance "NOR2" (("inp__nor_0n" 0) ("in_0" 0) ("nor__latch_0n" 0)))
        (instance "INV" ("ninitialise" "initialise"))
    )
    (attributes (cell-type "helper") (global-ports "initialise"))
)

(circuit "OOFNCLLATCH"
    (ports
        ("in_0" input 1)
        ("in_1" input 1)
        ("in_2" input 1)
        ("in_3" input 1)
        ("in_a" output 1)
        ("out_0" output 1)
        ("out_1" output 1)
        ("out_2" output 1)
        ("out_3" output 1)
    )
    (nets
        ("internal_0n" 6)
        ("PhaseOne_0n" 4)
        ("incomp_0n" 1)
        ("outcomp_0n" 1)
    )
    (instances
        (instance "NAND2" (("in_a" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("PhaseOne_0n" 2) ("PhaseOne_0n" 3)))
        (instance "NOR2" (("internal_0n" 0) ("PhaseOne_0n" 0) ("PhaseOne_0n" 1)))
        (instance "AND2" (("outcomp_0n" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("out_2" 0) ("out_3" 0)))
        (instance "NOR2" (("internal_0n" 2) ("out_0" 0) ("out_1" 0)))
        (instance "AND2" (("incomp_0n" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("in_2" 0) ("in_3" 0)))
        (instance "NOR2" (("internal_0n" 4) ("in_0" 0) ("in_1" 0)))
        (instance "C2" (("out_3" 0) ("PhaseOne_0n" 3) ("incomp_0n" 0)))
        (instance "C2" (("out_2" 0) ("PhaseOne_0n" 2) ("incomp_0n" 0)))
        (instance "C2" (("out_1" 0) ("PhaseOne_0n" 1) ("incomp_0n" 0)))
        (instance "C2" (("out_0" 0) ("PhaseOne_0n" 0) ("incomp_0n" 0)))
        (instance "C2" (("PhaseOne_0n" 3) ("in_3" 0) ("outcomp_0n" 0)))
        (instance "C2" (("PhaseOne_0n" 2) ("in_2" 0) ("outcomp_0n" 0)))
        (instance "C2" (("PhaseOne_0n" 1) ("in_1" 0) ("outcomp_0n" 0)))
        (instance "C2" (("PhaseOne_0n" 0) ("in_0" 0) ("outcomp_0n" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "OOFTNCLLATCH"
    (ports
        ("in_0" input 1)
        ("in_1" input 1)
        ("in_2" input 1)
        ("in_3" input 1)
        ("in_a" output 1)
        ("out_r" input 1)
        ("out_0" output 1)
        ("out_1" output 1)
        ("out_2" output 1)
        ("out_3" output 1)
    )
    (nets
        ("internal_0n" 8)
        ("WriteSel_0n" 4)
        ("PhaseOne_0n" 4)
        ("PhaseTwo_0n" 4)
        ("ReadStore_0n" 4)
        ("wrcomp_0n" 1)
        ("incomp_0n" 1)
        ("pocomp_0n" 1)
        ("outcomp_0n" 1)
    )
    (instances
        (instance "C2" (("in_a" 0) ("pocomp_0n" 0) ("wrcomp_0n" 0)))
        (instance "NAND2" (("pocomp_0n" 0) ("internal_0n" 0) ("internal_0n" 1)))
        (instance "NOR2" (("internal_0n" 1) ("PhaseOne_0n" 2) ("PhaseOne_0n" 3)))
        (instance "NOR2" (("internal_0n" 0) ("PhaseOne_0n" 0) ("PhaseOne_0n" 1)))
        (instance "AND2" (("outcomp_0n" 0) ("internal_0n" 2) ("internal_0n" 3)))
        (instance "NOR2" (("internal_0n" 3) ("PhaseTwo_0n" 2) ("PhaseTwo_0n" 3)))
        (instance "NOR2" (("internal_0n" 2) ("PhaseTwo_0n" 0) ("PhaseTwo_0n" 1)))
        (instance "AND2" (("incomp_0n" 0) ("internal_0n" 4) ("internal_0n" 5)))
        (instance "NOR2" (("internal_0n" 5) ("WriteSel_0n" 2) ("WriteSel_0n" 3)))
        (instance "NOR2" (("internal_0n" 4) ("WriteSel_0n" 0) ("WriteSel_0n" 1)))
        (instance "NAND2" (("wrcomp_0n" 0) ("internal_0n" 6) ("internal_0n" 7)))
        (instance "NOR2" (("internal_0n" 7) ("in_2" 0) ("in_3" 0)))
        (instance "NOR2" (("internal_0n" 6) ("in_0" 0) ("in_1" 0)))
        (instance "C2" (("out_3" 0) ("ReadStore_0n" 3) ("pocomp_0n" 0)))
        (instance "C2" (("out_2" 0) ("ReadStore_0n" 2) ("pocomp_0n" 0)))
        (instance "C2" (("out_1" 0) ("ReadStore_0n" 1) ("pocomp_0n" 0)))
        (instance "C2" (("out_0" 0) ("ReadStore_0n" 0) ("pocomp_0n" 0)))
        (instance "C2" (("ReadStore_0n" 3) ("PhaseTwo_0n" 3) ("out_r" 0)))
        (instance "C2" (("ReadStore_0n" 2) ("PhaseTwo_0n" 2) ("out_r" 0)))
        (instance "C2" (("ReadStore_0n" 1) ("PhaseTwo_0n" 1) ("out_r" 0)))
        (instance "C2" (("ReadStore_0n" 0) ("PhaseTwo_0n" 0) ("out_r" 0)))
        (instance "C2" (("PhaseTwo_0n" 3) ("PhaseOne_0n" 3) ("incomp_0n" 0)))
        (instance "C2" (("PhaseTwo_0n" 2) ("PhaseOne_0n" 2) ("incomp_0n" 0)))
        (instance "C2" (("PhaseTwo_0n" 1) ("PhaseOne_0n" 1) ("incomp_0n" 0)))
        (instance "C2" (("PhaseTwo_0n" 0) ("PhaseOne_0n" 0) ("incomp_0n" 0)))
        (instance "C2" (("PhaseOne_0n" 3) ("WriteSel_0n" 3) ("outcomp_0n" 0)))
        (instance "C2" (("PhaseOne_0n" 2) ("WriteSel_0n" 2) ("outcomp_0n" 0)))
        (instance "C2" (("PhaseOne_0n" 1) ("WriteSel_0n" 1) ("outcomp_0n" 0)))
        (instance "C2" (("PhaseOne_0n" 0) ("WriteSel_0n" 0) ("outcomp_0n" 0)))
        (instance "OR2" (("WriteSel_0n" 3) ("in_3" 0) ("ReadStore_0n" 3)))
        (instance "OR2" (("WriteSel_0n" 2) ("in_2" 0) ("ReadStore_0n" 2)))
        (instance "OR2" (("WriteSel_0n" 1) ("in_1" 0) ("ReadStore_0n" 1)))
        (instance "OR2" (("WriteSel_0n" 0) ("in_0" 0) ("ReadStore_0n" 0)))
    )
    (attributes (cell-type "helper"))
)

(circuit "NOR2R"
        (ports
                ("q" output 1)
                ("i0" input 1)
                ("initialise" input 1)
    )
    (nets)
    (instances
            (instance "NOR2" ("q" "i0" "initialise"))
    )
    (attributes
        (cell-type "helper")
        (global-ports "initialise")
    )
)

;; AB 2007, synchronous examples

(circuit "DFF" ; for sync backend
	(ports
		("q" output 1)
		("i" input 1)
		("e" input 1)
		("clock" input 1)
		("initialise" input 1)
	)
	(nets
	)
	(instances
		;; FIXME
	)
	(attributes
        (cell-type "helper")
        (global-ports "clock" "initialise")
	)
)

(circuit "SRFFSDC" ; for the sync backend
	(ports
		("q" output 1)
		("s" input 1)
		("r" input 1)
	)
	(nets
		("one" 1)
		("nr" 1)
		("dffq" 1)
		("dffd" 1)
	)
	(instances
		(instance "VDD" ("one"))
		(instance "DFF" ("dffq" "dffd" "one"))
		(instance "INV" ("nr" "r"))
		(instance "AND2" ("dffd" "nr" "q"))
		(instance "OR2" ("q" "dffq" "s"))
	)
	(attributes
        (cell-type "helper")
	)
)

(circuit "ADDER" ; for the sync backend FIXME
	(ports
		("a" input 1)
		("b" input 1)
		("ci" input 1)
		("co" output 1)
		("s" output 1)
	)
	(nets
		("hc1" 1)
		("hc2" 1)
	)
	(instances
		(instance "XOR2" ("hs" "a" "b"))
		(instance "AND2" ("hc1" "a" "b"))
		(instance "XOR2" ("s" "hs" "ci"))
		(instance "AND2" ("hc2" "hs" "ci"))
		(instance "OR2" ("co" "hc1" "hc2"))
	)
	(attributes
		(cell-type "helper")
	)
)

(circuit "GIVE_CLOCK"
	(ports
		("cout" output 1)
		("clock" input 1)
	)
	(nets)
	(instances
		(instance "BUFF" ("cout" "clock"))
	)
	(attributes
        (cell-type "helper")
        (global-ports "clock")
	)
)

(circuit "GIVE_INIT"
	(ports
		("iout" output 1)
		("initialise" input 1)
	)
	(nets)
	(instances
		(instance "BUFF" ("iout" "initialise"))
	)
	(attributes
        (cell-type "helper")
        (global-ports "initialise")
	)
)
