Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's386_bench' from file '../rtl/s386.v'.
  Done elaborating 's386_bench'.
Mapping s386_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       6435    -628  v8_reg/CK --> v8_reg/D
 area_map         6079    -626  v12_reg/CK --> v8_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       6079    -626         0 v12_reg/CK --> v8_reg/D
 incr_delay       6100    -620         0 v11_reg/CK --> v8_reg/D

  Done mapping s386_bench
  Synthesis succeeded.
  Incrementally optimizing s386_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       6100    -620         0 v11_reg/CK --> v8_reg/D
 incr_delay       6152    -614         0 v8_reg/CK --> v10_reg/D
 incr_delay       6163    -612         0 v11_reg/CK --> v8_reg/D
 init_drc         6163    -612         0 v11_reg/CK --> v8_reg/D
 init_area        6163    -612         0 v11_reg/CK --> v8_reg/D
 rem_buf          6079    -612         0 v11_reg/CK --> v8_reg/D
 rem_inv          5583    -612         0 v11_reg/CK --> v8_reg/D
 merge_bi         5546    -612         0 v11_reg/CK --> v8_reg/D
 glob_area        5530    -612         0 v11_reg/CK --> v8_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5530    -612         0 v11_reg/CK --> v8_reg/D
 init_drc         5530    -612         0 v11_reg/CK --> v8_reg/D
 init_area        5530    -612         0 v11_reg/CK --> v8_reg/D
 rem_inv          5509    -612         0 v11_reg/CK --> v8_reg/D
 glob_area        5504    -612         0 v11_reg/CK --> v8_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       5504    -612         0 v11_reg/CK --> v8_reg/D
 init_area        5504    -612         0 v11_reg/CK --> v8_reg/D

  Done mapping s386_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:05:45 PM
  Module:                 s386_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type     Fanout  Load  Slew   Delay   Arrival
                                     (fF)  (ps)    (ps)    (ps)
---------------------------------------------------------------------
(clock clock)       launch                                     0 R
v11_reg/CK                                     0               0 R
v11_reg/Q           DFFSRX1       1   12.6    46     +95      95 F
g748/A                                                +0      95  
g748/Y              INVX2         6   52.0    65     +57     152 R
g752/A                                                +0     152  
g752/Y              CLKBUFX2      2   20.6    36     +60     212 R
g659/A                                                +0     212  
g659/Y              INVX2         3   18.8    27     +30     242 F
g658/A                                                +0     242  
g658/Y              INVX1         1    8.1    26     +26     268 R
g733/B                                                +0     268  
g733/Y              NAND3X1       1    8.2    38     +36     304 F
g732/A                                                +0     304  
g732/Y              NAND3X1       1    6.2    52     +35     339 R
g723/B                                                +0     339  
g723/Y              NAND2X1       1    7.9    41     +42     381 F
g722/A0                                               +0     381  
g722/Y              AOI21X1       1   18.7    84     +69     450 R
v8_reg/D            DFFSRX1                           +0     450  
v8_reg/CK           setup                      0    +162     612 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                    0 R
---------------------------------------------------------------------
Timing slack :    -612ps (TIMING VIOLATION)
Start-point  : v11_reg/CK
End-point    : v8_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  03:05:45 PM
  Module:                 s386_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1           7   219.541    gsclib 
AOI21X1         14   439.082    gsclib 
AOI22X1          2    83.636    gsclib 
CLKBUFX1         3    78.408    gsclib 
CLKBUFX2         2    62.726    gsclib 
CLKBUFX3         1    31.363    gsclib 
DFFSRX1          6   972.258    gsclib 
INVX1           38   794.542    gsclib 
INVX2           11   287.496    gsclib 
INVX4            1    31.363    gsclib 
NAND2X1         29   757.944    gsclib 
NAND2X2          4   146.360    gsclib 
NAND3X1         10   365.900    gsclib 
NAND4X1          5   209.090    gsclib 
NOR2X1          24   627.264    gsclib 
OAI21X1          4   167.272    gsclib 
OR2X1            5   156.815    gsclib 
OR4X1            1    73.181    gsclib 
---------------------------------------
total          167  5504.241           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential         6  972.258   17.7 
inverter          50 1113.401   20.2 
buffer             6  172.497    3.1 
logic            105 3246.085   59.0 
-------------------------------------
total            167 5504.241  100.0 

Normal exit.
