// Seed: 1060627136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  assign module_1.id_0 = 0;
  input wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output tri1 id_2,
    output tri1 id_3,
    output uwire id_4,
    output wor id_5,
    input supply1 id_6,
    output tri1 id_7,
    input uwire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  always_comb @(1'd0);
endmodule
