v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 40400 46500 1 0 0 microsd.sym
{
T 40400 50850 5 10 0 0 0 0 1
device=MICROSD
T 41600 50400 5 10 1 1 0 6 1
refdes=U4
T 40400 51050 5 10 0 0 0 0 1
footprint=MICROSD
}
N 43000 48500 41600 48500 4
N 41600 46700 43000 46700 4
N 43000 46600 43000 48500 4
N 41600 47000 43000 47000 4
N 41600 49100 43400 49100 4
C 41700 49600 1 0 0 io-1.sym
{
T 42500 49700 5 10 0 1 0 0 1
net=SD_CS:1
T 41900 50200 5 10 0 0 0 0 1
device=none
T 42500 49700 5 10 1 1 0 1 1
value=SD_CS
}
C 41700 49300 1 0 0 io-1.sym
{
T 42500 49400 5 10 0 1 0 0 1
net=SDI:1
T 41900 49900 5 10 0 0 0 0 1
device=none
T 42500 49400 5 10 1 1 0 1 1
value=SDI
}
C 41700 48700 1 0 0 io-1.sym
{
T 42500 48800 5 10 0 1 0 0 1
net=SCLK:1
T 41900 49300 5 10 0 0 0 0 1
device=none
T 42500 48800 5 10 1 1 0 1 1
value=SCLK
}
C 41700 48100 1 0 0 io-1.sym
{
T 42500 48200 5 10 0 1 0 0 1
net=SDO:1
T 41900 48700 5 10 0 0 0 0 1
device=none
T 42500 48200 5 10 1 1 0 1 1
value=SDO
}
C 42900 46300 1 0 0 gnd-1.sym
N 43400 48800 43400 50200 4
C 43200 50200 1 0 0 generic-power.sym
{
T 43400 50450 5 10 0 1 0 3 1
net=+3.3V_SD:1
T 43000 50500 5 10 1 1 0 0 1
value=+3.3V_SD
}
N 41600 49700 41700 49700 4
N 41600 49400 41700 49400 4
N 41600 48800 41700 48800 4
N 41600 48200 41700 48200 4
T 54000 40100 9 10 1 0 0 0 1
S A Burrows
T 53900 40400 9 10 1 0 0 0 1
C
T 50100 40100 9 10 1 0 0 0 1
1
T 51600 40100 9 10 1 0 0 0 1
1
T 50100 40700 9 10 1 0 0 0 1
DB9, Oscillator, MicroSD, RS-232 XCVR
T 50100 40400 9 10 1 0 0 0 1
DB9_OSC_SD_XCVR.sch
T 43900 40100 9 10 1 0 0 0 1
Reference: Spark Fun Electronics Shifter SMD v16, Sheet 1 of 1
C 48400 46500 1 0 0 microsd.sym
{
T 48400 50850 5 10 0 0 0 0 1
device=MICROSD
T 48400 51050 5 10 0 0 0 0 1
footprint=MICROSD
T 49600 50400 5 10 1 1 0 6 1
refdes=U18
}
N 51200 48500 49600 48500 4
N 49600 46700 51200 46700 4
N 51200 46600 51200 48500 4
N 49600 47000 51200 47000 4
N 49600 49100 51600 49100 4
C 49700 49600 1 0 0 io-1.sym
{
T 50500 49700 5 10 0 1 0 0 1
net=SD_CS_3:1
T 49900 50200 5 10 0 0 0 0 1
device=none
T 50500 49700 5 10 1 1 0 1 1
value=SD_CS_3
}
C 49700 49300 1 0 0 io-1.sym
{
T 50500 49400 5 10 0 1 0 0 1
net=SDI_3:1
T 49900 49900 5 10 0 0 0 0 1
device=none
T 50500 49400 5 10 1 1 0 1 1
value=SDI_3
}
C 49700 48700 1 0 0 io-1.sym
{
T 50500 48800 5 10 0 1 0 0 1
net=SCLK_3:1
T 49900 49300 5 10 0 0 0 0 1
device=none
T 50500 48800 5 10 1 1 0 1 1
value=SCLK_3
}
C 49700 48100 1 0 0 io-1.sym
{
T 50500 48200 5 10 0 1 0 0 1
net=SDO_3:1
T 49900 48700 5 10 0 0 0 0 1
device=none
T 50500 48200 5 10 1 1 0 1 1
value=SDO_3
}
C 51100 46300 1 0 0 gnd-1.sym
N 51600 48800 51600 50200 4
C 51400 50200 1 0 0 generic-power.sym
{
T 51600 50450 5 10 0 1 0 3 1
net=+3.3V_SD:1
T 51200 50500 5 10 1 1 0 0 1
value=+3.3V_SD
}
N 49600 49700 49700 49700 4
N 49600 49400 49700 49400 4
N 49600 48800 49700 48800 4
N 49600 48200 49700 48200 4
C 44400 46500 1 0 0 microsd.sym
{
T 44400 50850 5 10 0 0 0 0 1
device=MICROSD
T 44400 51050 5 10 0 0 0 0 1
footprint=MICROSD
T 45600 50400 5 10 1 1 0 6 1
refdes=U17
}
N 47200 48500 45600 48500 4
N 45600 46700 47200 46700 4
N 47200 46600 47200 48500 4
N 45600 47000 47200 47000 4
N 45600 49100 47600 49100 4
C 45700 49600 1 0 0 io-1.sym
{
T 46500 49700 5 10 0 1 0 0 1
net=SD_CS_2:1
T 45900 50200 5 10 0 0 0 0 1
device=none
T 46500 49700 5 10 1 1 0 1 1
value=SD_CS_2
}
C 45700 49300 1 0 0 io-1.sym
{
T 46500 49400 5 10 0 1 0 0 1
net=SDI_2:1
T 45900 49900 5 10 0 0 0 0 1
device=none
T 46500 49400 5 10 1 1 0 1 1
value=SDI_2
}
C 45700 48700 1 0 0 io-1.sym
{
T 46500 48800 5 10 0 1 0 0 1
net=SCLK_2:1
T 45900 49300 5 10 0 0 0 0 1
device=none
T 46500 48800 5 10 1 1 0 1 1
value=SCLK_2
}
C 45700 48100 1 0 0 io-1.sym
{
T 46500 48200 5 10 0 1 0 0 1
net=SDO_2:1
T 45900 48700 5 10 0 0 0 0 1
device=none
T 46500 48200 5 10 1 1 0 1 1
value=SDO_2
}
C 47100 46300 1 0 0 gnd-1.sym
N 47600 48800 47600 50200 4
C 47400 50200 1 0 0 generic-power.sym
{
T 47600 50450 5 10 0 1 0 3 1
net=+3.3V_SD:1
T 47200 50500 5 10 1 1 0 0 1
value=+3.3V_SD
}
N 45600 49700 45700 49700 4
N 45600 49400 45700 49400 4
N 45600 48800 45700 48800 4
N 45600 48200 45700 48200 4
C 52400 46500 1 0 0 microsd.sym
{
T 52400 50850 5 10 0 0 0 0 1
device=MICROSD
T 52400 51050 5 10 0 0 0 0 1
footprint=MICROSD
T 53600 50400 5 10 1 1 0 6 1
refdes=U19
}
N 55200 48500 53600 48500 4
N 53600 46700 55200 46700 4
N 55200 46600 55200 48500 4
N 53600 47000 55200 47000 4
N 53600 49100 55600 49100 4
C 53700 49600 1 0 0 io-1.sym
{
T 54500 49700 5 10 0 1 0 0 1
net=SD_CS_4:1
T 53900 50200 5 10 0 0 0 0 1
device=none
T 54500 49700 5 10 1 1 0 1 1
value=SD_CS_4
}
C 53700 49300 1 0 0 io-1.sym
{
T 54500 49400 5 10 0 1 0 0 1
net=SDI_4:1
T 53900 49900 5 10 0 0 0 0 1
device=none
T 54500 49400 5 10 1 1 0 1 1
value=SDI_4
}
C 53700 48700 1 0 0 io-1.sym
{
T 54500 48800 5 10 0 1 0 0 1
net=SCLK_4:1
T 53900 49300 5 10 0 0 0 0 1
device=none
T 54500 48800 5 10 1 1 0 1 1
value=SCLK_4
}
C 53700 48100 1 0 0 io-1.sym
{
T 54500 48200 5 10 0 1 0 0 1
net=SDO_4:1
T 53900 48700 5 10 0 0 0 0 1
device=none
T 54500 48200 5 10 1 1 0 1 1
value=SDO_4
}
C 55100 46300 1 0 0 gnd-1.sym
N 55600 48800 55600 50200 4
C 55400 50200 1 0 0 generic-power.sym
{
T 55600 50450 5 10 0 1 0 3 1
net=+3.3V_SD:1
T 55200 50500 5 10 1 1 0 0 1
value=+3.3V_SD
}
N 53600 49700 53700 49700 4
N 53600 49400 53700 49400 4
N 53600 48800 53700 48800 4
N 53600 48200 53700 48200 4
C 41800 42200 1 180 0 io-1.sym
{
T 41000 42100 5 10 0 1 180 0 1
net=SDI:1
T 41600 41600 5 10 0 0 180 0 1
device=none
T 41000 42100 5 10 1 1 180 1 1
value=SDI
}
C 41800 42500 1 180 0 io-1.sym
{
T 41000 42400 5 10 0 1 180 0 1
net=SCLK:1
T 41600 41900 5 10 0 0 180 0 1
device=none
T 41000 42400 5 10 1 1 180 1 1
value=SCLK
}
C 41800 42800 1 180 0 io-1.sym
{
T 41000 42700 5 10 0 1 180 0 1
net=SDO:1
T 41600 42200 5 10 0 0 180 0 1
device=none
T 41000 42700 5 10 1 1 180 1 1
value=SDO
}
C 42500 44000 1 90 0 io-1.sym
{
T 42400 44800 5 10 0 1 90 0 1
net=SDI_2:1
T 41900 44200 5 10 0 0 90 0 1
device=none
T 42400 44800 5 10 1 1 90 1 1
value=SDI_2
}
C 43000 44000 1 90 0 io-1.sym
{
T 42900 44800 5 10 0 1 90 0 1
net=SCLK_2:1
T 42400 44200 5 10 0 0 90 0 1
device=none
T 42900 44800 5 10 1 1 90 1 1
value=SCLK_2
}
C 43500 44000 1 90 0 io-1.sym
{
T 43400 44800 5 10 0 1 90 0 1
net=SDO_2:1
T 42900 44200 5 10 0 0 90 0 1
device=none
T 43400 44800 5 10 1 1 90 1 1
value=SDO_2
}
C 44500 44000 1 90 0 io-1.sym
{
T 44400 44800 5 10 0 1 90 0 1
net=SDI_3:1
T 43900 44200 5 10 0 0 90 0 1
device=none
T 44400 44800 5 10 1 1 90 1 1
value=SDI_3
}
C 45000 44000 1 90 0 io-1.sym
{
T 44900 44800 5 10 0 1 90 0 1
net=SCLK_3:1
T 44400 44200 5 10 0 0 90 0 1
device=none
T 44900 44800 5 10 1 1 90 1 1
value=SCLK_3
}
C 45500 44000 1 90 0 io-1.sym
{
T 45400 44800 5 10 0 1 90 0 1
net=SDO_3:1
T 44900 44200 5 10 0 0 90 0 1
device=none
T 45400 44800 5 10 1 1 90 1 1
value=SDO_3
}
C 46400 44000 1 90 0 io-1.sym
{
T 46300 44800 5 10 0 1 90 0 1
net=SDI_4:1
T 45800 44200 5 10 0 0 90 0 1
device=none
T 46300 44800 5 10 1 1 90 1 1
value=SDI_4
}
C 46900 44000 1 90 0 io-1.sym
{
T 46800 44800 5 10 0 1 90 0 1
net=SCLK_4:1
T 46300 44200 5 10 0 0 90 0 1
device=none
T 46800 44800 5 10 1 1 90 1 1
value=SCLK_4
}
C 47400 44000 1 90 0 io-1.sym
{
T 47300 44800 5 10 0 1 90 0 1
net=SDO_4:1
T 46800 44200 5 10 0 0 90 0 1
device=none
T 47300 44800 5 10 1 1 90 1 1
value=SDO_4
}
C 42300 43900 1 270 0 resistor-1.sym
{
T 42700 43600 5 10 0 0 270 0 1
device=RESISTOR
T 42200 43000 5 10 1 1 90 0 1
refdes=R111
T 42100 43900 5 10 1 1 270 0 1
value=0 Ω
T 42300 43900 5 10 0 1 180 0 1
footprint=SMD_CHIP 603
}
C 42800 43900 1 270 0 resistor-1.sym
{
T 43200 43600 5 10 0 0 270 0 1
device=RESISTOR
T 42700 43000 5 10 1 1 90 0 1
refdes=R112
T 42600 43900 5 10 1 1 270 0 1
value=0 Ω
T 42800 43900 5 10 0 1 180 0 1
footprint=SMD_CHIP 603
}
C 43300 43900 1 270 0 resistor-1.sym
{
T 43700 43600 5 10 0 0 270 0 1
device=RESISTOR
T 43200 43000 5 10 1 1 90 0 1
refdes=R113
T 43100 43900 5 10 1 1 270 0 1
value=0 Ω
T 43300 43900 5 10 0 1 180 0 1
footprint=SMD_CHIP 603
}
C 44300 43900 1 270 0 resistor-1.sym
{
T 44700 43600 5 10 0 0 270 0 1
device=RESISTOR
T 44200 43000 5 10 1 1 90 0 1
refdes=R114
T 44100 43900 5 10 1 1 270 0 1
value=0 Ω
T 44300 43900 5 10 0 1 180 0 1
footprint=SMD_CHIP 603
}
C 44800 43900 1 270 0 resistor-1.sym
{
T 45200 43600 5 10 0 0 270 0 1
device=RESISTOR
T 44700 43000 5 10 1 1 90 0 1
refdes=R115
T 44600 43900 5 10 1 1 270 0 1
value=0 Ω
T 44800 43900 5 10 0 1 180 0 1
footprint=SMD_CHIP 603
}
C 45300 43900 1 270 0 resistor-1.sym
{
T 45700 43600 5 10 0 0 270 0 1
device=RESISTOR
T 45200 43000 5 10 1 1 90 0 1
refdes=R116
T 45100 43900 5 10 1 1 270 0 1
value=0 Ω
T 45300 43900 5 10 0 1 180 0 1
footprint=SMD_CHIP 603
}
C 46200 43900 1 270 0 resistor-1.sym
{
T 46600 43600 5 10 0 0 270 0 1
device=RESISTOR
T 46100 43000 5 10 1 1 90 0 1
refdes=R117
T 46000 43900 5 10 1 1 270 0 1
value=0 Ω
T 46200 43900 5 10 0 1 180 0 1
footprint=SMD_CHIP 603
}
C 46700 43900 1 270 0 resistor-1.sym
{
T 47100 43600 5 10 0 0 270 0 1
device=RESISTOR
T 46600 43000 5 10 1 1 90 0 1
refdes=R118
T 46500 43900 5 10 1 1 270 0 1
value=0 Ω
T 46700 43900 5 10 0 1 180 0 1
footprint=SMD_CHIP 603
}
C 47200 43900 1 270 0 resistor-1.sym
{
T 47600 43600 5 10 0 0 270 0 1
device=RESISTOR
T 47100 43000 5 10 1 1 90 0 1
refdes=R119
T 47000 43900 5 10 1 1 270 0 1
value=0 Ω
T 47200 43900 5 10 0 1 180 0 1
footprint=SMD_CHIP 603
}
N 42400 43900 42400 44000 4
N 42900 43900 42900 44000 4
N 43400 43900 43400 44000 4
N 44400 43900 44400 44000 4
N 44900 43900 44900 44000 4
N 45400 43900 45400 44000 4
N 46300 43900 46300 44000 4
N 46800 43900 46800 44000 4
N 47300 43900 47300 44000 4
N 41800 42100 46300 42100 4
N 46300 42100 46300 43000 4
N 44400 43000 44400 42100 4
N 42400 43000 42400 42100 4
N 41800 42400 46800 42400 4
N 46800 42400 46800 43000 4
N 44900 43000 44900 42400 4
N 42900 43000 42900 42400 4
N 41800 42700 47300 42700 4
N 47300 42700 47300 43000 4
N 45400 43000 45400 42700 4
N 43400 43000 43400 42700 4
C 49600 42600 1 0 0 gnd-1.sym
N 54100 44200 54300 44200 4
N 49700 43300 52100 43300 4
N 49700 42900 49700 43500 4
C 54300 43800 1 0 0 io-1.sym
{
T 55100 43900 5 10 0 1 0 0 1
net=RAM_HOLD:1
T 54500 44400 5 10 0 0 0 0 1
device=none
T 55100 43900 5 10 1 1 0 1 1
value=RAM_HOLD
}
C 54300 43500 1 0 0 io-1.sym
{
T 55100 43600 5 10 0 1 0 0 1
net=RAM_CLK:1
T 54500 44100 5 10 0 0 0 0 1
device=none
T 55100 43600 5 10 1 1 0 1 1
value=RAM_CLK
}
C 54300 43200 1 0 0 io-1.sym
{
T 55100 43300 5 10 0 1 0 0 1
net=RAM_SI:1
T 54500 43800 5 10 0 0 0 0 1
device=none
T 55100 43300 5 10 1 1 0 1 1
value=RAM_SI
}
C 51900 44300 1 180 0 io-1.sym
{
T 51100 44200 5 10 0 1 180 0 1
net=RAM_CS:1
T 51700 43700 5 10 0 0 180 0 1
device=none
T 51100 44200 5 10 1 1 180 1 1
value=RAM_CS
}
C 51900 44000 1 180 0 io-1.sym
{
T 51100 43900 5 10 0 1 180 0 1
net=RAM_SO:1
T 51700 43400 5 10 0 0 180 0 1
device=none
T 51100 43900 5 10 1 1 180 1 1
value=RAM_SO
}
C 51900 43700 1 180 0 io-1.sym
{
T 51100 43600 5 10 0 1 180 0 1
net=RAM_WP:1
T 51700 43100 5 10 0 0 180 0 1
device=none
T 51100 43600 5 10 1 1 180 1 1
value=RAM_WP
}
N 51900 44200 52100 44200 4
N 51900 43900 52100 43900 4
N 51900 43600 52100 43600 4
N 54100 43900 54300 43900 4
N 54100 43600 54300 43600 4
N 54100 43300 54300 43300 4
C 51800 44800 1 180 0 resistor-1.sym
{
T 51500 44400 5 10 0 0 180 0 1
device=RESISTOR
T 51800 44800 5 10 0 1 90 0 1
footprint=SMD_CHIP 603
T 50900 44900 5 10 1 1 0 0 1
refdes=R144
T 52000 45000 5 10 1 1 180 0 1
value=2.2k Ω
}
N 51600 47000 51400 47000 4
N 55400 47000 55600 47000 4
C 49500 44400 1 270 0 capacitor-1.sym
{
T 50200 44200 5 10 0 0 270 0 1
device=CAPACITOR
T 50400 44200 5 10 0 0 270 0 1
symversion=0.1
T 49500 44400 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 50200 44300 5 10 1 1 180 0 1
refdes=C121
T 50200 43800 5 10 1 1 180 0 1
value=10 uF
}
N 49700 44400 49700 45400 4
N 49700 45300 54300 45300 4
N 52000 44200 52000 44700 4
N 52000 44700 51800 44700 4
N 50900 44700 49700 44700 4
C 49500 45400 1 0 0 3.3V-plus-1.sym
N 54300 45300 54300 44200 4
C 43200 48800 1 270 0 capacitor-1.sym
{
T 43900 48600 5 10 0 0 270 0 1
device=CAPACITOR
T 44100 48600 5 10 0 0 270 0 1
symversion=0.1
T 43200 48800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 43900 48700 5 10 1 1 180 0 1
refdes=C117
T 43900 48200 5 10 1 1 180 0 1
value=10 uF
}
N 43400 47000 43400 47900 4
N 43000 47000 43400 47000 4
C 47400 48800 1 270 0 capacitor-1.sym
{
T 48100 48600 5 10 0 0 270 0 1
device=CAPACITOR
T 48300 48600 5 10 0 0 270 0 1
symversion=0.1
T 47400 48800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 48100 48700 5 10 1 1 180 0 1
refdes=C118
T 48100 48200 5 10 1 1 180 0 1
value=10 uF
}
N 47600 47000 47600 47900 4
N 47600 47000 47200 47000 4
C 51400 48800 1 270 0 capacitor-1.sym
{
T 52100 48600 5 10 0 0 270 0 1
device=CAPACITOR
T 52300 48600 5 10 0 0 270 0 1
symversion=0.1
T 51400 48800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 52100 48700 5 10 1 1 180 0 1
refdes=C119
T 52100 48200 5 10 1 1 180 0 1
value=10 uF
}
N 51600 47000 51600 47900 4
C 55400 48800 1 270 0 capacitor-1.sym
{
T 56100 48600 5 10 0 0 270 0 1
device=CAPACITOR
T 56300 48600 5 10 0 0 270 0 1
symversion=0.1
T 55400 48800 5 10 0 1 270 0 1
footprint=SMD_CHIP 603
T 56100 48700 5 10 1 1 180 0 1
refdes=C120
T 56100 48200 5 10 1 1 180 0 1
value=10 uF
}
N 55600 47000 55600 47900 4
C 52100 43100 1 0 0 MR20H40.sym
{
T 52400 44650 5 10 0 0 0 0 1
device=TMP107
T 53800 44500 5 10 1 1 0 6 1
refdes=U?
T 52400 44850 5 10 0 0 0 0 1
footprint=FOOTPRINT
}
