# Created by Microsemi Libero Software 11.9.0.4
# Sun Jul 17 20:25:57 2022

# (OPEN DESIGN)


# set default back-annotation base-name
set_defvar "BA_NAME" "Minimal_SoC_ba"
set_defvar "KEEP_EXISTING_PHYSICAL_CONSTRAINTS" "1"
set_defvar "SDC_IMPORT_MERGE" "1"
set_defvar "IDE_DESIGNERVIEW_NAME" {Impl1}
set_defvar "IDE_DESIGNERVIEW_COUNT" "1"
set_defvar "IDE_DESIGNERVIEW_REV0" {Impl1}
set_defvar "IDE_DESIGNERVIEW_REVNUM0" "1"
set_defvar "IDE_DESIGNERVIEW_ROOTDIR" {C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\designer}
set_defvar "IDE_DESIGNERVIEW_LASTREV" "1"
