5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd named_block1.vcd -o named_block1.cdd -v named_block1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" named_block1.v 1 36 1
2 1 5 8000c 1 3d 121002 0 0 1 34 2 foobar
2 2 9 8000c 1 3d 121002 0 0 1 34 2 barfoo
2 3 13 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 3 830004 1 0 0 0 1 33 2
1 b 3 30007 1 0 0 0 1 33 2
4 1 0 0
4 2 0 0
4 3 0 0
3 1 main.foobar "main.foobar" named_block1.v 5 7 1
2 4 6 50008 1 0 20004 0 0 1 36 0
2 5 6 10001 0 1 400 0 0 a
2 6 6 10008 1 37 11006 4 5
4 6 0 0
3 1 main.barfoo "main.barfoo" named_block1.v 9 11 1
2 7 10 60009 1 0 20008 0 0 1 36 1
2 8 10 10001 0 1 400 0 0 b
2 9 10 10009 1 38 1100a 7 8
4 9 0 0
3 1 main.$u0 "main.$u0" named_block1.v 0 25 1
2 10 14 20003 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 11 14 10003 2 2c 23100a 10 0 32 34 aa aa aa aa aa aa aa aa
2 12 14 40004 1 4e 20002 0 0 1 34 2
2 13 15 10005 1 3d 120002 0 0 1 34 2 fooey
2 14 20 10005 1 3d 120002 0 0 1 34 2 barry
4 14 0 0
4 13 14 0
4 12 13 13
4 11 12 0
3 1 main.$u0.fooey "main.$u0.fooey" named_block1.v 15 19 1
2 15 17 b000b 1 1 8 0 0 b
2 16 17 70007 1 1 4 0 0 a
2 17 17 7000b 1 8 20084 15 16 1 34 102
2 18 17 20002 0 1 400 0 0 c
2 19 17 2000b 1 38 11006 17 18
2 20 18 b000b 1 1 8 0 0 b
2 21 18 70007 1 1 4 0 0 a
2 22 18 7000b 1 9 20088 20 21 1 34 1002
2 23 18 20002 0 1 400 0 0 d
2 24 18 2000b 1 38 a 22 23
1 c 16 30006 1 0 0 0 1 33 2
1 d 16 30009 1 0 0 0 1 33 2
4 24 0 0
4 19 24 24
3 1 main.$u0.barry "main.$u0.barry" named_block1.v 20 24 1
2 25 22 b000b 1 1 8 0 0 b
2 26 22 70007 1 1 4 0 0 a
2 27 22 7000b 1 2 20088 25 26 1 34 1002
2 28 22 20002 0 1 400 0 0 e
2 29 22 2000b 1 38 1100a 27 28
2 30 23 c000c 1 1 8 0 0 b
2 31 23 70007 1 1 4 0 0 a
2 32 23 7000c 1 c 20084 30 31 1 34 1002
2 33 23 20002 0 1 400 0 0 f
2 34 23 2000c 1 38 6 32 33
1 e 21 3000d 1 0 0 0 1 33 2
1 f 21 30010 1 0 0 0 1 33 2
4 34 0 0
4 29 34 34
3 1 main.$u1 "main.$u1" named_block1.v 0 34 1
