--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml cnt_epp.twx cnt_epp.ncd -o cnt_epp.twr cnt_epp.pcf

Design file:              cnt_epp.ncd
Physical constraint file: cnt_epp.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ASTRB       |    2.070(R)|      SLOW  |   -0.068(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<0>     |    0.674(R)|      FAST  |    0.456(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<1>     |    0.500(R)|      FAST  |    0.496(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<2>     |    0.613(R)|      FAST  |    0.831(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<3>     |    0.528(R)|      FAST  |    0.683(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<4>     |    0.623(R)|      FAST  |    0.666(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<5>     |    0.684(R)|      FAST  |    0.590(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<6>     |    0.730(R)|      FAST  |    0.440(R)|      SLOW  |CLK_BUFGP         |   0.000|
DATA<7>     |    0.560(R)|      FAST  |    0.352(R)|      SLOW  |CLK_BUFGP         |   0.000|
DSTRB       |    1.662(R)|      SLOW  |    0.552(R)|      SLOW  |CLK_BUFGP         |   0.000|
PWRITE      |    1.595(R)|      SLOW  |    0.475(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST         |    1.499(R)|      FAST  |    0.532(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CE_RD       |         6.985(R)|      SLOW  |         3.690(R)|      FAST  |CLK_BUFGP         |   0.000|
DATO<0>     |         7.642(R)|      SLOW  |         4.078(R)|      FAST  |CLK_BUFGP         |   0.000|
DATO<1>     |         7.611(R)|      SLOW  |         4.073(R)|      FAST  |CLK_BUFGP         |   0.000|
DATO<2>     |         7.532(R)|      SLOW  |         4.032(R)|      FAST  |CLK_BUFGP         |   0.000|
DATO<3>     |         7.532(R)|      SLOW  |         4.032(R)|      FAST  |CLK_BUFGP         |   0.000|
DATO<4>     |         7.642(R)|      SLOW  |         4.078(R)|      FAST  |CLK_BUFGP         |   0.000|
DATO<5>     |         7.611(R)|      SLOW  |         4.073(R)|      FAST  |CLK_BUFGP         |   0.000|
DATO<6>     |         7.532(R)|      SLOW  |         4.032(R)|      FAST  |CLK_BUFGP         |   0.000|
DATO<7>     |         7.532(R)|      SLOW  |         4.032(R)|      FAST  |CLK_BUFGP         |   0.000|
DATO_VLD    |         7.389(R)|      SLOW  |         3.918(R)|      FAST  |CLK_BUFGP         |   0.000|
DIR<0>      |         7.317(R)|      SLOW  |         3.943(R)|      FAST  |CLK_BUFGP         |   0.000|
DIR<1>      |         7.678(R)|      SLOW  |         4.158(R)|      FAST  |CLK_BUFGP         |   0.000|
DIR<2>      |         7.821(R)|      SLOW  |         4.277(R)|      FAST  |CLK_BUFGP         |   0.000|
DIR<3>      |         7.642(R)|      SLOW  |         4.157(R)|      FAST  |CLK_BUFGP         |   0.000|
DIR<4>      |         7.727(R)|      SLOW  |         4.207(R)|      FAST  |CLK_BUFGP         |   0.000|
DIR<5>      |         7.875(R)|      SLOW  |         4.296(R)|      FAST  |CLK_BUFGP         |   0.000|
DIR<6>      |         7.836(R)|      SLOW  |         4.287(R)|      FAST  |CLK_BUFGP         |   0.000|
DIR<7>      |         7.669(R)|      SLOW  |         4.158(R)|      FAST  |CLK_BUFGP         |   0.000|
DIR_VLD     |         6.896(R)|      SLOW  |         3.598(R)|      FAST  |CLK_BUFGP         |   0.000|
PWAIT       |         6.653(R)|      SLOW  |         3.181(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.102|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
DATO_RD<0>     |DATA<0>        |    6.838|
DATO_RD<1>     |DATA<1>        |    6.708|
DATO_RD<2>     |DATA<2>        |    8.818|
DATO_RD<3>     |DATA<3>        |    8.343|
DATO_RD<4>     |DATA<4>        |    8.611|
DATO_RD<5>     |DATA<5>        |    8.553|
DATO_RD<6>     |DATA<6>        |    8.692|
DATO_RD<7>     |DATA<7>        |    8.480|
DSTRB          |DATA<0>        |    8.975|
DSTRB          |DATA<1>        |    8.975|
DSTRB          |DATA<2>        |    9.236|
DSTRB          |DATA<3>        |    9.236|
DSTRB          |DATA<4>        |    8.807|
DSTRB          |DATA<5>        |    8.807|
DSTRB          |DATA<6>        |    8.287|
DSTRB          |DATA<7>        |    8.287|
PWRITE         |DATA<0>        |    7.842|
PWRITE         |DATA<1>        |    7.842|
PWRITE         |DATA<2>        |    8.103|
PWRITE         |DATA<3>        |    8.103|
PWRITE         |DATA<4>        |    7.674|
PWRITE         |DATA<5>        |    7.674|
PWRITE         |DATA<6>        |    7.154|
PWRITE         |DATA<7>        |    7.154|
---------------+---------------+---------+


Analysis completed Tue Nov 25 19:46:34 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 261 MB



