
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//hexdump_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401aa0 <.init>:
  401aa0:	stp	x29, x30, [sp, #-16]!
  401aa4:	mov	x29, sp
  401aa8:	bl	402060 <ferror@plt+0x60>
  401aac:	ldp	x29, x30, [sp], #16
  401ab0:	ret

Disassembly of section .plt:

0000000000401ac0 <memcpy@plt-0x20>:
  401ac0:	stp	x16, x30, [sp, #-16]!
  401ac4:	adrp	x16, 41a000 <ferror@plt+0x18000>
  401ac8:	ldr	x17, [x16, #4088]
  401acc:	add	x16, x16, #0xff8
  401ad0:	br	x17
  401ad4:	nop
  401ad8:	nop
  401adc:	nop

0000000000401ae0 <memcpy@plt>:
  401ae0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401ae4:	ldr	x17, [x16]
  401ae8:	add	x16, x16, #0x0
  401aec:	br	x17

0000000000401af0 <_exit@plt>:
  401af0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401af4:	ldr	x17, [x16, #8]
  401af8:	add	x16, x16, #0x8
  401afc:	br	x17

0000000000401b00 <strtoul@plt>:
  401b00:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401b04:	ldr	x17, [x16, #16]
  401b08:	add	x16, x16, #0x10
  401b0c:	br	x17

0000000000401b10 <strlen@plt>:
  401b10:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401b14:	ldr	x17, [x16, #24]
  401b18:	add	x16, x16, #0x18
  401b1c:	br	x17

0000000000401b20 <fputs@plt>:
  401b20:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401b24:	ldr	x17, [x16, #32]
  401b28:	add	x16, x16, #0x20
  401b2c:	br	x17

0000000000401b30 <exit@plt>:
  401b30:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401b34:	ldr	x17, [x16, #40]
  401b38:	add	x16, x16, #0x28
  401b3c:	br	x17

0000000000401b40 <dup@plt>:
  401b40:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401b44:	ldr	x17, [x16, #48]
  401b48:	add	x16, x16, #0x30
  401b4c:	br	x17

0000000000401b50 <setupterm@plt>:
  401b50:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401b54:	ldr	x17, [x16, #56]
  401b58:	add	x16, x16, #0x38
  401b5c:	br	x17

0000000000401b60 <getegid@plt>:
  401b60:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401b64:	ldr	x17, [x16, #64]
  401b68:	add	x16, x16, #0x40
  401b6c:	br	x17

0000000000401b70 <strtod@plt>:
  401b70:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401b74:	ldr	x17, [x16, #72]
  401b78:	add	x16, x16, #0x48
  401b7c:	br	x17

0000000000401b80 <geteuid@plt>:
  401b80:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401b84:	ldr	x17, [x16, #80]
  401b88:	add	x16, x16, #0x50
  401b8c:	br	x17

0000000000401b90 <getuid@plt>:
  401b90:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401b94:	ldr	x17, [x16, #88]
  401b98:	add	x16, x16, #0x58
  401b9c:	br	x17

0000000000401ba0 <opendir@plt>:
  401ba0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401ba4:	ldr	x17, [x16, #96]
  401ba8:	add	x16, x16, #0x60
  401bac:	br	x17

0000000000401bb0 <__cxa_atexit@plt>:
  401bb0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401bb4:	ldr	x17, [x16, #104]
  401bb8:	add	x16, x16, #0x68
  401bbc:	br	x17

0000000000401bc0 <fputc@plt>:
  401bc0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401bc4:	ldr	x17, [x16, #112]
  401bc8:	add	x16, x16, #0x70
  401bcc:	br	x17

0000000000401bd0 <qsort@plt>:
  401bd0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401bd4:	ldr	x17, [x16, #120]
  401bd8:	add	x16, x16, #0x78
  401bdc:	br	x17

0000000000401be0 <asprintf@plt>:
  401be0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401be4:	ldr	x17, [x16, #128]
  401be8:	add	x16, x16, #0x80
  401bec:	br	x17

0000000000401bf0 <snprintf@plt>:
  401bf0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401bf4:	ldr	x17, [x16, #136]
  401bf8:	add	x16, x16, #0x88
  401bfc:	br	x17

0000000000401c00 <localeconv@plt>:
  401c00:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401c04:	ldr	x17, [x16, #144]
  401c08:	add	x16, x16, #0x90
  401c0c:	br	x17

0000000000401c10 <fileno@plt>:
  401c10:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401c14:	ldr	x17, [x16, #152]
  401c18:	add	x16, x16, #0x98
  401c1c:	br	x17

0000000000401c20 <fclose@plt>:
  401c20:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401c24:	ldr	x17, [x16, #160]
  401c28:	add	x16, x16, #0xa0
  401c2c:	br	x17

0000000000401c30 <getpid@plt>:
  401c30:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401c34:	ldr	x17, [x16, #168]
  401c38:	add	x16, x16, #0xa8
  401c3c:	br	x17

0000000000401c40 <fopen@plt>:
  401c40:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401c44:	ldr	x17, [x16, #176]
  401c48:	add	x16, x16, #0xb0
  401c4c:	br	x17

0000000000401c50 <malloc@plt>:
  401c50:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401c54:	ldr	x17, [x16, #184]
  401c58:	add	x16, x16, #0xb8
  401c5c:	br	x17

0000000000401c60 <__strtol_internal@plt>:
  401c60:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401c64:	ldr	x17, [x16, #192]
  401c68:	add	x16, x16, #0xc0
  401c6c:	br	x17

0000000000401c70 <strncmp@plt>:
  401c70:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401c74:	ldr	x17, [x16, #200]
  401c78:	add	x16, x16, #0xc8
  401c7c:	br	x17

0000000000401c80 <bindtextdomain@plt>:
  401c80:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401c84:	ldr	x17, [x16, #208]
  401c88:	add	x16, x16, #0xd0
  401c8c:	br	x17

0000000000401c90 <__libc_start_main@plt>:
  401c90:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401c94:	ldr	x17, [x16, #216]
  401c98:	add	x16, x16, #0xd8
  401c9c:	br	x17

0000000000401ca0 <strcat@plt>:
  401ca0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401ca4:	ldr	x17, [x16, #224]
  401ca8:	add	x16, x16, #0xe0
  401cac:	br	x17

0000000000401cb0 <fgetc@plt>:
  401cb0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401cb4:	ldr	x17, [x16, #232]
  401cb8:	add	x16, x16, #0xe8
  401cbc:	br	x17

0000000000401cc0 <memset@plt>:
  401cc0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401cc4:	ldr	x17, [x16, #240]
  401cc8:	add	x16, x16, #0xf0
  401ccc:	br	x17

0000000000401cd0 <__strtoul_internal@plt>:
  401cd0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401cd4:	ldr	x17, [x16, #248]
  401cd8:	add	x16, x16, #0xf8
  401cdc:	br	x17

0000000000401ce0 <calloc@plt>:
  401ce0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401ce4:	ldr	x17, [x16, #256]
  401ce8:	add	x16, x16, #0x100
  401cec:	br	x17

0000000000401cf0 <strcasecmp@plt>:
  401cf0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401cf4:	ldr	x17, [x16, #264]
  401cf8:	add	x16, x16, #0x108
  401cfc:	br	x17

0000000000401d00 <readdir@plt>:
  401d00:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401d04:	ldr	x17, [x16, #272]
  401d08:	add	x16, x16, #0x110
  401d0c:	br	x17

0000000000401d10 <realloc@plt>:
  401d10:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401d14:	ldr	x17, [x16, #280]
  401d18:	add	x16, x16, #0x118
  401d1c:	br	x17

0000000000401d20 <strdup@plt>:
  401d20:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401d24:	ldr	x17, [x16, #288]
  401d28:	add	x16, x16, #0x120
  401d2c:	br	x17

0000000000401d30 <closedir@plt>:
  401d30:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401d34:	ldr	x17, [x16, #296]
  401d38:	add	x16, x16, #0x128
  401d3c:	br	x17

0000000000401d40 <close@plt>:
  401d40:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401d44:	ldr	x17, [x16, #304]
  401d48:	add	x16, x16, #0x130
  401d4c:	br	x17

0000000000401d50 <strrchr@plt>:
  401d50:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401d54:	ldr	x17, [x16, #312]
  401d58:	add	x16, x16, #0x138
  401d5c:	br	x17

0000000000401d60 <__gmon_start__@plt>:
  401d60:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401d64:	ldr	x17, [x16, #320]
  401d68:	add	x16, x16, #0x140
  401d6c:	br	x17

0000000000401d70 <fseek@plt>:
  401d70:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401d74:	ldr	x17, [x16, #328]
  401d78:	add	x16, x16, #0x148
  401d7c:	br	x17

0000000000401d80 <abort@plt>:
  401d80:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401d84:	ldr	x17, [x16, #336]
  401d88:	add	x16, x16, #0x150
  401d8c:	br	x17

0000000000401d90 <feof@plt>:
  401d90:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401d94:	ldr	x17, [x16, #344]
  401d98:	add	x16, x16, #0x158
  401d9c:	br	x17

0000000000401da0 <puts@plt>:
  401da0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401da4:	ldr	x17, [x16, #352]
  401da8:	add	x16, x16, #0x160
  401dac:	br	x17

0000000000401db0 <memcmp@plt>:
  401db0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401db4:	ldr	x17, [x16, #360]
  401db8:	add	x16, x16, #0x168
  401dbc:	br	x17

0000000000401dc0 <textdomain@plt>:
  401dc0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401dc4:	ldr	x17, [x16, #368]
  401dc8:	add	x16, x16, #0x170
  401dcc:	br	x17

0000000000401dd0 <getopt_long@plt>:
  401dd0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401dd4:	ldr	x17, [x16, #376]
  401dd8:	add	x16, x16, #0x178
  401ddc:	br	x17

0000000000401de0 <strcmp@plt>:
  401de0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401de4:	ldr	x17, [x16, #384]
  401de8:	add	x16, x16, #0x180
  401dec:	br	x17

0000000000401df0 <warn@plt>:
  401df0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401df4:	ldr	x17, [x16, #392]
  401df8:	add	x16, x16, #0x188
  401dfc:	br	x17

0000000000401e00 <__ctype_b_loc@plt>:
  401e00:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401e04:	ldr	x17, [x16, #400]
  401e08:	add	x16, x16, #0x190
  401e0c:	br	x17

0000000000401e10 <strtol@plt>:
  401e10:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401e14:	ldr	x17, [x16, #408]
  401e18:	add	x16, x16, #0x198
  401e1c:	br	x17

0000000000401e20 <fread@plt>:
  401e20:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401e24:	ldr	x17, [x16, #416]
  401e28:	add	x16, x16, #0x1a0
  401e2c:	br	x17

0000000000401e30 <free@plt>:
  401e30:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401e34:	ldr	x17, [x16, #424]
  401e38:	add	x16, x16, #0x1a8
  401e3c:	br	x17

0000000000401e40 <getgid@plt>:
  401e40:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401e44:	ldr	x17, [x16, #432]
  401e48:	add	x16, x16, #0x1b0
  401e4c:	br	x17

0000000000401e50 <vasprintf@plt>:
  401e50:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401e54:	ldr	x17, [x16, #440]
  401e58:	add	x16, x16, #0x1b8
  401e5c:	br	x17

0000000000401e60 <freopen@plt>:
  401e60:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401e64:	ldr	x17, [x16, #448]
  401e68:	add	x16, x16, #0x1c0
  401e6c:	br	x17

0000000000401e70 <strndup@plt>:
  401e70:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401e74:	ldr	x17, [x16, #456]
  401e78:	add	x16, x16, #0x1c8
  401e7c:	br	x17

0000000000401e80 <strspn@plt>:
  401e80:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401e84:	ldr	x17, [x16, #464]
  401e88:	add	x16, x16, #0x1d0
  401e8c:	br	x17

0000000000401e90 <strchr@plt>:
  401e90:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401e94:	ldr	x17, [x16, #472]
  401e98:	add	x16, x16, #0x1d8
  401e9c:	br	x17

0000000000401ea0 <fwrite@plt>:
  401ea0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401ea4:	ldr	x17, [x16, #480]
  401ea8:	add	x16, x16, #0x1e0
  401eac:	br	x17

0000000000401eb0 <fflush@plt>:
  401eb0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401eb4:	ldr	x17, [x16, #488]
  401eb8:	add	x16, x16, #0x1e8
  401ebc:	br	x17

0000000000401ec0 <strcpy@plt>:
  401ec0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401ec4:	ldr	x17, [x16, #496]
  401ec8:	add	x16, x16, #0x1f0
  401ecc:	br	x17

0000000000401ed0 <warnx@plt>:
  401ed0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401ed4:	ldr	x17, [x16, #504]
  401ed8:	add	x16, x16, #0x1f8
  401edc:	br	x17

0000000000401ee0 <isatty@plt>:
  401ee0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401ee4:	ldr	x17, [x16, #512]
  401ee8:	add	x16, x16, #0x200
  401eec:	br	x17

0000000000401ef0 <__fxstat@plt>:
  401ef0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401ef4:	ldr	x17, [x16, #520]
  401ef8:	add	x16, x16, #0x208
  401efc:	br	x17

0000000000401f00 <dcgettext@plt>:
  401f00:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401f04:	ldr	x17, [x16, #528]
  401f08:	add	x16, x16, #0x210
  401f0c:	br	x17

0000000000401f10 <__isoc99_sscanf@plt>:
  401f10:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401f14:	ldr	x17, [x16, #536]
  401f18:	add	x16, x16, #0x218
  401f1c:	br	x17

0000000000401f20 <strncpy@plt>:
  401f20:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401f24:	ldr	x17, [x16, #544]
  401f28:	add	x16, x16, #0x220
  401f2c:	br	x17

0000000000401f30 <errx@plt>:
  401f30:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401f34:	ldr	x17, [x16, #552]
  401f38:	add	x16, x16, #0x228
  401f3c:	br	x17

0000000000401f40 <strcspn@plt>:
  401f40:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401f44:	ldr	x17, [x16, #560]
  401f48:	add	x16, x16, #0x230
  401f4c:	br	x17

0000000000401f50 <vfprintf@plt>:
  401f50:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401f54:	ldr	x17, [x16, #568]
  401f58:	add	x16, x16, #0x238
  401f5c:	br	x17

0000000000401f60 <printf@plt>:
  401f60:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401f64:	ldr	x17, [x16, #576]
  401f68:	add	x16, x16, #0x240
  401f6c:	br	x17

0000000000401f70 <__assert_fail@plt>:
  401f70:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401f74:	ldr	x17, [x16, #584]
  401f78:	add	x16, x16, #0x248
  401f7c:	br	x17

0000000000401f80 <__errno_location@plt>:
  401f80:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401f84:	ldr	x17, [x16, #592]
  401f88:	add	x16, x16, #0x250
  401f8c:	br	x17

0000000000401f90 <getenv@plt>:
  401f90:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401f94:	ldr	x17, [x16, #600]
  401f98:	add	x16, x16, #0x258
  401f9c:	br	x17

0000000000401fa0 <tigetnum@plt>:
  401fa0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401fa4:	ldr	x17, [x16, #608]
  401fa8:	add	x16, x16, #0x260
  401fac:	br	x17

0000000000401fb0 <__getdelim@plt>:
  401fb0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401fb4:	ldr	x17, [x16, #616]
  401fb8:	add	x16, x16, #0x268
  401fbc:	br	x17

0000000000401fc0 <fprintf@plt>:
  401fc0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401fc4:	ldr	x17, [x16, #624]
  401fc8:	add	x16, x16, #0x270
  401fcc:	br	x17

0000000000401fd0 <fgets@plt>:
  401fd0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401fd4:	ldr	x17, [x16, #632]
  401fd8:	add	x16, x16, #0x278
  401fdc:	br	x17

0000000000401fe0 <err@plt>:
  401fe0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401fe4:	ldr	x17, [x16, #640]
  401fe8:	add	x16, x16, #0x280
  401fec:	br	x17

0000000000401ff0 <setlocale@plt>:
  401ff0:	adrp	x16, 41b000 <ferror@plt+0x19000>
  401ff4:	ldr	x17, [x16, #648]
  401ff8:	add	x16, x16, #0x288
  401ffc:	br	x17

0000000000402000 <ferror@plt>:
  402000:	adrp	x16, 41b000 <ferror@plt+0x19000>
  402004:	ldr	x17, [x16, #656]
  402008:	add	x16, x16, #0x290
  40200c:	br	x17

Disassembly of section .text:

0000000000402010 <.text>:
  402010:	mov	x29, #0x0                   	// #0
  402014:	mov	x30, #0x0                   	// #0
  402018:	mov	x5, x0
  40201c:	ldr	x1, [sp]
  402020:	add	x2, sp, #0x8
  402024:	mov	x6, sp
  402028:	movz	x0, #0x0, lsl #48
  40202c:	movk	x0, #0x0, lsl #32
  402030:	movk	x0, #0x40, lsl #16
  402034:	movk	x0, #0x3b40
  402038:	movz	x3, #0x0, lsl #48
  40203c:	movk	x3, #0x0, lsl #32
  402040:	movk	x3, #0x40, lsl #16
  402044:	movk	x3, #0x81c8
  402048:	movz	x4, #0x0, lsl #48
  40204c:	movk	x4, #0x0, lsl #32
  402050:	movk	x4, #0x40, lsl #16
  402054:	movk	x4, #0x8248
  402058:	bl	401c90 <__libc_start_main@plt>
  40205c:	bl	401d80 <abort@plt>
  402060:	adrp	x0, 41a000 <ferror@plt+0x18000>
  402064:	ldr	x0, [x0, #4064]
  402068:	cbz	x0, 402070 <ferror@plt+0x70>
  40206c:	b	401d60 <__gmon_start__@plt>
  402070:	ret
  402074:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402078:	add	x0, x0, #0x2b8
  40207c:	adrp	x1, 41b000 <ferror@plt+0x19000>
  402080:	add	x1, x1, #0x2b8
  402084:	cmp	x0, x1
  402088:	b.eq	4020bc <ferror@plt+0xbc>  // b.none
  40208c:	stp	x29, x30, [sp, #-32]!
  402090:	mov	x29, sp
  402094:	adrp	x0, 408000 <ferror@plt+0x6000>
  402098:	ldr	x0, [x0, #632]
  40209c:	str	x0, [sp, #24]
  4020a0:	mov	x1, x0
  4020a4:	cbz	x1, 4020b4 <ferror@plt+0xb4>
  4020a8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4020ac:	add	x0, x0, #0x2b8
  4020b0:	blr	x1
  4020b4:	ldp	x29, x30, [sp], #32
  4020b8:	ret
  4020bc:	ret
  4020c0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4020c4:	add	x0, x0, #0x2b8
  4020c8:	adrp	x1, 41b000 <ferror@plt+0x19000>
  4020cc:	add	x1, x1, #0x2b8
  4020d0:	sub	x0, x0, x1
  4020d4:	lsr	x1, x0, #63
  4020d8:	add	x0, x1, x0, asr #3
  4020dc:	cmp	xzr, x0, asr #1
  4020e0:	b.eq	402118 <ferror@plt+0x118>  // b.none
  4020e4:	stp	x29, x30, [sp, #-32]!
  4020e8:	mov	x29, sp
  4020ec:	asr	x1, x0, #1
  4020f0:	adrp	x0, 408000 <ferror@plt+0x6000>
  4020f4:	ldr	x0, [x0, #640]
  4020f8:	str	x0, [sp, #24]
  4020fc:	mov	x2, x0
  402100:	cbz	x2, 402110 <ferror@plt+0x110>
  402104:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402108:	add	x0, x0, #0x2b8
  40210c:	blr	x2
  402110:	ldp	x29, x30, [sp], #32
  402114:	ret
  402118:	ret
  40211c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402120:	ldrb	w0, [x0, #744]
  402124:	cbnz	w0, 402148 <ferror@plt+0x148>
  402128:	stp	x29, x30, [sp, #-16]!
  40212c:	mov	x29, sp
  402130:	bl	402074 <ferror@plt+0x74>
  402134:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402138:	mov	w1, #0x1                   	// #1
  40213c:	strb	w1, [x0, #744]
  402140:	ldp	x29, x30, [sp], #16
  402144:	ret
  402148:	ret
  40214c:	stp	x29, x30, [sp, #-16]!
  402150:	mov	x29, sp
  402154:	bl	4020c0 <ferror@plt+0xc0>
  402158:	ldp	x29, x30, [sp], #16
  40215c:	ret
  402160:	stp	x29, x30, [sp, #-256]!
  402164:	mov	x29, sp
  402168:	str	x2, [sp, #208]
  40216c:	str	x3, [sp, #216]
  402170:	str	x4, [sp, #224]
  402174:	str	x5, [sp, #232]
  402178:	str	x6, [sp, #240]
  40217c:	str	x7, [sp, #248]
  402180:	str	q0, [sp, #80]
  402184:	str	q1, [sp, #96]
  402188:	str	q2, [sp, #112]
  40218c:	str	q3, [sp, #128]
  402190:	str	q4, [sp, #144]
  402194:	str	q5, [sp, #160]
  402198:	str	q6, [sp, #176]
  40219c:	str	q7, [sp, #192]
  4021a0:	add	x2, sp, #0x100
  4021a4:	str	x2, [sp, #48]
  4021a8:	str	x2, [sp, #56]
  4021ac:	add	x2, sp, #0xd0
  4021b0:	str	x2, [sp, #64]
  4021b4:	mov	w2, #0xffffffd0            	// #-48
  4021b8:	str	w2, [sp, #72]
  4021bc:	mov	w2, #0xffffff80            	// #-128
  4021c0:	str	w2, [sp, #76]
  4021c4:	ldp	x2, x3, [sp, #48]
  4021c8:	stp	x2, x3, [sp, #16]
  4021cc:	ldp	x2, x3, [sp, #64]
  4021d0:	stp	x2, x3, [sp, #32]
  4021d4:	add	x2, sp, #0x10
  4021d8:	bl	401e50 <vasprintf@plt>
  4021dc:	tbnz	w0, #31, 4021e8 <ferror@plt+0x1e8>
  4021e0:	ldp	x29, x30, [sp], #256
  4021e4:	ret
  4021e8:	adrp	x1, 408000 <ferror@plt+0x6000>
  4021ec:	add	x1, x1, #0x288
  4021f0:	mov	w0, #0x1                   	// #1
  4021f4:	bl	401fe0 <err@plt>
  4021f8:	stp	x29, x30, [sp, #-64]!
  4021fc:	mov	x29, sp
  402200:	stp	x19, x20, [sp, #16]
  402204:	mov	x19, x0
  402208:	str	xzr, [sp, #56]
  40220c:	ldrb	w20, [x1]
  402210:	cmp	w20, #0xa
  402214:	b.eq	40230c <ferror@plt+0x30c>  // b.none
  402218:	str	x21, [sp, #32]
  40221c:	mov	x21, x1
  402220:	b.hi	402280 <ferror@plt+0x280>  // b.pmore
  402224:	cmp	w20, #0x8
  402228:	b.eq	402318 <ferror@plt+0x318>  // b.none
  40222c:	b.ls	402240 <ferror@plt+0x240>  // b.plast
  402230:	adrp	x1, 408000 <ferror@plt+0x6000>
  402234:	add	x1, x1, #0x2b8
  402238:	ldr	x21, [sp, #32]
  40223c:	b	402258 <ferror@plt+0x258>
  402240:	cbz	w20, 402328 <ferror@plt+0x328>
  402244:	cmp	w20, #0x7
  402248:	b.ne	4022b8 <ferror@plt+0x2b8>  // b.any
  40224c:	adrp	x1, 408000 <ferror@plt+0x6000>
  402250:	add	x1, x1, #0x2b0
  402254:	ldr	x21, [sp, #32]
  402258:	ldr	x0, [x19, #24]
  40225c:	mov	w2, #0x73                  	// #115
  402260:	strb	w2, [x0]
  402264:	ldr	x0, [x19, #40]
  402268:	bl	401f60 <printf@plt>
  40226c:	ldr	x0, [sp, #56]
  402270:	bl	401e30 <free@plt>
  402274:	ldp	x19, x20, [sp, #16]
  402278:	ldp	x29, x30, [sp], #64
  40227c:	ret
  402280:	cmp	w20, #0xc
  402284:	b.eq	402338 <ferror@plt+0x338>  // b.none
  402288:	cmp	w20, #0xd
  40228c:	b.ne	4022a0 <ferror@plt+0x2a0>  // b.any
  402290:	adrp	x1, 408000 <ferror@plt+0x6000>
  402294:	add	x1, x1, #0x2d0
  402298:	ldr	x21, [sp, #32]
  40229c:	b	402258 <ferror@plt+0x258>
  4022a0:	cmp	w20, #0xb
  4022a4:	b.ne	4022b8 <ferror@plt+0x2b8>  // b.any
  4022a8:	adrp	x1, 408000 <ferror@plt+0x6000>
  4022ac:	add	x1, x1, #0x2d8
  4022b0:	ldr	x21, [sp, #32]
  4022b4:	b	402258 <ferror@plt+0x258>
  4022b8:	bl	401e00 <__ctype_b_loc@plt>
  4022bc:	and	x1, x20, #0xff
  4022c0:	ldr	x0, [x0]
  4022c4:	ldrh	w0, [x0, x1, lsl #1]
  4022c8:	tbz	w0, #14, 4022ec <ferror@plt+0x2ec>
  4022cc:	ldr	x0, [x19, #24]
  4022d0:	mov	w1, #0x63                  	// #99
  4022d4:	strb	w1, [x0]
  4022d8:	ldrb	w1, [x21]
  4022dc:	ldr	x0, [x19, #40]
  4022e0:	bl	401f60 <printf@plt>
  4022e4:	ldr	x21, [sp, #32]
  4022e8:	b	40226c <ferror@plt+0x26c>
  4022ec:	mov	w2, w20
  4022f0:	adrp	x1, 408000 <ferror@plt+0x6000>
  4022f4:	add	x1, x1, #0x2e0
  4022f8:	add	x0, sp, #0x38
  4022fc:	bl	402160 <ferror@plt+0x160>
  402300:	ldr	x1, [sp, #56]
  402304:	ldr	x21, [sp, #32]
  402308:	b	402258 <ferror@plt+0x258>
  40230c:	adrp	x1, 408000 <ferror@plt+0x6000>
  402310:	add	x1, x1, #0x2a8
  402314:	b	402258 <ferror@plt+0x258>
  402318:	adrp	x1, 408000 <ferror@plt+0x6000>
  40231c:	add	x1, x1, #0x2c8
  402320:	ldr	x21, [sp, #32]
  402324:	b	402258 <ferror@plt+0x258>
  402328:	adrp	x1, 408000 <ferror@plt+0x6000>
  40232c:	add	x1, x1, #0x2a0
  402330:	ldr	x21, [sp, #32]
  402334:	b	402258 <ferror@plt+0x258>
  402338:	adrp	x1, 408000 <ferror@plt+0x6000>
  40233c:	add	x1, x1, #0x2c0
  402340:	ldr	x21, [sp, #32]
  402344:	b	402258 <ferror@plt+0x258>
  402348:	stp	x29, x30, [sp, #-48]!
  40234c:	mov	x29, sp
  402350:	stp	x19, x20, [sp, #16]
  402354:	str	x21, [sp, #32]
  402358:	mov	x19, x0
  40235c:	mov	x20, x1
  402360:	ldrb	w21, [x1]
  402364:	cmp	w21, #0x1f
  402368:	b.ls	4023a4 <ferror@plt+0x3a4>  // b.plast
  40236c:	cmp	w21, #0x7f
  402370:	b.eq	4023d8 <ferror@plt+0x3d8>  // b.none
  402374:	bl	401e00 <__ctype_b_loc@plt>
  402378:	and	x21, x21, #0xff
  40237c:	ldr	x0, [x0]
  402380:	ldrh	w0, [x0, x21, lsl #1]
  402384:	tbz	w0, #14, 4023f8 <ferror@plt+0x3f8>
  402388:	ldr	x0, [x19, #24]
  40238c:	mov	w1, #0x63                  	// #99
  402390:	strb	w1, [x0]
  402394:	ldrb	w1, [x20]
  402398:	ldr	x0, [x19, #40]
  40239c:	bl	401f60 <printf@plt>
  4023a0:	b	4023c8 <ferror@plt+0x3c8>
  4023a4:	ldr	x0, [x0, #24]
  4023a8:	mov	w1, #0x73                  	// #115
  4023ac:	strb	w1, [x0]
  4023b0:	ldrb	w1, [x20]
  4023b4:	adrp	x0, 408000 <ferror@plt+0x6000>
  4023b8:	add	x0, x0, #0x3e0
  4023bc:	ldr	x1, [x0, x1, lsl #3]
  4023c0:	ldr	x0, [x19, #40]
  4023c4:	bl	401f60 <printf@plt>
  4023c8:	ldp	x19, x20, [sp, #16]
  4023cc:	ldr	x21, [sp, #32]
  4023d0:	ldp	x29, x30, [sp], #48
  4023d4:	ret
  4023d8:	ldr	x0, [x0, #24]
  4023dc:	mov	w1, #0x73                  	// #115
  4023e0:	strb	w1, [x0]
  4023e4:	adrp	x1, 408000 <ferror@plt+0x6000>
  4023e8:	add	x1, x1, #0x2e8
  4023ec:	ldr	x0, [x19, #40]
  4023f0:	bl	401f60 <printf@plt>
  4023f4:	b	4023c8 <ferror@plt+0x3c8>
  4023f8:	ldr	x0, [x19, #24]
  4023fc:	mov	w1, #0x78                  	// #120
  402400:	strb	w1, [x0]
  402404:	ldrb	w1, [x20]
  402408:	ldr	x0, [x19, #40]
  40240c:	bl	401f60 <printf@plt>
  402410:	b	4023c8 <ferror@plt+0x3c8>
  402414:	stp	x29, x30, [sp, #-96]!
  402418:	mov	x29, sp
  40241c:	stp	x19, x20, [sp, #16]
  402420:	stp	x21, x22, [sp, #32]
  402424:	ldr	x22, [x0, #32]
  402428:	ldr	x19, [x22]
  40242c:	cmp	x22, x19
  402430:	b.eq	402554 <ferror@plt+0x554>  // b.none
  402434:	stp	x23, x24, [sp, #48]
  402438:	mov	x21, x0
  40243c:	mov	x24, x1
  402440:	sxtw	x20, w2
  402444:	adrp	x23, 41b000 <ferror@plt+0x19000>
  402448:	b	402530 <ferror@plt+0x530>
  40244c:	ldr	x4, [x23, #752]
  402450:	mov	x3, x4
  402454:	ldr	w2, [x19, #32]
  402458:	add	x1, x3, w2, sxtw
  40245c:	add	x0, x20, x4
  402460:	cmp	x1, x0
  402464:	b.gt	402524 <ferror@plt+0x524>
  402468:	ldr	x0, [x19, #40]
  40246c:	cbz	x0, 4024bc <ferror@plt+0x4bc>
  402470:	ldr	w5, [x21, #16]
  402474:	mov	w1, #0x0                   	// #0
  402478:	cmp	w5, #0x1
  40247c:	b.eq	402498 <ferror@plt+0x498>  // b.none
  402480:	sub	x3, x3, x4
  402484:	sxtw	x2, w2
  402488:	add	x1, x24, x3
  40248c:	bl	401c70 <strncmp@plt>
  402490:	cmp	w0, #0x0
  402494:	cset	w1, eq  // eq = none
  402498:	ldr	w0, [x19, #48]
  40249c:	cmp	w0, w1
  4024a0:	b.eq	402524 <ferror@plt+0x524>  // b.none
  4024a4:	ldr	x0, [x19, #16]
  4024a8:	ldp	x23, x24, [sp, #48]
  4024ac:	ldp	x19, x20, [sp, #16]
  4024b0:	ldp	x21, x22, [sp, #32]
  4024b4:	ldp	x29, x30, [sp], #96
  4024b8:	ret
  4024bc:	str	x25, [sp, #64]
  4024c0:	ldr	w25, [x19, #36]
  4024c4:	cmn	w25, #0x1
  4024c8:	b.eq	402514 <ferror@plt+0x514>  // b.none
  4024cc:	str	wzr, [sp, #92]
  4024d0:	ldr	w0, [x21, #16]
  4024d4:	cmp	w0, #0x1
  4024d8:	b.ne	4024ec <ferror@plt+0x4ec>  // b.any
  4024dc:	cmp	x4, w25, sxtw
  4024e0:	cset	w1, eq  // eq = none
  4024e4:	ldr	x25, [sp, #64]
  4024e8:	b	402498 <ferror@plt+0x498>
  4024ec:	sub	x3, x3, x4
  4024f0:	sxtw	x2, w2
  4024f4:	add	x1, x24, x3
  4024f8:	add	x0, sp, #0x5c
  4024fc:	bl	401ae0 <memcpy@plt>
  402500:	ldr	w0, [sp, #92]
  402504:	cmp	w0, w25
  402508:	cset	w1, eq  // eq = none
  40250c:	ldr	x25, [sp, #64]
  402510:	b	402498 <ferror@plt+0x498>
  402514:	ldr	x0, [x19, #16]
  402518:	ldp	x23, x24, [sp, #48]
  40251c:	ldr	x25, [sp, #64]
  402520:	b	4024ac <ferror@plt+0x4ac>
  402524:	ldr	x19, [x19]
  402528:	cmp	x22, x19
  40252c:	b.eq	402548 <ferror@plt+0x548>  // b.none
  402530:	ldr	x3, [x19, #24]
  402534:	tbnz	x3, #63, 40244c <ferror@plt+0x44c>
  402538:	ldr	x4, [x23, #752]
  40253c:	cmp	x4, x3
  402540:	b.gt	402524 <ferror@plt+0x524>
  402544:	b	402454 <ferror@plt+0x454>
  402548:	mov	x0, #0x0                   	// #0
  40254c:	ldp	x23, x24, [sp, #48]
  402550:	b	4024ac <ferror@plt+0x4ac>
  402554:	mov	x0, #0x0                   	// #0
  402558:	b	4024ac <ferror@plt+0x4ac>
  40255c:	cbz	x0, 402570 <ferror@plt+0x570>
  402560:	adrp	x1, 41b000 <ferror@plt+0x19000>
  402564:	str	x0, [x1, #760]
  402568:	mov	w0, #0x1                   	// #1
  40256c:	ret
  402570:	stp	x29, x30, [sp, #-192]!
  402574:	mov	x29, sp
  402578:	stp	x19, x20, [sp, #16]
  40257c:	stp	x21, x22, [sp, #32]
  402580:	stp	x23, x24, [sp, #48]
  402584:	mov	x21, x1
  402588:	adrp	x19, 41b000 <ferror@plt+0x19000>
  40258c:	add	x19, x19, #0x2f0
  402590:	adrp	x23, 408000 <ferror@plt+0x6000>
  402594:	add	x23, x23, #0x4e0
  402598:	adrp	x22, 408000 <ferror@plt+0x6000>
  40259c:	add	x22, x22, #0x4e8
  4025a0:	b	402634 <ferror@plt+0x634>
  4025a4:	ldr	x0, [x19, #8]
  4025a8:	ldr	x1, [x0]
  4025ac:	adrp	x0, 408000 <ferror@plt+0x6000>
  4025b0:	add	x0, x0, #0xe70
  4025b4:	bl	401df0 <warn@plt>
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	str	w0, [x21, #24]
  4025c0:	ldr	x0, [x19, #8]
  4025c4:	add	x0, x0, #0x8
  4025c8:	str	x0, [x19, #8]
  4025cc:	b	402634 <ferror@plt+0x634>
  4025d0:	ldr	w0, [x19, #16]
  4025d4:	add	w1, w0, #0x1
  4025d8:	str	w1, [x19, #16]
  4025dc:	cbnz	w0, 402714 <ferror@plt+0x714>
  4025e0:	ldr	x0, [x21, #40]
  4025e4:	cbz	x0, 4026cc <ferror@plt+0x6cc>
  4025e8:	mov	x24, x23
  4025ec:	mov	w2, #0x0                   	// #0
  4025f0:	ldr	x1, [x21, #40]
  4025f4:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4025f8:	ldr	x0, [x0, #728]
  4025fc:	bl	401d70 <fseek@plt>
  402600:	cbnz	w0, 4026f8 <ferror@plt+0x6f8>
  402604:	ldr	x0, [x21, #40]
  402608:	ldr	x1, [x19]
  40260c:	add	x0, x0, x1
  402610:	str	x0, [x19]
  402614:	str	xzr, [x21, #40]
  402618:	ldr	x20, [x19, #8]
  40261c:	ldr	x0, [x20]
  402620:	cbz	x0, 40271c <ferror@plt+0x71c>
  402624:	add	x20, x20, #0x8
  402628:	str	x20, [x19, #8]
  40262c:	ldr	x0, [x21, #40]
  402630:	cbz	x0, 40270c <ferror@plt+0x70c>
  402634:	ldr	x0, [x19, #8]
  402638:	ldr	x0, [x0]
  40263c:	cbz	x0, 4025d0 <ferror@plt+0x5d0>
  402640:	adrp	x1, 41b000 <ferror@plt+0x19000>
  402644:	ldr	x2, [x1, #728]
  402648:	mov	x1, x22
  40264c:	bl	401e60 <freopen@plt>
  402650:	cbz	x0, 4025a4 <ferror@plt+0x5a4>
  402654:	mov	w0, #0x1                   	// #1
  402658:	str	w0, [x19, #16]
  40265c:	ldr	x0, [x21, #40]
  402660:	cbz	x0, 402618 <ferror@plt+0x618>
  402664:	ldr	x20, [x19, #8]
  402668:	ldr	x24, [x20]
  40266c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402670:	ldr	x0, [x0, #728]
  402674:	bl	401c10 <fileno@plt>
  402678:	add	x2, sp, #0x40
  40267c:	mov	w1, w0
  402680:	mov	w0, #0x0                   	// #0
  402684:	bl	401ef0 <__fxstat@plt>
  402688:	cbnz	w0, 4026e4 <ferror@plt+0x6e4>
  40268c:	ldr	w0, [sp, #80]
  402690:	and	w0, w0, #0xf000
  402694:	cmp	w0, #0x8, lsl #12
  402698:	b.ne	4025ec <ferror@plt+0x5ec>  // b.any
  40269c:	ldr	x0, [x21, #40]
  4026a0:	ldr	x1, [sp, #112]
  4026a4:	cmp	x0, x1
  4026a8:	b.le	4025ec <ferror@plt+0x5ec>
  4026ac:	sub	x0, x0, x1
  4026b0:	str	x0, [x21, #40]
  4026b4:	ldr	x0, [x19]
  4026b8:	add	x1, x0, x1
  4026bc:	str	x1, [x19]
  4026c0:	ldr	x0, [x20]
  4026c4:	cbz	x0, 402634 <ferror@plt+0x634>
  4026c8:	b	402624 <ferror@plt+0x624>
  4026cc:	mov	w0, #0x1                   	// #1
  4026d0:	ldp	x19, x20, [sp, #16]
  4026d4:	ldp	x21, x22, [sp, #32]
  4026d8:	ldp	x23, x24, [sp, #48]
  4026dc:	ldp	x29, x30, [sp], #192
  4026e0:	ret
  4026e4:	mov	x2, x24
  4026e8:	adrp	x1, 408000 <ferror@plt+0x6000>
  4026ec:	add	x1, x1, #0xe70
  4026f0:	mov	w0, #0x1                   	// #1
  4026f4:	bl	401fe0 <err@plt>
  4026f8:	mov	x2, x24
  4026fc:	adrp	x1, 408000 <ferror@plt+0x6000>
  402700:	add	x1, x1, #0xe70
  402704:	mov	w0, #0x1                   	// #1
  402708:	bl	401fe0 <err@plt>
  40270c:	mov	w0, #0x1                   	// #1
  402710:	b	4026d0 <ferror@plt+0x6d0>
  402714:	mov	w0, #0x0                   	// #0
  402718:	b	4026d0 <ferror@plt+0x6d0>
  40271c:	mov	w0, #0x1                   	// #1
  402720:	b	4026d0 <ferror@plt+0x6d0>
  402724:	stp	x29, x30, [sp, #-160]!
  402728:	mov	x29, sp
  40272c:	stp	x19, x20, [sp, #16]
  402730:	stp	x27, x28, [sp, #80]
  402734:	mov	x28, x0
  402738:	adrp	x20, 41b000 <ferror@plt+0x19000>
  40273c:	add	x20, x20, #0x2f0
  402740:	ldr	x0, [x20, #32]
  402744:	cbz	x0, 402d94 <ferror@plt+0xd94>
  402748:	ldr	x1, [x20, #40]
  40274c:	str	x1, [x20, #32]
  402750:	str	x0, [x20, #40]
  402754:	ldr	x0, [x28, #16]
  402758:	ldr	x1, [x20]
  40275c:	add	x0, x0, x1
  402760:	str	x0, [x20]
  402764:	ldr	x19, [x28, #16]
  402768:	ldr	x0, [x28, #32]
  40276c:	cbz	x0, 402ef4 <ferror@plt+0xef4>
  402770:	stp	x21, x22, [sp, #32]
  402774:	stp	x23, x24, [sp, #48]
  402778:	mov	x21, #0x0                   	// #0
  40277c:	adrp	x22, 41b000 <ferror@plt+0x19000>
  402780:	add	x22, x22, #0x2a8
  402784:	adrp	x23, 408000 <ferror@plt+0x6000>
  402788:	add	x23, x23, #0x518
  40278c:	b	402fdc <ferror@plt+0xfdc>
  402790:	mov	w0, #0x2                   	// #2
  402794:	str	w0, [x19, #16]
  402798:	ldr	x0, [x19, #24]
  40279c:	mov	w1, #0x73                  	// #115
  4027a0:	strb	w1, [x0]
  4027a4:	ldr	x0, [x19, #24]
  4027a8:	strb	wzr, [x0, #1]
  4027ac:	ldr	x23, [x19, #40]
  4027b0:	ldrsb	w0, [x23]
  4027b4:	cmp	w0, #0x25
  4027b8:	b.eq	4027c8 <ferror@plt+0x7c8>  // b.none
  4027bc:	ldrsb	w0, [x23, #1]!
  4027c0:	cmp	w0, #0x25
  4027c4:	b.ne	4027bc <ferror@plt+0x7bc>  // b.any
  4027c8:	add	x26, x23, #0x1
  4027cc:	ldrsb	w1, [x23, #1]
  4027d0:	mov	x22, x26
  4027d4:	cbz	w1, 4027ec <ferror@plt+0x7ec>
  4027d8:	mov	x0, x27
  4027dc:	bl	401e90 <strchr@plt>
  4027e0:	cbz	x0, 4027f8 <ferror@plt+0x7f8>
  4027e4:	ldrsb	w1, [x22, #1]!
  4027e8:	cbnz	w1, 4027d8 <ferror@plt+0x7d8>
  4027ec:	ldrsb	w0, [x22]
  4027f0:	strb	w0, [x23, #1]
  4027f4:	b	402b4c <ferror@plt+0xb4c>
  4027f8:	ldrsb	w1, [x22, x0]
  4027fc:	strb	w1, [x26, x0]
  402800:	add	x0, x0, #0x1
  402804:	cbnz	w1, 4027f8 <ferror@plt+0x7f8>
  402808:	b	402b4c <ferror@plt+0xb4c>
  40280c:	ldr	x0, [x19, #48]
  402810:	cbz	x0, 402b54 <ferror@plt+0xb54>
  402814:	ldrsb	w23, [x0]
  402818:	strb	wzr, [x0]
  40281c:	ldr	x0, [x19, #32]
  402820:	cbz	x0, 40315c <ferror@plt+0x115c>
  402824:	ldr	w2, [x19, #20]
  402828:	mov	x1, x21
  40282c:	mov	x0, x19
  402830:	bl	402414 <ferror@plt+0x414>
  402834:	mov	x22, x0
  402838:	cbz	x0, 40315c <ferror@plt+0x115c>
  40283c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402840:	ldr	x1, [x0, #720]
  402844:	mov	x0, x22
  402848:	bl	407a34 <ferror@plt+0x5a34>
  40284c:	ldr	w0, [x19, #16]
  402850:	cmp	w0, #0x20
  402854:	b.eq	402984 <ferror@plt+0x984>  // b.none
  402858:	b.hi	402890 <ferror@plt+0x890>  // b.pmore
  40285c:	cmp	w0, #0x4
  402860:	b.eq	402948 <ferror@plt+0x948>  // b.none
  402864:	b.ls	40287c <ferror@plt+0x87c>  // b.plast
  402868:	cmp	w0, #0x8
  40286c:	b.eq	40295c <ferror@plt+0x95c>  // b.none
  402870:	cmp	w0, #0x10
  402874:	b.eq	40318c <ferror@plt+0x118c>  // b.none
  402878:	b	4028d8 <ferror@plt+0x8d8>
  40287c:	cmp	w0, #0x1
  402880:	b.eq	4028c8 <ferror@plt+0x8c8>  // b.none
  402884:	cmp	w0, #0x2
  402888:	b.eq	4031c4 <ferror@plt+0x11c4>  // b.none
  40288c:	b	4028d8 <ferror@plt+0x8d8>
  402890:	cmp	w0, #0x100
  402894:	b.eq	402a24 <ferror@plt+0xa24>  // b.none
  402898:	b.ls	4028b0 <ferror@plt+0x8b0>  // b.plast
  40289c:	cmp	w0, #0x200
  4028a0:	b.eq	402a38 <ferror@plt+0xa38>  // b.none
  4028a4:	cmp	w0, #0x400
  4028a8:	b.eq	4031f8 <ferror@plt+0x11f8>  // b.none
  4028ac:	b	4028d8 <ferror@plt+0x8d8>
  4028b0:	cmp	w0, #0x40
  4028b4:	b.eq	4029f0 <ferror@plt+0x9f0>  // b.none
  4028b8:	cmp	w0, #0x80
  4028bc:	b.eq	40321c <ferror@plt+0x121c>  // b.none
  4028c0:	b	4028d8 <ferror@plt+0x8d8>
  4028c4:	mov	x22, #0x0                   	// #0
  4028c8:	ldr	x1, [x20]
  4028cc:	ldr	x0, [x19, #40]
  4028d0:	bl	401f60 <printf@plt>
  4028d4:	cbz	x22, 4028e4 <ferror@plt+0x8e4>
  4028d8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4028dc:	ldr	x0, [x0, #720]
  4028e0:	bl	407bfc <ferror@plt+0x5bfc>
  4028e4:	ldr	x0, [x19, #48]
  4028e8:	strb	w23, [x0]
  4028ec:	ldrsw	x1, [x19, #20]
  4028f0:	ldr	x0, [x20]
  4028f4:	add	x0, x0, x1
  4028f8:	str	x0, [x20]
  4028fc:	add	x21, x21, x1
  402900:	ldr	x19, [x19]
  402904:	cmp	x19, x24
  402908:	b.ne	402b28 <ferror@plt+0xb28>  // b.any
  40290c:	ldr	x0, [sp, #104]
  402910:	ldr	x0, [x0]
  402914:	str	x0, [sp, #104]
  402918:	ldr	x1, [sp, #152]
  40291c:	cmp	x0, x1
  402920:	b.eq	402d38 <ferror@plt+0xd38>  // b.none
  402924:	ldr	x1, [sp, #104]
  402928:	ldr	w0, [x1, #32]
  40292c:	tbnz	w0, #0, 402d38 <ferror@plt+0xd38>
  402930:	ldr	w25, [x1, #36]
  402934:	cbz	w25, 40290c <ferror@plt+0x90c>
  402938:	adrp	x0, 408000 <ferror@plt+0x6000>
  40293c:	add	x27, x0, #0x4f0
  402940:	b	402d18 <ferror@plt+0xd18>
  402944:	mov	x22, #0x0                   	// #0
  402948:	mov	x1, x21
  40294c:	mov	x0, x19
  402950:	bl	4021f8 <ferror@plt+0x1f8>
  402954:	b	4028d4 <ferror@plt+0x8d4>
  402958:	mov	x22, #0x0                   	// #0
  40295c:	ldrb	w1, [x21]
  402960:	ldr	x0, [x19, #40]
  402964:	bl	401f60 <printf@plt>
  402968:	b	4028d4 <ferror@plt+0x8d4>
  40296c:	ldr	s0, [x21]
  402970:	fcvt	d0, s0
  402974:	ldr	x0, [x19, #40]
  402978:	bl	401f60 <printf@plt>
  40297c:	b	4028d4 <ferror@plt+0x8d4>
  402980:	mov	x22, #0x0                   	// #0
  402984:	ldr	w0, [x19, #20]
  402988:	cmp	w0, #0x4
  40298c:	b.eq	4029dc <ferror@plt+0x9dc>  // b.none
  402990:	b.gt	4029b4 <ferror@plt+0x9b4>
  402994:	cmp	w0, #0x1
  402998:	b.eq	4029cc <ferror@plt+0x9cc>  // b.none
  40299c:	cmp	w0, #0x2
  4029a0:	b.ne	4028d4 <ferror@plt+0x8d4>  // b.any
  4029a4:	ldrsh	x1, [x21]
  4029a8:	ldr	x0, [x19, #40]
  4029ac:	bl	401f60 <printf@plt>
  4029b0:	b	4028d4 <ferror@plt+0x8d4>
  4029b4:	cmp	w0, #0x8
  4029b8:	b.ne	4028d4 <ferror@plt+0x8d4>  // b.any
  4029bc:	ldr	x1, [x21]
  4029c0:	ldr	x0, [x19, #40]
  4029c4:	bl	401f60 <printf@plt>
  4029c8:	b	4028d4 <ferror@plt+0x8d4>
  4029cc:	ldrb	w1, [x21]
  4029d0:	ldr	x0, [x19, #40]
  4029d4:	bl	401f60 <printf@plt>
  4029d8:	b	4028d4 <ferror@plt+0x8d4>
  4029dc:	ldrsw	x1, [x21]
  4029e0:	ldr	x0, [x19, #40]
  4029e4:	bl	401f60 <printf@plt>
  4029e8:	b	4028d4 <ferror@plt+0x8d4>
  4029ec:	mov	x22, #0x0                   	// #0
  4029f0:	ldr	x26, [x19, #40]
  4029f4:	bl	401e00 <__ctype_b_loc@plt>
  4029f8:	ldrb	w1, [x21]
  4029fc:	and	x2, x1, #0xff
  402a00:	ldr	x0, [x0]
  402a04:	ldrh	w0, [x0, x2, lsl #1]
  402a08:	tst	x0, #0x4000
  402a0c:	mov	w0, #0x2e                  	// #46
  402a10:	csel	w1, w1, w0, ne  // ne = any
  402a14:	mov	x0, x26
  402a18:	bl	401f60 <printf@plt>
  402a1c:	b	4028d4 <ferror@plt+0x8d4>
  402a20:	mov	x22, #0x0                   	// #0
  402a24:	mov	x1, x21
  402a28:	mov	x0, x19
  402a2c:	bl	402348 <ferror@plt+0x348>
  402a30:	b	4028d4 <ferror@plt+0x8d4>
  402a34:	mov	x22, #0x0                   	// #0
  402a38:	ldr	w0, [x19, #20]
  402a3c:	cmp	w0, #0x4
  402a40:	b.eq	402a90 <ferror@plt+0xa90>  // b.none
  402a44:	b.gt	402a68 <ferror@plt+0xa68>
  402a48:	cmp	w0, #0x1
  402a4c:	b.eq	402a80 <ferror@plt+0xa80>  // b.none
  402a50:	cmp	w0, #0x2
  402a54:	b.ne	4028d4 <ferror@plt+0x8d4>  // b.any
  402a58:	ldrh	w1, [x21]
  402a5c:	ldr	x0, [x19, #40]
  402a60:	bl	401f60 <printf@plt>
  402a64:	b	4028d4 <ferror@plt+0x8d4>
  402a68:	cmp	w0, #0x8
  402a6c:	b.ne	4028d4 <ferror@plt+0x8d4>  // b.any
  402a70:	ldr	x1, [x21]
  402a74:	ldr	x0, [x19, #40]
  402a78:	bl	401f60 <printf@plt>
  402a7c:	b	4028d4 <ferror@plt+0x8d4>
  402a80:	ldrb	w1, [x21]
  402a84:	ldr	x0, [x19, #40]
  402a88:	bl	401f60 <printf@plt>
  402a8c:	b	4028d4 <ferror@plt+0x8d4>
  402a90:	ldr	w1, [x21]
  402a94:	ldr	x0, [x19, #40]
  402a98:	bl	401f60 <printf@plt>
  402a9c:	b	4028d4 <ferror@plt+0x8d4>
  402aa0:	cmp	w0, #0x4
  402aa4:	b.eq	402bb8 <ferror@plt+0xbb8>  // b.none
  402aa8:	b.ls	402ac0 <ferror@plt+0xac0>  // b.plast
  402aac:	cmp	w0, #0x8
  402ab0:	b.eq	402bcc <ferror@plt+0xbcc>  // b.none
  402ab4:	cmp	w0, #0x10
  402ab8:	b.eq	40325c <ferror@plt+0x125c>  // b.none
  402abc:	b	402afc <ferror@plt+0xafc>
  402ac0:	cmp	w0, #0x1
  402ac4:	b.eq	402aec <ferror@plt+0xaec>  // b.none
  402ac8:	cmp	w0, #0x2
  402acc:	b.eq	403294 <ferror@plt+0x1294>  // b.none
  402ad0:	b	402afc <ferror@plt+0xafc>
  402ad4:	cmp	w0, #0x40
  402ad8:	b.eq	402c60 <ferror@plt+0xc60>  // b.none
  402adc:	cmp	w0, #0x80
  402ae0:	b.eq	4032ec <ferror@plt+0x12ec>  // b.none
  402ae4:	b	402afc <ferror@plt+0xafc>
  402ae8:	mov	x22, #0x0                   	// #0
  402aec:	ldr	x1, [x20]
  402af0:	ldr	x0, [x19, #40]
  402af4:	bl	401f60 <printf@plt>
  402af8:	cbz	x22, 402b08 <ferror@plt+0xb08>
  402afc:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402b00:	ldr	x0, [x0, #720]
  402b04:	bl	407bfc <ferror@plt+0x5bfc>
  402b08:	ldrsw	x1, [x19, #20]
  402b0c:	ldr	x0, [x20]
  402b10:	add	x0, x0, x1
  402b14:	str	x0, [x20]
  402b18:	add	x21, x21, x1
  402b1c:	ldr	x19, [x19]
  402b20:	cmp	x24, x19
  402b24:	b.eq	402d10 <ferror@plt+0xd10>  // b.none
  402b28:	ldr	x0, [x20, #24]
  402b2c:	cbz	x0, 402b4c <ferror@plt+0xb4c>
  402b30:	ldr	x1, [x20]
  402b34:	cmp	x0, x1
  402b38:	b.gt	402b4c <ferror@plt+0xb4c>
  402b3c:	ldr	w1, [x19, #16]
  402b40:	mov	w0, #0x402                 	// #1026
  402b44:	tst	w1, w0
  402b48:	b.eq	402790 <ferror@plt+0x790>  // b.none
  402b4c:	cmp	w25, #0x1
  402b50:	b.eq	40280c <ferror@plt+0x80c>  // b.none
  402b54:	ldr	x0, [x19, #32]
  402b58:	cbz	x0, 40322c <ferror@plt+0x122c>
  402b5c:	ldr	w2, [x19, #20]
  402b60:	mov	x1, x21
  402b64:	mov	x0, x19
  402b68:	bl	402414 <ferror@plt+0x414>
  402b6c:	mov	x22, x0
  402b70:	cbz	x0, 40322c <ferror@plt+0x122c>
  402b74:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402b78:	ldr	x1, [x0, #720]
  402b7c:	mov	x0, x22
  402b80:	bl	407a34 <ferror@plt+0x5a34>
  402b84:	ldr	w0, [x19, #16]
  402b88:	cmp	w0, #0x20
  402b8c:	b.eq	402bf4 <ferror@plt+0xbf4>  // b.none
  402b90:	b.ls	402aa0 <ferror@plt+0xaa0>  // b.plast
  402b94:	cmp	w0, #0x100
  402b98:	b.eq	402c94 <ferror@plt+0xc94>  // b.none
  402b9c:	b.ls	402ad4 <ferror@plt+0xad4>  // b.plast
  402ba0:	cmp	w0, #0x200
  402ba4:	b.eq	402ca8 <ferror@plt+0xca8>  // b.none
  402ba8:	cmp	w0, #0x400
  402bac:	b.eq	4032c8 <ferror@plt+0x12c8>  // b.none
  402bb0:	b	402afc <ferror@plt+0xafc>
  402bb4:	mov	x22, #0x0                   	// #0
  402bb8:	mov	x1, x21
  402bbc:	mov	x0, x19
  402bc0:	bl	4021f8 <ferror@plt+0x1f8>
  402bc4:	b	402af8 <ferror@plt+0xaf8>
  402bc8:	mov	x22, #0x0                   	// #0
  402bcc:	ldrb	w1, [x21]
  402bd0:	ldr	x0, [x19, #40]
  402bd4:	bl	401f60 <printf@plt>
  402bd8:	b	402af8 <ferror@plt+0xaf8>
  402bdc:	ldr	s0, [x21]
  402be0:	fcvt	d0, s0
  402be4:	ldr	x0, [x19, #40]
  402be8:	bl	401f60 <printf@plt>
  402bec:	b	402af8 <ferror@plt+0xaf8>
  402bf0:	mov	x22, #0x0                   	// #0
  402bf4:	ldr	w0, [x19, #20]
  402bf8:	cmp	w0, #0x4
  402bfc:	b.eq	402c4c <ferror@plt+0xc4c>  // b.none
  402c00:	b.gt	402c24 <ferror@plt+0xc24>
  402c04:	cmp	w0, #0x1
  402c08:	b.eq	402c3c <ferror@plt+0xc3c>  // b.none
  402c0c:	cmp	w0, #0x2
  402c10:	b.ne	402af8 <ferror@plt+0xaf8>  // b.any
  402c14:	ldrsh	x1, [x21]
  402c18:	ldr	x0, [x19, #40]
  402c1c:	bl	401f60 <printf@plt>
  402c20:	b	402af8 <ferror@plt+0xaf8>
  402c24:	cmp	w0, #0x8
  402c28:	b.ne	402af8 <ferror@plt+0xaf8>  // b.any
  402c2c:	ldr	x1, [x21]
  402c30:	ldr	x0, [x19, #40]
  402c34:	bl	401f60 <printf@plt>
  402c38:	b	402af8 <ferror@plt+0xaf8>
  402c3c:	ldrb	w1, [x21]
  402c40:	ldr	x0, [x19, #40]
  402c44:	bl	401f60 <printf@plt>
  402c48:	b	402af8 <ferror@plt+0xaf8>
  402c4c:	ldrsw	x1, [x21]
  402c50:	ldr	x0, [x19, #40]
  402c54:	bl	401f60 <printf@plt>
  402c58:	b	402af8 <ferror@plt+0xaf8>
  402c5c:	mov	x22, #0x0                   	// #0
  402c60:	ldr	x23, [x19, #40]
  402c64:	bl	401e00 <__ctype_b_loc@plt>
  402c68:	ldrb	w1, [x21]
  402c6c:	and	x2, x1, #0xff
  402c70:	ldr	x0, [x0]
  402c74:	ldrh	w0, [x0, x2, lsl #1]
  402c78:	tst	x0, #0x4000
  402c7c:	mov	w0, #0x2e                  	// #46
  402c80:	csel	w1, w1, w0, ne  // ne = any
  402c84:	mov	x0, x23
  402c88:	bl	401f60 <printf@plt>
  402c8c:	b	402af8 <ferror@plt+0xaf8>
  402c90:	mov	x22, #0x0                   	// #0
  402c94:	mov	x1, x21
  402c98:	mov	x0, x19
  402c9c:	bl	402348 <ferror@plt+0x348>
  402ca0:	b	402af8 <ferror@plt+0xaf8>
  402ca4:	mov	x22, #0x0                   	// #0
  402ca8:	ldr	w0, [x19, #20]
  402cac:	cmp	w0, #0x4
  402cb0:	b.eq	402d00 <ferror@plt+0xd00>  // b.none
  402cb4:	b.gt	402cd8 <ferror@plt+0xcd8>
  402cb8:	cmp	w0, #0x1
  402cbc:	b.eq	402cf0 <ferror@plt+0xcf0>  // b.none
  402cc0:	cmp	w0, #0x2
  402cc4:	b.ne	402af8 <ferror@plt+0xaf8>  // b.any
  402cc8:	ldrh	w1, [x21]
  402ccc:	ldr	x0, [x19, #40]
  402cd0:	bl	401f60 <printf@plt>
  402cd4:	b	402af8 <ferror@plt+0xaf8>
  402cd8:	cmp	w0, #0x8
  402cdc:	b.ne	402af8 <ferror@plt+0xaf8>  // b.any
  402ce0:	ldr	x1, [x21]
  402ce4:	ldr	x0, [x19, #40]
  402ce8:	bl	401f60 <printf@plt>
  402cec:	b	402af8 <ferror@plt+0xaf8>
  402cf0:	ldrb	w1, [x21]
  402cf4:	ldr	x0, [x19, #40]
  402cf8:	bl	401f60 <printf@plt>
  402cfc:	b	402af8 <ferror@plt+0xaf8>
  402d00:	ldr	w1, [x21]
  402d04:	ldr	x0, [x19, #40]
  402d08:	bl	401f60 <printf@plt>
  402d0c:	b	402af8 <ferror@plt+0xaf8>
  402d10:	subs	w25, w25, #0x1
  402d14:	b.eq	40290c <ferror@plt+0x90c>  // b.none
  402d18:	ldr	x24, [sp, #104]
  402d1c:	ldr	x19, [x24, #16]!
  402d20:	cmp	x19, x24
  402d24:	b.eq	402d10 <ferror@plt+0xd10>  // b.none
  402d28:	adrp	x0, 408000 <ferror@plt+0x6000>
  402d2c:	add	x0, x0, #0xe70
  402d30:	str	x0, [sp, #112]
  402d34:	b	402b28 <ferror@plt+0xb28>
  402d38:	ldr	x0, [sp, #144]
  402d3c:	str	x0, [x20]
  402d40:	ldr	x0, [sp, #120]
  402d44:	ldr	x0, [x0]
  402d48:	str	x0, [sp, #120]
  402d4c:	ldr	x1, [sp, #136]
  402d50:	cmp	x1, x0
  402d54:	b.eq	402d78 <ferror@plt+0xd78>  // b.none
  402d58:	ldr	x0, [sp, #120]
  402d5c:	ldr	x1, [x0, #16]!
  402d60:	str	x1, [sp, #104]
  402d64:	str	x0, [sp, #152]
  402d68:	cmp	x1, x0
  402d6c:	b.eq	402d38 <ferror@plt+0xd38>  // b.none
  402d70:	ldr	x21, [sp, #128]
  402d74:	b	402924 <ferror@plt+0x924>
  402d78:	ldp	x21, x22, [sp, #32]
  402d7c:	ldp	x23, x24, [sp, #48]
  402d80:	ldp	x25, x26, [sp, #64]
  402d84:	b	402740 <ferror@plt+0x740>
  402d88:	ldp	x21, x22, [sp, #32]
  402d8c:	ldp	x23, x24, [sp, #48]
  402d90:	b	402740 <ferror@plt+0x740>
  402d94:	stp	x21, x22, [sp, #32]
  402d98:	ldr	x19, [x28, #16]
  402d9c:	mov	x1, x19
  402da0:	mov	x0, #0x1                   	// #1
  402da4:	bl	401ce0 <calloc@plt>
  402da8:	cmp	x19, #0x0
  402dac:	cset	w21, ne  // ne = any
  402db0:	cmp	x0, #0x0
  402db4:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  402db8:	b.eq	402dd8 <ferror@plt+0xdd8>  // b.none
  402dbc:	stp	x23, x24, [sp, #48]
  402dc0:	stp	x25, x26, [sp, #64]
  402dc4:	mov	x2, x19
  402dc8:	adrp	x1, 408000 <ferror@plt+0x6000>
  402dcc:	add	x1, x1, #0x4f8
  402dd0:	mov	w0, #0x1                   	// #1
  402dd4:	bl	401fe0 <err@plt>
  402dd8:	str	x0, [x20, #32]
  402ddc:	mov	x1, x19
  402de0:	mov	x0, #0x1                   	// #1
  402de4:	bl	401ce0 <calloc@plt>
  402de8:	cmp	x0, #0x0
  402dec:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  402df0:	b.eq	402e10 <ferror@plt+0xe10>  // b.none
  402df4:	stp	x23, x24, [sp, #48]
  402df8:	stp	x25, x26, [sp, #64]
  402dfc:	mov	x2, x19
  402e00:	adrp	x1, 408000 <ferror@plt+0x6000>
  402e04:	add	x1, x1, #0x4f8
  402e08:	mov	w0, #0x1                   	// #1
  402e0c:	bl	401fe0 <err@plt>
  402e10:	str	x0, [x20, #40]
  402e14:	ldp	x21, x22, [sp, #32]
  402e18:	b	402764 <ferror@plt+0x764>
  402e1c:	ldr	x0, [x28, #16]
  402e20:	cmp	x0, x19
  402e24:	b.eq	4030a4 <ferror@plt+0x10a4>  // b.none
  402e28:	cbnz	x19, 402e78 <ferror@plt+0xe78>
  402e2c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402e30:	ldr	w19, [x0, #684]
  402e34:	cbz	w19, 402e94 <ferror@plt+0xe94>
  402e38:	mov	x2, x21
  402e3c:	ldr	x1, [x20, #40]
  402e40:	ldr	x0, [x20, #32]
  402e44:	bl	401db0 <memcmp@plt>
  402e48:	cbnz	w0, 402e94 <ferror@plt+0xe94>
  402e4c:	cmp	w19, #0x1
  402e50:	b.ne	402e60 <ferror@plt+0xe60>  // b.any
  402e54:	ldp	x21, x22, [sp, #32]
  402e58:	ldp	x23, x24, [sp, #48]
  402e5c:	b	402ef4 <ferror@plt+0xef4>
  402e60:	adrp	x0, 408000 <ferror@plt+0x6000>
  402e64:	add	x0, x0, #0x518
  402e68:	bl	401da0 <puts@plt>
  402e6c:	ldp	x21, x22, [sp, #32]
  402e70:	ldp	x23, x24, [sp, #48]
  402e74:	b	402ef4 <ferror@plt+0xef4>
  402e78:	cmp	x19, #0x0
  402e7c:	b.le	402e94 <ferror@plt+0xe94>
  402e80:	ldr	x0, [x20, #32]
  402e84:	mov	x2, x19
  402e88:	mov	w1, #0x0                   	// #0
  402e8c:	add	x0, x0, x21
  402e90:	bl	401cc0 <memset@plt>
  402e94:	ldr	x0, [x20]
  402e98:	add	x21, x0, x21
  402e9c:	str	x21, [x20, #24]
  402ea0:	ldr	x0, [x20, #32]
  402ea4:	str	x0, [sp, #128]
  402ea8:	ldr	x0, [sp, #128]
  402eac:	cbz	x0, 4030b0 <ferror@plt+0x10b0>
  402eb0:	str	x28, [sp, #136]
  402eb4:	ldr	x0, [x20]
  402eb8:	str	x0, [sp, #144]
  402ebc:	ldr	x0, [x28]
  402ec0:	str	x0, [sp, #120]
  402ec4:	cmp	x28, x0
  402ec8:	b.eq	402d88 <ferror@plt+0xd88>  // b.none
  402ecc:	stp	x25, x26, [sp, #64]
  402ed0:	b	402d58 <ferror@plt+0xd58>
  402ed4:	mov	w2, #0x5                   	// #5
  402ed8:	adrp	x1, 408000 <ferror@plt+0x6000>
  402edc:	add	x1, x1, #0x520
  402ee0:	mov	x0, #0x0                   	// #0
  402ee4:	bl	401f00 <dcgettext@plt>
  402ee8:	bl	401ed0 <warnx@plt>
  402eec:	ldp	x21, x22, [sp, #32]
  402ef0:	ldp	x23, x24, [sp, #48]
  402ef4:	adrp	x19, 41b000 <ferror@plt+0x19000>
  402ef8:	add	x19, x19, #0x2f0
  402efc:	ldr	x0, [x19, #32]
  402f00:	bl	401e30 <free@plt>
  402f04:	ldr	x0, [x19, #40]
  402f08:	bl	401e30 <free@plt>
  402f0c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402f10:	ldr	x0, [x0, #800]
  402f14:	cbz	x0, 40314c <ferror@plt+0x114c>
  402f18:	adrp	x1, 41b000 <ferror@plt+0x19000>
  402f1c:	ldr	x1, [x1, #776]
  402f20:	cbnz	x1, 402f38 <ferror@plt+0xf38>
  402f24:	adrp	x1, 41b000 <ferror@plt+0x19000>
  402f28:	ldr	x1, [x1, #752]
  402f2c:	cbz	x1, 40314c <ferror@plt+0x114c>
  402f30:	adrp	x2, 41b000 <ferror@plt+0x19000>
  402f34:	str	x1, [x2, #776]
  402f38:	ldr	x19, [x0, #16]!
  402f3c:	cmp	x19, x0
  402f40:	b.eq	40314c <ferror@plt+0x114c>  // b.none
  402f44:	stp	x21, x22, [sp, #32]
  402f48:	stp	x23, x24, [sp, #48]
  402f4c:	mov	x23, #0x0                   	// #0
  402f50:	adrp	x22, 408000 <ferror@plt+0x6000>
  402f54:	add	x22, x22, #0xe70
  402f58:	adrp	x21, 41b000 <ferror@plt+0x19000>
  402f5c:	add	x21, x21, #0x2f0
  402f60:	b	4030f4 <ferror@plt+0x10f4>
  402f64:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402f68:	ldr	x0, [x0, #728]
  402f6c:	bl	402000 <ferror@plt>
  402f70:	cbnz	w0, 402f80 <ferror@plt+0xf80>
  402f74:	mov	w0, #0x1                   	// #1
  402f78:	str	w0, [x22]
  402f7c:	b	402fd4 <ferror@plt+0xfd4>
  402f80:	ldr	x0, [x20, #8]
  402f84:	ldur	x1, [x0, #-8]
  402f88:	adrp	x0, 408000 <ferror@plt+0x6000>
  402f8c:	add	x0, x0, #0xe70
  402f90:	bl	401df0 <warn@plt>
  402f94:	b	402f74 <ferror@plt+0xf74>
  402f98:	sub	w19, w19, #0x1
  402f9c:	cmp	w19, #0x1
  402fa0:	b.ls	402fb0 <ferror@plt+0xfb0>  // b.plast
  402fa4:	ldr	x0, [x20, #32]
  402fa8:	str	x0, [sp, #128]
  402fac:	b	402ea8 <ferror@plt+0xea8>
  402fb0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402fb4:	mov	w1, #0x3                   	// #3
  402fb8:	str	w1, [x0, #684]
  402fbc:	b	402fa4 <ferror@plt+0xfa4>
  402fc0:	mov	x0, x23
  402fc4:	bl	401da0 <puts@plt>
  402fc8:	b	403084 <ferror@plt+0x1084>
  402fcc:	add	x21, x21, x0
  402fd0:	mov	x19, x24
  402fd4:	ldr	x0, [x28, #32]
  402fd8:	cbz	x0, 402e1c <ferror@plt+0xe1c>
  402fdc:	ldr	w0, [x22]
  402fe0:	cbz	w0, 402ff4 <ferror@plt+0xff4>
  402fe4:	mov	x1, x28
  402fe8:	mov	x0, #0x0                   	// #0
  402fec:	bl	40255c <ferror@plt+0x55c>
  402ff0:	cbz	w0, 402e1c <ferror@plt+0xe1c>
  402ff4:	adrp	x0, 41b000 <ferror@plt+0x19000>
  402ff8:	ldr	x0, [x0, #728]
  402ffc:	bl	401c10 <fileno@plt>
  403000:	cmn	w0, #0x1
  403004:	b.eq	402ed4 <ferror@plt+0xed4>  // b.none
  403008:	ldr	x0, [x20, #32]
  40300c:	add	x0, x0, x21
  403010:	ldr	x1, [x28, #32]
  403014:	mov	x2, x19
  403018:	cmn	x1, #0x1
  40301c:	b.eq	403028 <ferror@plt+0x1028>  // b.none
  403020:	cmp	x1, x19
  403024:	csel	x2, x1, x19, le
  403028:	adrp	x1, 41b000 <ferror@plt+0x19000>
  40302c:	ldr	x3, [x1, #728]
  403030:	mov	x1, #0x1                   	// #1
  403034:	bl	401e20 <fread@plt>
  403038:	cbz	x0, 402f64 <ferror@plt+0xf64>
  40303c:	str	wzr, [x22]
  403040:	ldr	x1, [x28, #32]
  403044:	cmn	x1, #0x1
  403048:	b.eq	403054 <ferror@plt+0x1054>  // b.none
  40304c:	sub	x1, x1, x0
  403050:	str	x1, [x28, #32]
  403054:	subs	x24, x19, x0
  403058:	b.ne	402fcc <ferror@plt+0xfcc>  // b.any
  40305c:	ldr	w19, [x22, #4]
  403060:	tst	w19, #0xfffffffd
  403064:	b.eq	402f98 <ferror@plt+0xf98>  // b.none
  403068:	ldr	x2, [x28, #16]
  40306c:	ldr	x1, [x20, #40]
  403070:	ldr	x0, [x20, #32]
  403074:	bl	401db0 <memcmp@plt>
  403078:	cbnz	w0, 402f98 <ferror@plt+0xf98>
  40307c:	cmp	w19, #0x3
  403080:	b.eq	402fc0 <ferror@plt+0xfc0>  // b.none
  403084:	mov	w0, #0x1                   	// #1
  403088:	str	w0, [x22, #4]
  40308c:	ldr	x19, [x28, #16]
  403090:	ldr	x0, [x20]
  403094:	add	x0, x0, x19
  403098:	str	x0, [x20]
  40309c:	mov	x21, x24
  4030a0:	b	402fd4 <ferror@plt+0xfd4>
  4030a4:	ldp	x21, x22, [sp, #32]
  4030a8:	ldp	x23, x24, [sp, #48]
  4030ac:	b	402ef4 <ferror@plt+0xef4>
  4030b0:	ldp	x21, x22, [sp, #32]
  4030b4:	ldp	x23, x24, [sp, #48]
  4030b8:	b	402f0c <ferror@plt+0xf0c>
  4030bc:	mov	x20, x23
  4030c0:	ldr	x1, [x21, #24]
  4030c4:	ldr	x0, [x19, #40]
  4030c8:	bl	401f60 <printf@plt>
  4030cc:	cbz	x20, 4030dc <ferror@plt+0x10dc>
  4030d0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4030d4:	ldr	x0, [x0, #720]
  4030d8:	bl	407bfc <ferror@plt+0x5bfc>
  4030dc:	ldr	x19, [x19]
  4030e0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4030e4:	ldr	x0, [x0, #800]
  4030e8:	add	x0, x0, #0x10
  4030ec:	cmp	x19, x0
  4030f0:	b.eq	403144 <ferror@plt+0x1144>  // b.none
  4030f4:	bl	407a18 <ferror@plt+0x5a18>
  4030f8:	cbz	w0, 4032fc <ferror@plt+0x12fc>
  4030fc:	ldr	x0, [x19, #32]
  403100:	cbz	x0, 4032fc <ferror@plt+0x12fc>
  403104:	ldr	w2, [x19, #20]
  403108:	mov	x1, x23
  40310c:	mov	x0, x19
  403110:	bl	402414 <ferror@plt+0x414>
  403114:	mov	x20, x0
  403118:	cbz	x0, 4032fc <ferror@plt+0x12fc>
  40311c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  403120:	ldr	x1, [x0, #720]
  403124:	mov	x0, x20
  403128:	bl	407a34 <ferror@plt+0x5a34>
  40312c:	ldr	w0, [x19, #16]
  403130:	cmp	w0, #0x1
  403134:	b.eq	4030c0 <ferror@plt+0x10c0>  // b.none
  403138:	cmp	w0, #0x400
  40313c:	b.eq	403314 <ferror@plt+0x1314>  // b.none
  403140:	b	4030d0 <ferror@plt+0x10d0>
  403144:	ldp	x21, x22, [sp, #32]
  403148:	ldp	x23, x24, [sp, #48]
  40314c:	ldp	x19, x20, [sp, #16]
  403150:	ldp	x27, x28, [sp, #80]
  403154:	ldp	x29, x30, [sp], #160
  403158:	ret
  40315c:	ldr	w0, [x19, #16]
  403160:	cmp	w0, #0x20
  403164:	b.eq	402980 <ferror@plt+0x980>  // b.none
  403168:	b.hi	4031d8 <ferror@plt+0x11d8>  // b.pmore
  40316c:	cmp	w0, #0x4
  403170:	b.eq	402944 <ferror@plt+0x944>  // b.none
  403174:	b.ls	4031b0 <ferror@plt+0x11b0>  // b.plast
  403178:	cmp	w0, #0x8
  40317c:	b.eq	402958 <ferror@plt+0x958>  // b.none
  403180:	mov	x22, #0x0                   	// #0
  403184:	cmp	w0, #0x10
  403188:	b.ne	4028e4 <ferror@plt+0x8e4>  // b.any
  40318c:	ldr	w0, [x19, #20]
  403190:	cmp	w0, #0x4
  403194:	b.eq	40296c <ferror@plt+0x96c>  // b.none
  403198:	cmp	w0, #0x8
  40319c:	b.ne	4028d4 <ferror@plt+0x8d4>  // b.any
  4031a0:	ldr	d0, [x21]
  4031a4:	ldr	x0, [x19, #40]
  4031a8:	bl	401f60 <printf@plt>
  4031ac:	b	4028d4 <ferror@plt+0x8d4>
  4031b0:	cmp	w0, #0x1
  4031b4:	b.eq	4028c4 <ferror@plt+0x8c4>  // b.none
  4031b8:	mov	x22, #0x0                   	// #0
  4031bc:	cmp	w0, #0x2
  4031c0:	b.ne	4028e4 <ferror@plt+0x8e4>  // b.any
  4031c4:	adrp	x1, 409000 <ferror@plt+0x7000>
  4031c8:	add	x1, x1, #0x450
  4031cc:	ldr	x0, [x19, #40]
  4031d0:	bl	401f60 <printf@plt>
  4031d4:	b	4028d4 <ferror@plt+0x8d4>
  4031d8:	cmp	w0, #0x100
  4031dc:	b.eq	402a20 <ferror@plt+0xa20>  // b.none
  4031e0:	b.ls	403208 <ferror@plt+0x1208>  // b.plast
  4031e4:	cmp	w0, #0x200
  4031e8:	b.eq	402a34 <ferror@plt+0xa34>  // b.none
  4031ec:	mov	x22, #0x0                   	// #0
  4031f0:	cmp	w0, #0x400
  4031f4:	b.ne	4028e4 <ferror@plt+0x8e4>  // b.any
  4031f8:	ldr	x1, [x19, #40]
  4031fc:	ldr	x0, [sp, #112]
  403200:	bl	401f60 <printf@plt>
  403204:	b	4028d4 <ferror@plt+0x8d4>
  403208:	cmp	w0, #0x40
  40320c:	b.eq	4029ec <ferror@plt+0x9ec>  // b.none
  403210:	mov	x22, #0x0                   	// #0
  403214:	cmp	w0, #0x80
  403218:	b.ne	4028e4 <ferror@plt+0x8e4>  // b.any
  40321c:	mov	x1, x21
  403220:	ldr	x0, [x19, #40]
  403224:	bl	401f60 <printf@plt>
  403228:	b	4028d4 <ferror@plt+0x8d4>
  40322c:	ldr	w0, [x19, #16]
  403230:	cmp	w0, #0x20
  403234:	b.eq	402bf0 <ferror@plt+0xbf0>  // b.none
  403238:	b.hi	4032a8 <ferror@plt+0x12a8>  // b.pmore
  40323c:	cmp	w0, #0x4
  403240:	b.eq	402bb4 <ferror@plt+0xbb4>  // b.none
  403244:	b.ls	403280 <ferror@plt+0x1280>  // b.plast
  403248:	cmp	w0, #0x8
  40324c:	b.eq	402bc8 <ferror@plt+0xbc8>  // b.none
  403250:	mov	x22, #0x0                   	// #0
  403254:	cmp	w0, #0x10
  403258:	b.ne	402b08 <ferror@plt+0xb08>  // b.any
  40325c:	ldr	w0, [x19, #20]
  403260:	cmp	w0, #0x4
  403264:	b.eq	402bdc <ferror@plt+0xbdc>  // b.none
  403268:	cmp	w0, #0x8
  40326c:	b.ne	402af8 <ferror@plt+0xaf8>  // b.any
  403270:	ldr	d0, [x21]
  403274:	ldr	x0, [x19, #40]
  403278:	bl	401f60 <printf@plt>
  40327c:	b	402af8 <ferror@plt+0xaf8>
  403280:	cmp	w0, #0x1
  403284:	b.eq	402ae8 <ferror@plt+0xae8>  // b.none
  403288:	mov	x22, #0x0                   	// #0
  40328c:	cmp	w0, #0x2
  403290:	b.ne	402b08 <ferror@plt+0xb08>  // b.any
  403294:	adrp	x1, 409000 <ferror@plt+0x7000>
  403298:	add	x1, x1, #0x450
  40329c:	ldr	x0, [x19, #40]
  4032a0:	bl	401f60 <printf@plt>
  4032a4:	b	402af8 <ferror@plt+0xaf8>
  4032a8:	cmp	w0, #0x100
  4032ac:	b.eq	402c90 <ferror@plt+0xc90>  // b.none
  4032b0:	b.ls	4032d8 <ferror@plt+0x12d8>  // b.plast
  4032b4:	cmp	w0, #0x200
  4032b8:	b.eq	402ca4 <ferror@plt+0xca4>  // b.none
  4032bc:	mov	x22, #0x0                   	// #0
  4032c0:	cmp	w0, #0x400
  4032c4:	b.ne	402b08 <ferror@plt+0xb08>  // b.any
  4032c8:	ldr	x1, [x19, #40]
  4032cc:	ldr	x0, [sp, #112]
  4032d0:	bl	401f60 <printf@plt>
  4032d4:	b	402af8 <ferror@plt+0xaf8>
  4032d8:	cmp	w0, #0x40
  4032dc:	b.eq	402c5c <ferror@plt+0xc5c>  // b.none
  4032e0:	mov	x22, #0x0                   	// #0
  4032e4:	cmp	w0, #0x80
  4032e8:	b.ne	402b08 <ferror@plt+0xb08>  // b.any
  4032ec:	mov	x1, x21
  4032f0:	ldr	x0, [x19, #40]
  4032f4:	bl	401f60 <printf@plt>
  4032f8:	b	402af8 <ferror@plt+0xaf8>
  4032fc:	ldr	w0, [x19, #16]
  403300:	cmp	w0, #0x1
  403304:	b.eq	4030bc <ferror@plt+0x10bc>  // b.none
  403308:	mov	x20, x23
  40330c:	cmp	w0, #0x400
  403310:	b.ne	4030dc <ferror@plt+0x10dc>  // b.any
  403314:	ldr	x1, [x19, #40]
  403318:	mov	x0, x22
  40331c:	bl	401f60 <printf@plt>
  403320:	b	4030cc <ferror@plt+0x10cc>
  403324:	stp	x29, x30, [sp, #-32]!
  403328:	mov	x29, sp
  40332c:	stp	x19, x20, [sp, #16]
  403330:	adrp	x0, 41b000 <ferror@plt+0x19000>
  403334:	ldr	x20, [x0, #720]
  403338:	bl	401f80 <__errno_location@plt>
  40333c:	mov	x19, x0
  403340:	str	wzr, [x0]
  403344:	mov	x0, x20
  403348:	bl	402000 <ferror@plt>
  40334c:	cbz	w0, 403394 <ferror@plt+0x1394>
  403350:	ldr	w0, [x19]
  403354:	cmp	w0, #0x9
  403358:	b.eq	403364 <ferror@plt+0x1364>  // b.none
  40335c:	cmp	w0, #0x20
  403360:	b.ne	4033c0 <ferror@plt+0x13c0>  // b.any
  403364:	adrp	x0, 41b000 <ferror@plt+0x19000>
  403368:	ldr	x20, [x0, #696]
  40336c:	str	wzr, [x19]
  403370:	mov	x0, x20
  403374:	bl	402000 <ferror@plt>
  403378:	cbz	w0, 403400 <ferror@plt+0x1400>
  40337c:	ldr	w0, [x19]
  403380:	cmp	w0, #0x9
  403384:	b.ne	40342c <ferror@plt+0x142c>  // b.any
  403388:	ldp	x19, x20, [sp, #16]
  40338c:	ldp	x29, x30, [sp], #32
  403390:	ret
  403394:	mov	x0, x20
  403398:	bl	401eb0 <fflush@plt>
  40339c:	cbnz	w0, 403350 <ferror@plt+0x1350>
  4033a0:	mov	x0, x20
  4033a4:	bl	401c10 <fileno@plt>
  4033a8:	tbnz	w0, #31, 403350 <ferror@plt+0x1350>
  4033ac:	bl	401b40 <dup@plt>
  4033b0:	tbnz	w0, #31, 403350 <ferror@plt+0x1350>
  4033b4:	bl	401d40 <close@plt>
  4033b8:	cbz	w0, 403364 <ferror@plt+0x1364>
  4033bc:	b	403350 <ferror@plt+0x1350>
  4033c0:	cbz	w0, 4033e4 <ferror@plt+0x13e4>
  4033c4:	mov	w2, #0x5                   	// #5
  4033c8:	adrp	x1, 408000 <ferror@plt+0x6000>
  4033cc:	add	x1, x1, #0x540
  4033d0:	mov	x0, #0x0                   	// #0
  4033d4:	bl	401f00 <dcgettext@plt>
  4033d8:	bl	401df0 <warn@plt>
  4033dc:	mov	w0, #0x1                   	// #1
  4033e0:	bl	401af0 <_exit@plt>
  4033e4:	mov	w2, #0x5                   	// #5
  4033e8:	adrp	x1, 408000 <ferror@plt+0x6000>
  4033ec:	add	x1, x1, #0x540
  4033f0:	mov	x0, #0x0                   	// #0
  4033f4:	bl	401f00 <dcgettext@plt>
  4033f8:	bl	401ed0 <warnx@plt>
  4033fc:	b	4033dc <ferror@plt+0x13dc>
  403400:	mov	x0, x20
  403404:	bl	401eb0 <fflush@plt>
  403408:	cbnz	w0, 40337c <ferror@plt+0x137c>
  40340c:	mov	x0, x20
  403410:	bl	401c10 <fileno@plt>
  403414:	tbnz	w0, #31, 40337c <ferror@plt+0x137c>
  403418:	bl	401b40 <dup@plt>
  40341c:	tbnz	w0, #31, 40337c <ferror@plt+0x137c>
  403420:	bl	401d40 <close@plt>
  403424:	cbz	w0, 403388 <ferror@plt+0x1388>
  403428:	b	40337c <ferror@plt+0x137c>
  40342c:	mov	w0, #0x1                   	// #1
  403430:	bl	401af0 <_exit@plt>
  403434:	stp	x29, x30, [sp, #-32]!
  403438:	mov	x29, sp
  40343c:	str	x19, [sp, #16]
  403440:	adrp	x0, 41b000 <ferror@plt+0x19000>
  403444:	ldr	x19, [x0, #720]
  403448:	mov	w2, #0x5                   	// #5
  40344c:	adrp	x1, 408000 <ferror@plt+0x6000>
  403450:	add	x1, x1, #0x550
  403454:	mov	x0, #0x0                   	// #0
  403458:	bl	401f00 <dcgettext@plt>
  40345c:	mov	x1, x19
  403460:	bl	401b20 <fputs@plt>
  403464:	mov	w2, #0x5                   	// #5
  403468:	adrp	x1, 408000 <ferror@plt+0x6000>
  40346c:	add	x1, x1, #0x560
  403470:	mov	x0, #0x0                   	// #0
  403474:	bl	401f00 <dcgettext@plt>
  403478:	adrp	x1, 41b000 <ferror@plt+0x19000>
  40347c:	ldr	x2, [x1, #736]
  403480:	mov	x1, x0
  403484:	mov	x0, x19
  403488:	bl	401fc0 <fprintf@plt>
  40348c:	mov	x1, x19
  403490:	mov	w0, #0xa                   	// #10
  403494:	bl	401bc0 <fputc@plt>
  403498:	mov	w2, #0x5                   	// #5
  40349c:	adrp	x1, 408000 <ferror@plt+0x6000>
  4034a0:	add	x1, x1, #0x580
  4034a4:	mov	x0, #0x0                   	// #0
  4034a8:	bl	401f00 <dcgettext@plt>
  4034ac:	mov	x1, x19
  4034b0:	bl	401b20 <fputs@plt>
  4034b4:	mov	w2, #0x5                   	// #5
  4034b8:	adrp	x1, 408000 <ferror@plt+0x6000>
  4034bc:	add	x1, x1, #0x5c8
  4034c0:	mov	x0, #0x0                   	// #0
  4034c4:	bl	401f00 <dcgettext@plt>
  4034c8:	mov	x1, x19
  4034cc:	bl	401b20 <fputs@plt>
  4034d0:	mov	w2, #0x5                   	// #5
  4034d4:	adrp	x1, 408000 <ferror@plt+0x6000>
  4034d8:	add	x1, x1, #0x5d8
  4034dc:	mov	x0, #0x0                   	// #0
  4034e0:	bl	401f00 <dcgettext@plt>
  4034e4:	mov	x1, x19
  4034e8:	bl	401b20 <fputs@plt>
  4034ec:	mov	w2, #0x5                   	// #5
  4034f0:	adrp	x1, 408000 <ferror@plt+0x6000>
  4034f4:	add	x1, x1, #0x610
  4034f8:	mov	x0, #0x0                   	// #0
  4034fc:	bl	401f00 <dcgettext@plt>
  403500:	mov	x1, x19
  403504:	bl	401b20 <fputs@plt>
  403508:	mov	w2, #0x5                   	// #5
  40350c:	adrp	x1, 408000 <ferror@plt+0x6000>
  403510:	add	x1, x1, #0x648
  403514:	mov	x0, #0x0                   	// #0
  403518:	bl	401f00 <dcgettext@plt>
  40351c:	mov	x1, x19
  403520:	bl	401b20 <fputs@plt>
  403524:	mov	w2, #0x5                   	// #5
  403528:	adrp	x1, 408000 <ferror@plt+0x6000>
  40352c:	add	x1, x1, #0x680
  403530:	mov	x0, #0x0                   	// #0
  403534:	bl	401f00 <dcgettext@plt>
  403538:	mov	x1, x19
  40353c:	bl	401b20 <fputs@plt>
  403540:	mov	w2, #0x5                   	// #5
  403544:	adrp	x1, 408000 <ferror@plt+0x6000>
  403548:	add	x1, x1, #0x6b8
  40354c:	mov	x0, #0x0                   	// #0
  403550:	bl	401f00 <dcgettext@plt>
  403554:	mov	x1, x19
  403558:	bl	401b20 <fputs@plt>
  40355c:	mov	w2, #0x5                   	// #5
  403560:	adrp	x1, 408000 <ferror@plt+0x6000>
  403564:	add	x1, x1, #0x6f0
  403568:	mov	x0, #0x0                   	// #0
  40356c:	bl	401f00 <dcgettext@plt>
  403570:	mov	x1, x19
  403574:	bl	401b20 <fputs@plt>
  403578:	mov	w2, #0x5                   	// #5
  40357c:	adrp	x1, 408000 <ferror@plt+0x6000>
  403580:	add	x1, x1, #0x730
  403584:	mov	x0, #0x0                   	// #0
  403588:	bl	401f00 <dcgettext@plt>
  40358c:	mov	x1, x19
  403590:	bl	401b20 <fputs@plt>
  403594:	mov	w2, #0x5                   	// #5
  403598:	adrp	x1, 408000 <ferror@plt+0x6000>
  40359c:	add	x1, x1, #0x778
  4035a0:	mov	x0, #0x0                   	// #0
  4035a4:	bl	401f00 <dcgettext@plt>
  4035a8:	mov	x2, x0
  4035ac:	adrp	x1, 408000 <ferror@plt+0x6000>
  4035b0:	add	x1, x1, #0x798
  4035b4:	mov	x0, x19
  4035b8:	bl	401fc0 <fprintf@plt>
  4035bc:	mov	w2, #0x5                   	// #5
  4035c0:	adrp	x1, 408000 <ferror@plt+0x6000>
  4035c4:	add	x1, x1, #0x7c0
  4035c8:	mov	x0, #0x0                   	// #0
  4035cc:	bl	401f00 <dcgettext@plt>
  4035d0:	mov	x1, x19
  4035d4:	bl	401b20 <fputs@plt>
  4035d8:	mov	w2, #0x5                   	// #5
  4035dc:	adrp	x1, 408000 <ferror@plt+0x6000>
  4035e0:	add	x1, x1, #0x810
  4035e4:	mov	x0, #0x0                   	// #0
  4035e8:	bl	401f00 <dcgettext@plt>
  4035ec:	mov	x1, x19
  4035f0:	bl	401b20 <fputs@plt>
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	adrp	x1, 408000 <ferror@plt+0x6000>
  4035fc:	add	x1, x1, #0x850
  403600:	mov	x0, #0x0                   	// #0
  403604:	bl	401f00 <dcgettext@plt>
  403608:	mov	x1, x19
  40360c:	bl	401b20 <fputs@plt>
  403610:	mov	w2, #0x5                   	// #5
  403614:	adrp	x1, 408000 <ferror@plt+0x6000>
  403618:	add	x1, x1, #0x898
  40361c:	mov	x0, #0x0                   	// #0
  403620:	bl	401f00 <dcgettext@plt>
  403624:	mov	x1, x19
  403628:	bl	401b20 <fputs@plt>
  40362c:	mov	w2, #0x5                   	// #5
  403630:	adrp	x1, 408000 <ferror@plt+0x6000>
  403634:	add	x1, x1, #0x8e0
  403638:	mov	x0, #0x0                   	// #0
  40363c:	bl	401f00 <dcgettext@plt>
  403640:	mov	x1, x19
  403644:	bl	401b20 <fputs@plt>
  403648:	mov	x1, x19
  40364c:	mov	w0, #0xa                   	// #10
  403650:	bl	401bc0 <fputc@plt>
  403654:	mov	w2, #0x5                   	// #5
  403658:	adrp	x1, 408000 <ferror@plt+0x6000>
  40365c:	add	x1, x1, #0x918
  403660:	mov	x0, #0x0                   	// #0
  403664:	bl	401f00 <dcgettext@plt>
  403668:	mov	x19, x0
  40366c:	mov	w2, #0x5                   	// #5
  403670:	adrp	x1, 408000 <ferror@plt+0x6000>
  403674:	add	x1, x1, #0x930
  403678:	mov	x0, #0x0                   	// #0
  40367c:	bl	401f00 <dcgettext@plt>
  403680:	mov	x4, x0
  403684:	adrp	x3, 408000 <ferror@plt+0x6000>
  403688:	add	x3, x3, #0x940
  40368c:	mov	x2, x19
  403690:	adrp	x1, 408000 <ferror@plt+0x6000>
  403694:	add	x1, x1, #0x950
  403698:	adrp	x0, 408000 <ferror@plt+0x6000>
  40369c:	add	x0, x0, #0x960
  4036a0:	bl	401f60 <printf@plt>
  4036a4:	mov	w2, #0x5                   	// #5
  4036a8:	adrp	x1, 408000 <ferror@plt+0x6000>
  4036ac:	add	x1, x1, #0x978
  4036b0:	mov	x0, #0x0                   	// #0
  4036b4:	bl	401f00 <dcgettext@plt>
  4036b8:	adrp	x1, 408000 <ferror@plt+0x6000>
  4036bc:	add	x1, x1, #0x998
  4036c0:	bl	401f60 <printf@plt>
  4036c4:	mov	w0, #0x0                   	// #0
  4036c8:	bl	401b30 <exit@plt>
  4036cc:	stp	x29, x30, [sp, #-96]!
  4036d0:	mov	x29, sp
  4036d4:	stp	x19, x20, [sp, #16]
  4036d8:	stp	x21, x22, [sp, #32]
  4036dc:	stp	x23, x24, [sp, #48]
  4036e0:	stp	x25, x26, [sp, #64]
  4036e4:	str	x27, [sp, #80]
  4036e8:	mov	w23, w0
  4036ec:	mov	x22, x1
  4036f0:	mov	x19, x2
  4036f4:	mov	w26, #0x3                   	// #3
  4036f8:	adrp	x21, 408000 <ferror@plt+0x6000>
  4036fc:	add	x21, x21, #0xc58
  403700:	adrp	x20, 408000 <ferror@plt+0x6000>
  403704:	add	x20, x20, #0xb48
  403708:	adrp	x25, 41b000 <ferror@plt+0x19000>
  40370c:	adrp	x24, 408000 <ferror@plt+0x6000>
  403710:	add	x24, x24, #0x9a8
  403714:	mov	x4, #0x0                   	// #0
  403718:	mov	x3, x21
  40371c:	mov	x2, x20
  403720:	mov	x1, x22
  403724:	mov	w0, w23
  403728:	bl	401dd0 <getopt_long@plt>
  40372c:	cmn	w0, #0x1
  403730:	b.eq	4039a8 <ferror@plt+0x19a8>  // b.none
  403734:	cmp	w0, #0x65
  403738:	b.eq	4038fc <ferror@plt+0x18fc>  // b.none
  40373c:	b.le	40377c <ferror@plt+0x177c>
  403740:	cmp	w0, #0x6f
  403744:	b.eq	403940 <ferror@plt+0x1940>  // b.none
  403748:	b.le	403834 <ferror@plt+0x1834>
  40374c:	cmp	w0, #0x76
  403750:	b.eq	403960 <ferror@plt+0x1960>  // b.none
  403754:	cmp	w0, #0x78
  403758:	b.ne	403888 <ferror@plt+0x1888>  // b.any
  40375c:	mov	x1, x19
  403760:	mov	x0, x24
  403764:	bl	403d24 <ferror@plt+0x1d24>
  403768:	mov	x1, x19
  40376c:	adrp	x0, 408000 <ferror@plt+0x6000>
  403770:	add	x0, x0, #0xad8
  403774:	bl	403d24 <ferror@plt+0x1d24>
  403778:	b	403714 <ferror@plt+0x1714>
  40377c:	cmp	w0, #0x62
  403780:	b.eq	4038bc <ferror@plt+0x18bc>  // b.none
  403784:	b.le	4037b8 <ferror@plt+0x17b8>
  403788:	cmp	w0, #0x63
  40378c:	b.eq	4038dc <ferror@plt+0x18dc>  // b.none
  403790:	cmp	w0, #0x64
  403794:	b.ne	403970 <ferror@plt+0x1970>  // b.any
  403798:	mov	x1, x19
  40379c:	mov	x0, x24
  4037a0:	bl	403d24 <ferror@plt+0x1d24>
  4037a4:	mov	x1, x19
  4037a8:	adrp	x0, 408000 <ferror@plt+0x6000>
  4037ac:	add	x0, x0, #0xa50
  4037b0:	bl	403d24 <ferror@plt+0x1d24>
  4037b4:	b	403714 <ferror@plt+0x1714>
  4037b8:	cmp	w0, #0x4c
  4037bc:	b.eq	40390c <ferror@plt+0x190c>  // b.none
  4037c0:	cmp	w0, #0x56
  4037c4:	b.ne	4037f8 <ferror@plt+0x17f8>  // b.any
  4037c8:	mov	w2, #0x5                   	// #5
  4037cc:	adrp	x1, 408000 <ferror@plt+0x6000>
  4037d0:	add	x1, x1, #0xaf8
  4037d4:	mov	x0, #0x0                   	// #0
  4037d8:	bl	401f00 <dcgettext@plt>
  4037dc:	adrp	x2, 408000 <ferror@plt+0x6000>
  4037e0:	add	x2, x2, #0xb08
  4037e4:	adrp	x1, 41b000 <ferror@plt+0x19000>
  4037e8:	ldr	x1, [x1, #736]
  4037ec:	bl	401f60 <printf@plt>
  4037f0:	mov	w0, #0x0                   	// #0
  4037f4:	bl	401b30 <exit@plt>
  4037f8:	cmp	w0, #0x43
  4037fc:	b.ne	403970 <ferror@plt+0x1970>  // b.any
  403800:	mov	x1, x19
  403804:	adrp	x0, 408000 <ferror@plt+0x6000>
  403808:	add	x0, x0, #0x9f8
  40380c:	bl	403d24 <ferror@plt+0x1d24>
  403810:	mov	x1, x19
  403814:	adrp	x0, 408000 <ferror@plt+0x6000>
  403818:	add	x0, x0, #0xa08
  40381c:	bl	403d24 <ferror@plt+0x1d24>
  403820:	mov	x1, x19
  403824:	adrp	x0, 408000 <ferror@plt+0x6000>
  403828:	add	x0, x0, #0xa38
  40382c:	bl	403d24 <ferror@plt+0x1d24>
  403830:	b	403714 <ferror@plt+0x1714>
  403834:	cmp	w0, #0x68
  403838:	b.eq	40396c <ferror@plt+0x196c>  // b.none
  40383c:	cmp	w0, #0x6e
  403840:	b.ne	403870 <ferror@plt+0x1870>  // b.any
  403844:	ldr	x27, [x25, #704]
  403848:	mov	w2, #0x5                   	// #5
  40384c:	adrp	x1, 408000 <ferror@plt+0x6000>
  403850:	add	x1, x1, #0xa88
  403854:	mov	x0, #0x0                   	// #0
  403858:	bl	401f00 <dcgettext@plt>
  40385c:	mov	x1, x0
  403860:	mov	x0, x27
  403864:	bl	405d80 <ferror@plt+0x3d80>
  403868:	str	x0, [x19, #32]
  40386c:	b	403714 <ferror@plt+0x1714>
  403870:	cmp	w0, #0x66
  403874:	b.ne	403970 <ferror@plt+0x1970>  // b.any
  403878:	mov	x1, x19
  40387c:	ldr	x0, [x25, #704]
  403880:	bl	4040ac <ferror@plt+0x20ac>
  403884:	b	403714 <ferror@plt+0x1714>
  403888:	cmp	w0, #0x73
  40388c:	b.ne	403970 <ferror@plt+0x1970>  // b.any
  403890:	ldr	x27, [x25, #704]
  403894:	mov	w2, #0x5                   	// #5
  403898:	adrp	x1, 408000 <ferror@plt+0x6000>
  40389c:	add	x1, x1, #0xac0
  4038a0:	mov	x0, #0x0                   	// #0
  4038a4:	bl	401f00 <dcgettext@plt>
  4038a8:	mov	x1, x0
  4038ac:	mov	x0, x27
  4038b0:	bl	405d80 <ferror@plt+0x3d80>
  4038b4:	str	x0, [x19, #40]
  4038b8:	b	403714 <ferror@plt+0x1714>
  4038bc:	mov	x1, x19
  4038c0:	mov	x0, x24
  4038c4:	bl	403d24 <ferror@plt+0x1d24>
  4038c8:	mov	x1, x19
  4038cc:	adrp	x0, 408000 <ferror@plt+0x6000>
  4038d0:	add	x0, x0, #0x9b8
  4038d4:	bl	403d24 <ferror@plt+0x1d24>
  4038d8:	b	403714 <ferror@plt+0x1714>
  4038dc:	mov	x1, x19
  4038e0:	mov	x0, x24
  4038e4:	bl	403d24 <ferror@plt+0x1d24>
  4038e8:	mov	x1, x19
  4038ec:	adrp	x0, 408000 <ferror@plt+0x6000>
  4038f0:	add	x0, x0, #0x9d8
  4038f4:	bl	403d24 <ferror@plt+0x1d24>
  4038f8:	b	403714 <ferror@plt+0x1714>
  4038fc:	mov	x1, x19
  403900:	ldr	x0, [x25, #704]
  403904:	bl	403d24 <ferror@plt+0x1d24>
  403908:	b	403714 <ferror@plt+0x1714>
  40390c:	ldr	x27, [x25, #704]
  403910:	mov	w26, #0x0                   	// #0
  403914:	cbz	x27, 403714 <ferror@plt+0x1714>
  403918:	mov	w2, #0x5                   	// #5
  40391c:	adrp	x1, 408000 <ferror@plt+0x6000>
  403920:	add	x1, x1, #0xa70
  403924:	mov	x0, #0x0                   	// #0
  403928:	bl	401f00 <dcgettext@plt>
  40392c:	mov	x1, x0
  403930:	mov	x0, x27
  403934:	bl	408170 <ferror@plt+0x6170>
  403938:	mov	w26, w0
  40393c:	b	403714 <ferror@plt+0x1714>
  403940:	mov	x1, x19
  403944:	mov	x0, x24
  403948:	bl	403d24 <ferror@plt+0x1d24>
  40394c:	mov	x1, x19
  403950:	adrp	x0, 408000 <ferror@plt+0x6000>
  403954:	add	x0, x0, #0xaa0
  403958:	bl	403d24 <ferror@plt+0x1d24>
  40395c:	b	403714 <ferror@plt+0x1714>
  403960:	adrp	x0, 41b000 <ferror@plt+0x19000>
  403964:	str	wzr, [x0, #684]
  403968:	b	403714 <ferror@plt+0x1714>
  40396c:	bl	403434 <ferror@plt+0x1434>
  403970:	adrp	x0, 41b000 <ferror@plt+0x19000>
  403974:	ldr	x19, [x0, #696]
  403978:	mov	w2, #0x5                   	// #5
  40397c:	adrp	x1, 408000 <ferror@plt+0x6000>
  403980:	add	x1, x1, #0xb20
  403984:	mov	x0, #0x0                   	// #0
  403988:	bl	401f00 <dcgettext@plt>
  40398c:	adrp	x1, 41b000 <ferror@plt+0x19000>
  403990:	ldr	x2, [x1, #736]
  403994:	mov	x1, x0
  403998:	mov	x0, x19
  40399c:	bl	401fc0 <fprintf@plt>
  4039a0:	mov	w0, #0x1                   	// #1
  4039a4:	bl	401b30 <exit@plt>
  4039a8:	ldr	x0, [x19]
  4039ac:	cmp	x19, x0
  4039b0:	b.eq	4039e8 <ferror@plt+0x19e8>  // b.none
  4039b4:	adrp	x1, 408000 <ferror@plt+0x6000>
  4039b8:	add	x1, x1, #0xb80
  4039bc:	mov	w0, w26
  4039c0:	bl	407c3c <ferror@plt+0x5c3c>
  4039c4:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4039c8:	ldr	w0, [x0, #712]
  4039cc:	ldp	x19, x20, [sp, #16]
  4039d0:	ldp	x21, x22, [sp, #32]
  4039d4:	ldp	x23, x24, [sp, #48]
  4039d8:	ldp	x25, x26, [sp, #64]
  4039dc:	ldr	x27, [sp, #80]
  4039e0:	ldp	x29, x30, [sp], #96
  4039e4:	ret
  4039e8:	mov	x1, x19
  4039ec:	adrp	x0, 408000 <ferror@plt+0x6000>
  4039f0:	add	x0, x0, #0x9a8
  4039f4:	bl	403d24 <ferror@plt+0x1d24>
  4039f8:	mov	x1, x19
  4039fc:	adrp	x0, 408000 <ferror@plt+0x6000>
  403a00:	add	x0, x0, #0xb60
  403a04:	bl	403d24 <ferror@plt+0x1d24>
  403a08:	b	4039b4 <ferror@plt+0x19b4>
  403a0c:	stp	x29, x30, [sp, #-112]!
  403a10:	mov	x29, sp
  403a14:	stp	x27, x28, [sp, #80]
  403a18:	str	x0, [sp, #104]
  403a1c:	ldr	x28, [x0]
  403a20:	ldr	x27, [x28]
  403a24:	str	x0, [sp, #96]
  403a28:	cmp	x28, x0
  403a2c:	b.eq	403b2c <ferror@plt+0x1b2c>  // b.none
  403a30:	stp	x19, x20, [sp, #16]
  403a34:	stp	x21, x22, [sp, #32]
  403a38:	stp	x23, x24, [sp, #48]
  403a3c:	stp	x25, x26, [sp, #64]
  403a40:	b	403b04 <ferror@plt+0x1b04>
  403a44:	ldr	x0, [x21, #40]
  403a48:	bl	401e30 <free@plt>
  403a4c:	mov	x0, x21
  403a50:	bl	401e30 <free@plt>
  403a54:	ldr	x0, [x22]
  403a58:	mov	x21, x22
  403a5c:	cmp	x23, x22
  403a60:	b.eq	403aa8 <ferror@plt+0x1aa8>  // b.none
  403a64:	mov	x22, x0
  403a68:	ldr	x0, [x21, #32]
  403a6c:	cbz	x0, 403a44 <ferror@plt+0x1a44>
  403a70:	ldr	x19, [x0]
  403a74:	ldr	x20, [x19]
  403a78:	cmp	x0, x19
  403a7c:	b.eq	403a44 <ferror@plt+0x1a44>  // b.none
  403a80:	ldr	x0, [x19, #40]
  403a84:	bl	401e30 <free@plt>
  403a88:	mov	x0, x19
  403a8c:	bl	401e30 <free@plt>
  403a90:	mov	x19, x20
  403a94:	ldr	x20, [x20]
  403a98:	ldr	x0, [x21, #32]
  403a9c:	cmp	x0, x19
  403aa0:	b.ne	403a80 <ferror@plt+0x1a80>  // b.any
  403aa4:	b	403a44 <ferror@plt+0x1a44>
  403aa8:	ldr	x0, [x24, #48]
  403aac:	bl	401e30 <free@plt>
  403ab0:	mov	x0, x24
  403ab4:	bl	401e30 <free@plt>
  403ab8:	ldr	x0, [x25]
  403abc:	mov	x24, x25
  403ac0:	cmp	x26, x25
  403ac4:	b.eq	403ae4 <ferror@plt+0x1ae4>  // b.none
  403ac8:	mov	x25, x0
  403acc:	mov	x23, x24
  403ad0:	ldr	x21, [x23, #16]!
  403ad4:	ldr	x22, [x21]
  403ad8:	cmp	x21, x23
  403adc:	b.ne	403a68 <ferror@plt+0x1a68>  // b.any
  403ae0:	b	403aa8 <ferror@plt+0x1aa8>
  403ae4:	mov	x0, x28
  403ae8:	bl	401e30 <free@plt>
  403aec:	ldr	x0, [x27]
  403af0:	mov	x28, x27
  403af4:	ldr	x1, [sp, #96]
  403af8:	cmp	x1, x27
  403afc:	b.eq	403b1c <ferror@plt+0x1b1c>  // b.none
  403b00:	mov	x27, x0
  403b04:	mov	x26, x28
  403b08:	ldr	x24, [x26, #16]!
  403b0c:	ldr	x25, [x24]
  403b10:	cmp	x24, x26
  403b14:	b.ne	403acc <ferror@plt+0x1acc>  // b.any
  403b18:	b	403ae4 <ferror@plt+0x1ae4>
  403b1c:	ldp	x19, x20, [sp, #16]
  403b20:	ldp	x21, x22, [sp, #32]
  403b24:	ldp	x23, x24, [sp, #48]
  403b28:	ldp	x25, x26, [sp, #64]
  403b2c:	ldr	x0, [sp, #104]
  403b30:	bl	401e30 <free@plt>
  403b34:	ldp	x27, x28, [sp, #80]
  403b38:	ldp	x29, x30, [sp], #112
  403b3c:	ret
  403b40:	stp	x29, x30, [sp, #-64]!
  403b44:	mov	x29, sp
  403b48:	stp	x19, x20, [sp, #16]
  403b4c:	stp	x21, x22, [sp, #32]
  403b50:	str	x23, [sp, #48]
  403b54:	mov	w23, w0
  403b58:	mov	x19, x1
  403b5c:	mov	x1, #0x30                  	// #48
  403b60:	mov	x0, #0x1                   	// #1
  403b64:	bl	401ce0 <calloc@plt>
  403b68:	cbnz	x0, 403b80 <ferror@plt+0x1b80>
  403b6c:	mov	x2, #0x30                  	// #48
  403b70:	adrp	x1, 408000 <ferror@plt+0x6000>
  403b74:	add	x1, x1, #0x4f8
  403b78:	mov	w0, #0x1                   	// #1
  403b7c:	bl	401fe0 <err@plt>
  403b80:	mov	x20, x0
  403b84:	mov	x0, #0xffffffffffffffff    	// #-1
  403b88:	str	x0, [x20, #32]
  403b8c:	mov	x21, x20
  403b90:	str	x20, [x20]
  403b94:	str	x20, [x20, #8]
  403b98:	adrp	x1, 409000 <ferror@plt+0x7000>
  403b9c:	add	x1, x1, #0x450
  403ba0:	mov	w0, #0x6                   	// #6
  403ba4:	bl	401ff0 <setlocale@plt>
  403ba8:	adrp	x22, 408000 <ferror@plt+0x6000>
  403bac:	add	x22, x22, #0xba0
  403bb0:	adrp	x1, 408000 <ferror@plt+0x6000>
  403bb4:	add	x1, x1, #0xb88
  403bb8:	mov	x0, x22
  403bbc:	bl	401c80 <bindtextdomain@plt>
  403bc0:	mov	x0, x22
  403bc4:	bl	401dc0 <textdomain@plt>
  403bc8:	adrp	x0, 403000 <ferror@plt+0x1000>
  403bcc:	add	x0, x0, #0x324
  403bd0:	bl	408250 <ferror@plt+0x6250>
  403bd4:	mov	x2, x20
  403bd8:	mov	x1, x19
  403bdc:	mov	w0, w23
  403be0:	bl	4036cc <ferror@plt+0x16cc>
  403be4:	add	x22, x19, w0, sxtw #3
  403be8:	str	xzr, [x20, #16]
  403bec:	ldr	x19, [x20]
  403bf0:	cmp	x20, x19
  403bf4:	b.ne	403c08 <ferror@plt+0x1c08>  // b.any
  403bf8:	b	403c50 <ferror@plt+0x1c50>
  403bfc:	ldr	x19, [x19]
  403c00:	cmp	x21, x19
  403c04:	b.eq	403c2c <ferror@plt+0x1c2c>  // b.none
  403c08:	mov	x0, x19
  403c0c:	bl	404190 <ferror@plt+0x2190>
  403c10:	str	w0, [x19, #32]
  403c14:	sxtw	x2, w0
  403c18:	ldr	x1, [x20, #16]
  403c1c:	cmp	x1, w0, sxtw
  403c20:	b.ge	403bfc <ferror@plt+0x1bfc>  // b.tcont
  403c24:	str	x2, [x20, #16]
  403c28:	b	403bfc <ferror@plt+0x1bfc>
  403c2c:	ldr	x21, [x20]
  403c30:	cmp	x21, x19
  403c34:	b.eq	403c50 <ferror@plt+0x1c50>  // b.none
  403c38:	mov	x1, x20
  403c3c:	mov	x0, x21
  403c40:	bl	404338 <ferror@plt+0x2338>
  403c44:	ldr	x21, [x21]
  403c48:	cmp	x21, x19
  403c4c:	b.ne	403c38 <ferror@plt+0x1c38>  // b.any
  403c50:	mov	x1, x20
  403c54:	mov	x0, x22
  403c58:	bl	40255c <ferror@plt+0x55c>
  403c5c:	mov	x0, x20
  403c60:	bl	402724 <ferror@plt+0x724>
  403c64:	ldr	w19, [x20, #24]
  403c68:	mov	x0, x20
  403c6c:	bl	403a0c <ferror@plt+0x1a0c>
  403c70:	mov	w0, w19
  403c74:	ldp	x19, x20, [sp, #16]
  403c78:	ldp	x21, x22, [sp, #32]
  403c7c:	ldr	x23, [sp, #48]
  403c80:	ldp	x29, x30, [sp], #64
  403c84:	ret
  403c88:	stp	x29, x30, [sp, #-32]!
  403c8c:	mov	x29, sp
  403c90:	str	x19, [sp, #16]
  403c94:	mov	x19, x0
  403c98:	mov	w2, #0x5                   	// #5
  403c9c:	adrp	x1, 408000 <ferror@plt+0x6000>
  403ca0:	add	x1, x1, #0xe38
  403ca4:	mov	x0, #0x0                   	// #0
  403ca8:	bl	401f00 <dcgettext@plt>
  403cac:	mov	x2, x19
  403cb0:	mov	x1, x0
  403cb4:	mov	w0, #0x1                   	// #1
  403cb8:	bl	401f30 <errx@plt>
  403cbc:	stp	x29, x30, [sp, #-32]!
  403cc0:	mov	x29, sp
  403cc4:	str	x19, [sp, #16]
  403cc8:	mov	x19, x0
  403ccc:	mov	w2, #0x5                   	// #5
  403cd0:	adrp	x1, 408000 <ferror@plt+0x6000>
  403cd4:	add	x1, x1, #0xe48
  403cd8:	mov	x0, #0x0                   	// #0
  403cdc:	bl	401f00 <dcgettext@plt>
  403ce0:	mov	x2, x19
  403ce4:	mov	x1, x0
  403ce8:	mov	w0, #0x1                   	// #1
  403cec:	bl	401f30 <errx@plt>
  403cf0:	stp	x29, x30, [sp, #-32]!
  403cf4:	mov	x29, sp
  403cf8:	str	x19, [sp, #16]
  403cfc:	mov	x19, x0
  403d00:	mov	w2, #0x5                   	// #5
  403d04:	adrp	x1, 408000 <ferror@plt+0x6000>
  403d08:	add	x1, x1, #0xe78
  403d0c:	mov	x0, #0x0                   	// #0
  403d10:	bl	401f00 <dcgettext@plt>
  403d14:	mov	x2, x19
  403d18:	mov	x1, x0
  403d1c:	mov	w0, #0x1                   	// #1
  403d20:	bl	401f30 <errx@plt>
  403d24:	stp	x29, x30, [sp, #-96]!
  403d28:	mov	x29, sp
  403d2c:	stp	x19, x20, [sp, #16]
  403d30:	stp	x21, x22, [sp, #32]
  403d34:	stp	x23, x24, [sp, #48]
  403d38:	stp	x25, x26, [sp, #64]
  403d3c:	stp	x27, x28, [sp, #80]
  403d40:	mov	x24, x0
  403d44:	mov	x19, x1
  403d48:	mov	x1, #0x28                  	// #40
  403d4c:	mov	x0, #0x1                   	// #1
  403d50:	bl	401ce0 <calloc@plt>
  403d54:	cbnz	x0, 403d6c <ferror@plt+0x1d6c>
  403d58:	mov	x2, #0x28                  	// #40
  403d5c:	adrp	x1, 408000 <ferror@plt+0x6000>
  403d60:	add	x1, x1, #0x4f8
  403d64:	mov	w0, #0x1                   	// #1
  403d68:	bl	401fe0 <err@plt>
  403d6c:	mov	x22, x0
  403d70:	add	x26, x0, #0x10
  403d74:	str	x26, [x0, #16]
  403d78:	str	x26, [x0, #24]
  403d7c:	ldr	x0, [x19, #8]
  403d80:	str	x22, [x19, #8]
  403d84:	str	x19, [x22]
  403d88:	str	x0, [x22, #8]
  403d8c:	str	x22, [x0]
  403d90:	bl	401e00 <__ctype_b_loc@plt>
  403d94:	mov	x23, x0
  403d98:	mov	x19, x24
  403d9c:	ldr	x2, [x23]
  403da0:	b	403da8 <ferror@plt+0x1da8>
  403da4:	add	x19, x19, #0x1
  403da8:	ldrsb	w0, [x19]
  403dac:	sxtb	x1, w0
  403db0:	ldrh	w1, [x2, x1, lsl #1]
  403db4:	tbnz	w1, #13, 403da4 <ferror@plt+0x1da4>
  403db8:	cbz	w0, 404090 <ferror@plt+0x2090>
  403dbc:	mov	x1, #0x38                  	// #56
  403dc0:	mov	x0, #0x1                   	// #1
  403dc4:	bl	401ce0 <calloc@plt>
  403dc8:	mov	x21, x0
  403dcc:	cbnz	x0, 403de4 <ferror@plt+0x1de4>
  403dd0:	mov	x2, #0x38                  	// #56
  403dd4:	adrp	x1, 408000 <ferror@plt+0x6000>
  403dd8:	add	x1, x1, #0x4f8
  403ddc:	mov	w0, #0x1                   	// #1
  403de0:	bl	401fe0 <err@plt>
  403de4:	mov	w0, #0x1                   	// #1
  403de8:	str	w0, [x21, #36]
  403dec:	add	x0, x21, #0x10
  403df0:	str	x0, [x21, #16]
  403df4:	str	x0, [x21, #24]
  403df8:	ldr	x0, [x22, #24]
  403dfc:	str	x21, [x22, #24]
  403e00:	str	x26, [x21]
  403e04:	str	x0, [x21, #8]
  403e08:	str	x21, [x0]
  403e0c:	ldr	x2, [x23]
  403e10:	ldrsb	x0, [x19]
  403e14:	ldrh	w0, [x2, x0, lsl #1]
  403e18:	tbnz	w0, #11, 403e58 <ferror@plt+0x1e58>
  403e1c:	ldrsb	w0, [x19]
  403e20:	cmp	w0, #0x2f
  403e24:	b.eq	403f30 <ferror@plt+0x1f30>  // b.none
  403e28:	ldrsb	w0, [x19]
  403e2c:	cmp	w0, #0x22
  403e30:	b.ne	403f68 <ferror@plt+0x1f68>  // b.any
  403e34:	add	x28, x19, #0x1
  403e38:	mov	x19, x28
  403e3c:	ldrsb	w0, [x19]
  403e40:	cmp	w0, #0x22
  403e44:	b.eq	403f70 <ferror@plt+0x1f70>  // b.none
  403e48:	add	x19, x19, #0x1
  403e4c:	cbnz	w0, 403e3c <ferror@plt+0x1e3c>
  403e50:	mov	x0, x24
  403e54:	bl	403c88 <ferror@plt+0x1c88>
  403e58:	mov	x20, x19
  403e5c:	mov	x25, x20
  403e60:	ldrsb	w1, [x20, #1]!
  403e64:	sxtb	x0, w1
  403e68:	ldrh	w0, [x2, x0, lsl #1]
  403e6c:	tbnz	w0, #11, 403e5c <ferror@plt+0x1e5c>
  403e70:	and	w0, w0, #0x2000
  403e74:	cmp	w1, #0x2f
  403e78:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  403e7c:	b.eq	403f28 <ferror@plt+0x1f28>  // b.none
  403e80:	mov	w2, #0xa                   	// #10
  403e84:	mov	x1, #0x0                   	// #0
  403e88:	mov	x0, x19
  403e8c:	bl	401e10 <strtol@plt>
  403e90:	str	w0, [x21, #36]
  403e94:	mov	w0, #0x2                   	// #2
  403e98:	str	w0, [x21, #32]
  403e9c:	add	x19, x25, #0x2
  403ea0:	ldr	x0, [x23]
  403ea4:	ldrsb	x1, [x20, #1]
  403ea8:	ldrh	w1, [x0, x1, lsl #1]
  403eac:	tbz	w1, #13, 403ebc <ferror@plt+0x1ebc>
  403eb0:	ldrsb	x1, [x19, #1]!
  403eb4:	ldrh	w1, [x0, x1, lsl #1]
  403eb8:	tbnz	w1, #13, 403eb0 <ferror@plt+0x1eb0>
  403ebc:	ldrsb	w0, [x19]
  403ec0:	cmp	w0, #0x2f
  403ec4:	b.eq	403f30 <ferror@plt+0x1f30>  // b.none
  403ec8:	ldr	x1, [x23]
  403ecc:	ldrsb	x0, [x19]
  403ed0:	ldrh	w0, [x1, x0, lsl #1]
  403ed4:	tbz	w0, #11, 403e28 <ferror@plt+0x1e28>
  403ed8:	mov	x20, x19
  403edc:	mov	x25, x20
  403ee0:	ldrsb	x0, [x20, #1]!
  403ee4:	ldrh	w0, [x1, x0, lsl #1]
  403ee8:	tbnz	w0, #11, 403edc <ferror@plt+0x1edc>
  403eec:	tbz	w0, #13, 403f60 <ferror@plt+0x1f60>
  403ef0:	mov	w2, #0xa                   	// #10
  403ef4:	mov	x1, #0x0                   	// #0
  403ef8:	mov	x0, x19
  403efc:	bl	401e10 <strtol@plt>
  403f00:	str	w0, [x21, #40]
  403f04:	add	x19, x25, #0x2
  403f08:	ldr	x0, [x23]
  403f0c:	ldrsb	x1, [x20, #1]
  403f10:	ldrh	w1, [x0, x1, lsl #1]
  403f14:	tbz	w1, #13, 403e28 <ferror@plt+0x1e28>
  403f18:	ldrsb	x1, [x19, #1]!
  403f1c:	ldrh	w1, [x0, x1, lsl #1]
  403f20:	tbnz	w1, #13, 403f18 <ferror@plt+0x1f18>
  403f24:	b	403e28 <ferror@plt+0x1e28>
  403f28:	mov	x0, x24
  403f2c:	bl	403c88 <ferror@plt+0x1c88>
  403f30:	add	x0, x19, #0x1
  403f34:	ldr	x1, [x23]
  403f38:	ldrsb	x2, [x19, #1]
  403f3c:	ldrh	w2, [x1, x2, lsl #1]
  403f40:	tbz	w2, #13, 403f58 <ferror@plt+0x1f58>
  403f44:	ldrsb	x2, [x0, #1]!
  403f48:	ldrh	w2, [x1, x2, lsl #1]
  403f4c:	tbnz	w2, #13, 403f44 <ferror@plt+0x1f44>
  403f50:	mov	x19, x0
  403f54:	b	403ec8 <ferror@plt+0x1ec8>
  403f58:	mov	x19, x0
  403f5c:	b	403ec8 <ferror@plt+0x1ec8>
  403f60:	mov	x0, x24
  403f64:	bl	403c88 <ferror@plt+0x1c88>
  403f68:	mov	x0, x24
  403f6c:	bl	403c88 <ferror@plt+0x1c88>
  403f70:	sub	x27, x19, x28
  403f74:	add	x25, x27, #0x1
  403f78:	mov	x0, x25
  403f7c:	bl	401c50 <malloc@plt>
  403f80:	mov	x20, x0
  403f84:	cmp	x0, #0x0
  403f88:	ccmp	x25, #0x0, #0x4, eq  // eq = none
  403f8c:	b.ne	403fc8 <ferror@plt+0x1fc8>  // b.any
  403f90:	str	x0, [x21, #48]
  403f94:	mov	x2, x27
  403f98:	mov	x1, x28
  403f9c:	bl	401f20 <strncpy@plt>
  403fa0:	strb	wzr, [x20, x27]
  403fa4:	ldrsb	w1, [x20]
  403fa8:	mov	x0, x20
  403fac:	cbz	w1, 403fdc <ferror@plt+0x1fdc>
  403fb0:	mov	w7, #0xb                   	// #11
  403fb4:	mov	w6, #0xd                   	// #13
  403fb8:	mov	w5, #0x8                   	// #8
  403fbc:	mov	w4, #0xc                   	// #12
  403fc0:	mov	w3, #0x7                   	// #7
  403fc4:	b	404004 <ferror@plt+0x2004>
  403fc8:	mov	x2, x25
  403fcc:	adrp	x1, 408000 <ferror@plt+0x6000>
  403fd0:	add	x1, x1, #0x4f8
  403fd4:	mov	w0, #0x1                   	// #1
  403fd8:	bl	401fe0 <err@plt>
  403fdc:	strb	wzr, [x0]
  403fe0:	add	x19, x19, #0x1
  403fe4:	b	403d9c <ferror@plt+0x1d9c>
  403fe8:	cmp	w1, #0x61
  403fec:	b.ne	404088 <ferror@plt+0x2088>  // b.any
  403ff0:	strb	w3, [x0]
  403ff4:	add	x20, x2, #0x1
  403ff8:	add	x0, x0, #0x1
  403ffc:	ldrsb	w1, [x2, #1]
  404000:	cbz	w1, 403fdc <ferror@plt+0x1fdc>
  404004:	mov	x2, x20
  404008:	cmp	w1, #0x5c
  40400c:	b.ne	403ff4 <ferror@plt+0x1ff4>  // b.any
  404010:	add	x2, x20, #0x1
  404014:	ldrsb	w1, [x20, #1]
  404018:	cmp	w1, #0x6e
  40401c:	b.eq	404070 <ferror@plt+0x2070>  // b.none
  404020:	cmp	w1, #0x6e
  404024:	b.gt	404040 <ferror@plt+0x2040>
  404028:	cmp	w1, #0x62
  40402c:	b.eq	404068 <ferror@plt+0x2068>  // b.none
  404030:	cmp	w1, #0x66
  404034:	b.ne	403fe8 <ferror@plt+0x1fe8>  // b.any
  404038:	strb	w4, [x0]
  40403c:	b	403ff4 <ferror@plt+0x1ff4>
  404040:	cmp	w1, #0x74
  404044:	b.eq	40407c <ferror@plt+0x207c>  // b.none
  404048:	cmp	w1, #0x76
  40404c:	b.ne	404058 <ferror@plt+0x2058>  // b.any
  404050:	strb	w7, [x0]
  404054:	b	403ff4 <ferror@plt+0x1ff4>
  404058:	cmp	w1, #0x72
  40405c:	b.ne	404088 <ferror@plt+0x2088>  // b.any
  404060:	strb	w6, [x0]
  404064:	b	403ff4 <ferror@plt+0x1ff4>
  404068:	strb	w5, [x0]
  40406c:	b	403ff4 <ferror@plt+0x1ff4>
  404070:	mov	w1, #0xa                   	// #10
  404074:	strb	w1, [x0]
  404078:	b	403ff4 <ferror@plt+0x1ff4>
  40407c:	mov	w1, #0x9                   	// #9
  404080:	strb	w1, [x0]
  404084:	b	403ff4 <ferror@plt+0x1ff4>
  404088:	strb	w1, [x0]
  40408c:	b	403ff4 <ferror@plt+0x1ff4>
  404090:	ldp	x19, x20, [sp, #16]
  404094:	ldp	x21, x22, [sp, #32]
  404098:	ldp	x23, x24, [sp, #48]
  40409c:	ldp	x25, x26, [sp, #64]
  4040a0:	ldp	x27, x28, [sp, #80]
  4040a4:	ldp	x29, x30, [sp], #96
  4040a8:	ret
  4040ac:	stp	x29, x30, [sp, #-80]!
  4040b0:	mov	x29, sp
  4040b4:	stp	x19, x20, [sp, #16]
  4040b8:	stp	x21, x22, [sp, #32]
  4040bc:	str	x23, [sp, #48]
  4040c0:	mov	x19, x0
  4040c4:	mov	x23, x1
  4040c8:	str	xzr, [sp, #72]
  4040cc:	adrp	x1, 408000 <ferror@plt+0x6000>
  4040d0:	add	x1, x1, #0x4e8
  4040d4:	bl	401c40 <fopen@plt>
  4040d8:	cbz	x0, 4040e8 <ferror@plt+0x20e8>
  4040dc:	mov	x21, x0
  4040e0:	mov	w22, #0xa                   	// #10
  4040e4:	b	404124 <ferror@plt+0x2124>
  4040e8:	mov	w2, #0x5                   	// #5
  4040ec:	adrp	x1, 408000 <ferror@plt+0x6000>
  4040f0:	add	x1, x1, #0xe98
  4040f4:	mov	x0, #0x0                   	// #0
  4040f8:	bl	401f00 <dcgettext@plt>
  4040fc:	mov	x2, x19
  404100:	mov	x1, x0
  404104:	mov	w0, #0x1                   	// #1
  404108:	bl	401fe0 <err@plt>
  40410c:	cmp	w19, #0x23
  404110:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  404114:	b.eq	404124 <ferror@plt+0x2124>  // b.none
  404118:	mov	x1, x23
  40411c:	mov	x0, x20
  404120:	bl	403d24 <ferror@plt+0x1d24>
  404124:	mov	x3, x21
  404128:	mov	w2, w22
  40412c:	add	x1, sp, #0x40
  404130:	add	x0, sp, #0x48
  404134:	bl	401fb0 <__getdelim@plt>
  404138:	cmn	x0, #0x1
  40413c:	b.eq	40416c <ferror@plt+0x216c>  // b.none
  404140:	ldr	x20, [sp, #72]
  404144:	ldrsb	w19, [x20]
  404148:	cbz	w19, 404124 <ferror@plt+0x2124>
  40414c:	bl	401e00 <__ctype_b_loc@plt>
  404150:	ldr	x3, [x0]
  404154:	sxtb	x2, w19
  404158:	ldrh	w2, [x3, x2, lsl #1]
  40415c:	tbz	w2, #13, 40410c <ferror@plt+0x210c>
  404160:	ldrsb	w19, [x20, #1]!
  404164:	cbnz	w19, 404154 <ferror@plt+0x2154>
  404168:	b	404124 <ferror@plt+0x2124>
  40416c:	ldr	x0, [sp, #72]
  404170:	bl	401e30 <free@plt>
  404174:	mov	x0, x21
  404178:	bl	401c20 <fclose@plt>
  40417c:	ldp	x19, x20, [sp, #16]
  404180:	ldp	x21, x22, [sp, #32]
  404184:	ldr	x23, [sp, #48]
  404188:	ldp	x29, x30, [sp], #80
  40418c:	ret
  404190:	stp	x29, x30, [sp, #-112]!
  404194:	mov	x29, sp
  404198:	stp	x23, x24, [sp, #48]
  40419c:	stp	x25, x26, [sp, #64]
  4041a0:	mov	x26, x0
  4041a4:	ldr	x23, [x26, #16]!
  4041a8:	cmp	x23, x26
  4041ac:	b.eq	404330 <ferror@plt+0x2330>  // b.none
  4041b0:	stp	x19, x20, [sp, #16]
  4041b4:	stp	x21, x22, [sp, #32]
  4041b8:	stp	x27, x28, [sp, #80]
  4041bc:	mov	w25, #0x0                   	// #0
  4041c0:	adrp	x27, 408000 <ferror@plt+0x6000>
  4041c4:	add	x27, x27, #0xeb8
  4041c8:	adrp	x22, 408000 <ferror@plt+0x6000>
  4041cc:	add	x22, x22, #0xea9
  4041d0:	b	4042fc <ferror@plt+0x22fc>
  4041d4:	ldr	x19, [x23, #48]
  4041d8:	ldrsb	w0, [x19]
  4041dc:	cbz	w0, 4042e8 <ferror@plt+0x22e8>
  4041e0:	str	w24, [sp, #108]
  4041e4:	adrp	x28, 408000 <ferror@plt+0x6000>
  4041e8:	b	404230 <ferror@plt+0x2230>
  4041ec:	mov	x21, x19
  4041f0:	ldrsb	w20, [x19, #1]!
  4041f4:	mov	w1, w20
  4041f8:	mov	x0, x22
  4041fc:	bl	401e90 <strchr@plt>
  404200:	cbnz	x0, 4041ec <ferror@plt+0x21ec>
  404204:	cmp	w20, #0x2e
  404208:	b.eq	404240 <ferror@plt+0x2240>  // b.none
  40420c:	ldrsb	w20, [x19]
  404210:	mov	w1, w20
  404214:	mov	x0, x27
  404218:	bl	401e90 <strchr@plt>
  40421c:	cbz	x0, 404288 <ferror@plt+0x2288>
  404220:	add	w24, w24, #0x4
  404224:	add	x19, x19, #0x1
  404228:	ldrsb	w0, [x19]
  40422c:	cbz	w0, 4042e8 <ferror@plt+0x22e8>
  404230:	cmp	w0, #0x25
  404234:	b.eq	4041ec <ferror@plt+0x21ec>  // b.none
  404238:	add	x19, x19, #0x1
  40423c:	b	404228 <ferror@plt+0x2228>
  404240:	bl	401e00 <__ctype_b_loc@plt>
  404244:	mov	x20, x0
  404248:	add	x21, x21, #0x2
  40424c:	ldrsb	x1, [x19, #1]
  404250:	ldr	x0, [x0]
  404254:	ldrh	w0, [x0, x1, lsl #1]
  404258:	mov	x19, x21
  40425c:	tbz	w0, #11, 40420c <ferror@plt+0x220c>
  404260:	mov	w2, #0xa                   	// #10
  404264:	mov	x1, #0x0                   	// #0
  404268:	mov	x0, x21
  40426c:	bl	401e10 <strtol@plt>
  404270:	str	w0, [sp, #108]
  404274:	ldr	x1, [x20]
  404278:	ldrsb	x0, [x19, #1]!
  40427c:	ldrh	w0, [x1, x0, lsl #1]
  404280:	tbnz	w0, #11, 404278 <ferror@plt+0x2278>
  404284:	b	40420c <ferror@plt+0x220c>
  404288:	mov	w1, w20
  40428c:	add	x0, x28, #0xec0
  404290:	bl	401e90 <strchr@plt>
  404294:	cbz	x0, 4042a0 <ferror@plt+0x22a0>
  404298:	add	w24, w24, #0x8
  40429c:	b	404224 <ferror@plt+0x2224>
  4042a0:	cmp	w20, #0x73
  4042a4:	b.eq	4042dc <ferror@plt+0x22dc>  // b.none
  4042a8:	cmp	w20, #0x63
  4042ac:	b.eq	4042d4 <ferror@plt+0x22d4>  // b.none
  4042b0:	cmp	w20, #0x5f
  4042b4:	b.ne	404224 <ferror@plt+0x2224>  // b.any
  4042b8:	add	x20, x19, #0x1
  4042bc:	ldrsb	w1, [x19, #1]
  4042c0:	adrp	x0, 408000 <ferror@plt+0x6000>
  4042c4:	add	x0, x0, #0xec8
  4042c8:	bl	401e90 <strchr@plt>
  4042cc:	mov	x19, x20
  4042d0:	cbz	x0, 404224 <ferror@plt+0x2224>
  4042d4:	add	w24, w24, #0x1
  4042d8:	b	404224 <ferror@plt+0x2224>
  4042dc:	ldr	w0, [sp, #108]
  4042e0:	add	w24, w24, w0
  4042e4:	b	404224 <ferror@plt+0x2224>
  4042e8:	ldr	w0, [x23, #36]
  4042ec:	madd	w25, w24, w0, w25
  4042f0:	ldr	x23, [x23]
  4042f4:	cmp	x23, x26
  4042f8:	b.eq	404310 <ferror@plt+0x2310>  // b.none
  4042fc:	ldr	w24, [x23, #40]
  404300:	cbz	w24, 4041d4 <ferror@plt+0x21d4>
  404304:	ldr	w0, [x23, #36]
  404308:	madd	w25, w24, w0, w25
  40430c:	b	4042f0 <ferror@plt+0x22f0>
  404310:	ldp	x19, x20, [sp, #16]
  404314:	ldp	x21, x22, [sp, #32]
  404318:	ldp	x27, x28, [sp, #80]
  40431c:	mov	w0, w25
  404320:	ldp	x23, x24, [sp, #48]
  404324:	ldp	x25, x26, [sp, #64]
  404328:	ldp	x29, x30, [sp], #112
  40432c:	ret
  404330:	mov	w25, #0x0                   	// #0
  404334:	b	40431c <ferror@plt+0x231c>
  404338:	stp	x29, x30, [sp, #-208]!
  40433c:	mov	x29, sp
  404340:	stp	x21, x22, [sp, #32]
  404344:	str	x0, [sp, #112]
  404348:	str	x1, [sp, #152]
  40434c:	ldr	x22, [x0, #16]!
  404350:	str	x0, [sp, #104]
  404354:	cmp	x22, x0
  404358:	b.eq	404ea0 <ferror@plt+0x2ea0>  // b.none
  40435c:	stp	x19, x20, [sp, #16]
  404360:	stp	x23, x24, [sp, #48]
  404364:	str	wzr, [sp, #120]
  404368:	adrp	x0, 408000 <ferror@plt+0x6000>
  40436c:	add	x0, x0, #0xf30
  404370:	str	x0, [sp, #168]
  404374:	ldr	x24, [x22, #48]
  404378:	ldrsb	w0, [x24]
  40437c:	cbz	w0, 4044a8 <ferror@plt+0x24a8>
  404380:	str	wzr, [sp, #124]
  404384:	add	x0, sp, #0xc0
  404388:	str	x0, [sp, #136]
  40438c:	mov	x1, #0x38                  	// #56
  404390:	mov	x0, #0x1                   	// #1
  404394:	bl	401ce0 <calloc@plt>
  404398:	mov	x20, x0
  40439c:	cbnz	x0, 4043bc <ferror@plt+0x23bc>
  4043a0:	stp	x25, x26, [sp, #64]
  4043a4:	stp	x27, x28, [sp, #80]
  4043a8:	mov	x2, #0x38                  	// #56
  4043ac:	adrp	x1, 408000 <ferror@plt+0x6000>
  4043b0:	add	x1, x1, #0x4f8
  4043b4:	mov	w0, #0x1                   	// #1
  4043b8:	bl	401fe0 <err@plt>
  4043bc:	str	x0, [x0]
  4043c0:	str	x0, [x0, #8]
  4043c4:	ldr	x0, [x22, #24]
  4043c8:	str	x20, [x22, #24]
  4043cc:	add	x1, x22, #0x10
  4043d0:	str	x1, [x20]
  4043d4:	str	x0, [x20, #8]
  4043d8:	str	x20, [x0]
  4043dc:	ldrsb	w0, [x24]
  4043e0:	cmp	w0, #0x25
  4043e4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4043e8:	b.eq	404488 <ferror@plt+0x2488>  // b.none
  4043ec:	mov	x19, x24
  4043f0:	ldrsb	w0, [x19, #1]!
  4043f4:	cmp	w0, #0x25
  4043f8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4043fc:	b.ne	4043f0 <ferror@plt+0x23f0>  // b.any
  404400:	cbz	w0, 404490 <ferror@plt+0x2490>
  404404:	stp	x25, x26, [sp, #64]
  404408:	ldr	w0, [x22, #40]
  40440c:	cbnz	w0, 4044f4 <ferror@plt+0x24f4>
  404410:	adrp	x21, 408000 <ferror@plt+0x6000>
  404414:	add	x21, x21, #0xea9
  404418:	mov	x26, x19
  40441c:	ldrsb	w25, [x19, #1]!
  404420:	mov	w1, w25
  404424:	mov	x0, x21
  404428:	bl	401e90 <strchr@plt>
  40442c:	cbnz	x0, 404418 <ferror@plt+0x2418>
  404430:	mov	x21, x19
  404434:	mov	w23, #0x0                   	// #0
  404438:	cmp	w25, #0x2e
  40443c:	b.ne	40451c <ferror@plt+0x251c>  // b.any
  404440:	bl	401e00 <__ctype_b_loc@plt>
  404444:	mov	x25, x0
  404448:	add	x21, x26, #0x2
  40444c:	ldrsb	x1, [x19, #1]
  404450:	ldr	x0, [x0]
  404454:	ldrh	w0, [x0, x1, lsl #1]
  404458:	tbz	w0, #11, 40451c <ferror@plt+0x251c>
  40445c:	mov	w2, #0xa                   	// #10
  404460:	mov	x1, #0x0                   	// #0
  404464:	mov	x0, x21
  404468:	bl	401e10 <strtol@plt>
  40446c:	str	w0, [sp, #120]
  404470:	ldr	x0, [x25]
  404474:	ldrsb	x1, [x21, #1]!
  404478:	ldrh	w1, [x0, x1, lsl #1]
  40447c:	tbnz	w1, #11, 404474 <ferror@plt+0x2474>
  404480:	mov	w23, #0x2                   	// #2
  404484:	b	40451c <ferror@plt+0x251c>
  404488:	mov	x19, x24
  40448c:	b	404400 <ferror@plt+0x2400>
  404490:	mov	x0, x24
  404494:	bl	401d20 <strdup@plt>
  404498:	cbz	x0, 4044dc <ferror@plt+0x24dc>
  40449c:	str	x0, [x20, #40]
  4044a0:	mov	w0, #0x400                 	// #1024
  4044a4:	str	w0, [x20, #16]
  4044a8:	ldr	w0, [x22, #40]
  4044ac:	cbz	w0, 404da0 <ferror@plt+0x2da0>
  4044b0:	ldr	x22, [x22]
  4044b4:	ldr	x0, [sp, #104]
  4044b8:	cmp	x22, x0
  4044bc:	b.ne	404374 <ferror@plt+0x2374>  // b.any
  4044c0:	ldr	x0, [sp, #112]
  4044c4:	ldr	x19, [x0, #16]
  4044c8:	ldr	x0, [sp, #104]
  4044cc:	cmp	x19, x0
  4044d0:	b.eq	404eac <ferror@plt+0x2eac>  // b.none
  4044d4:	mov	x22, #0x0                   	// #0
  4044d8:	b	404e24 <ferror@plt+0x2e24>
  4044dc:	stp	x25, x26, [sp, #64]
  4044e0:	stp	x27, x28, [sp, #80]
  4044e4:	adrp	x1, 408000 <ferror@plt+0x6000>
  4044e8:	add	x1, x1, #0xed0
  4044ec:	mov	w0, #0x1                   	// #1
  4044f0:	bl	401fe0 <err@plt>
  4044f4:	add	x21, x19, #0x1
  4044f8:	adrp	x19, 408000 <ferror@plt+0x6000>
  4044fc:	add	x19, x19, #0xea8
  404500:	b	404508 <ferror@plt+0x2508>
  404504:	add	x21, x21, #0x1
  404508:	ldrsb	w1, [x21]
  40450c:	mov	x0, x19
  404510:	bl	401e90 <strchr@plt>
  404514:	cbnz	x0, 404504 <ferror@plt+0x2504>
  404518:	mov	w23, #0x1                   	// #1
  40451c:	mov	x19, x21
  404520:	ldrsb	w25, [x19], #1
  404524:	strb	w25, [sp, #200]
  404528:	strb	wzr, [sp, #201]
  40452c:	cmp	w25, #0x63
  404530:	b.eq	404588 <ferror@plt+0x2588>  // b.none
  404534:	mov	w1, w25
  404538:	adrp	x0, 408000 <ferror@plt+0x6000>
  40453c:	add	x0, x0, #0xee8
  404540:	bl	401e90 <strchr@plt>
  404544:	cbz	x0, 404660 <ferror@plt+0x2660>
  404548:	mov	w0, #0x20                  	// #32
  40454c:	str	w0, [x20, #16]
  404550:	strb	wzr, [sp, #203]
  404554:	strb	w25, [sp, #202]
  404558:	mov	w0, #0x6c                  	// #108
  40455c:	strb	w0, [sp, #201]
  404560:	strb	w0, [sp, #200]
  404564:	ldr	w0, [x22, #40]
  404568:	cmp	w0, #0x2
  40456c:	b.gt	404680 <ferror@plt+0x2680>
  404570:	cmp	w0, #0x0
  404574:	b.gt	40469c <ferror@plt+0x269c>
  404578:	cbnz	w0, 40468c <ferror@plt+0x268c>
  40457c:	mov	w0, #0x4                   	// #4
  404580:	str	w0, [x20, #20]
  404584:	b	4045a4 <ferror@plt+0x25a4>
  404588:	mov	w0, #0x8                   	// #8
  40458c:	str	w0, [x20, #16]
  404590:	ldr	w0, [x22, #40]
  404594:	cmp	w0, #0x1
  404598:	b.hi	404650 <ferror@plt+0x2650>  // b.pmore
  40459c:	mov	w0, #0x1                   	// #1
  4045a0:	str	w0, [x20, #20]
  4045a4:	ldrsb	w0, [x19]
  4045a8:	cmp	w0, #0x5f
  4045ac:	b.ne	4045bc <ferror@plt+0x25bc>  // b.any
  4045b0:	ldrsb	w0, [x19, #1]
  4045b4:	cmp	w0, #0x4c
  4045b8:	b.eq	40486c <ferror@plt+0x286c>  // b.none
  4045bc:	ldrsb	w26, [x19]
  4045c0:	strb	wzr, [x21]
  4045c4:	mov	x0, x24
  4045c8:	bl	401b10 <strlen@plt>
  4045cc:	mov	x23, x0
  4045d0:	add	x0, sp, #0xc8
  4045d4:	bl	401b10 <strlen@plt>
  4045d8:	add	x23, x23, x0
  4045dc:	add	x23, x23, #0x1
  4045e0:	mov	x0, x23
  4045e4:	bl	401c50 <malloc@plt>
  4045e8:	mov	x25, x0
  4045ec:	cbz	x0, 404d5c <ferror@plt+0x2d5c>
  4045f0:	str	x0, [x20, #40]
  4045f4:	mov	x1, x24
  4045f8:	bl	401ec0 <strcpy@plt>
  4045fc:	add	x1, sp, #0xc8
  404600:	mov	x0, x25
  404604:	bl	401ca0 <strcat@plt>
  404608:	strb	w26, [x19]
  40460c:	sub	x21, x21, x24
  404610:	ldr	x0, [x20, #40]
  404614:	add	x0, x0, x21
  404618:	str	x0, [x20, #24]
  40461c:	ldr	w0, [x20, #16]
  404620:	tbnz	w0, #0, 40463c <ferror@plt+0x263c>
  404624:	ldr	w0, [x22, #40]
  404628:	cbz	w0, 40463c <ferror@plt+0x263c>
  40462c:	ldr	w1, [sp, #124]
  404630:	add	w0, w1, #0x1
  404634:	cbnz	w1, 404d74 <ferror@plt+0x2d74>
  404638:	str	w0, [sp, #124]
  40463c:	ldrsb	w0, [x19]
  404640:	cbz	w0, 404d98 <ferror@plt+0x2d98>
  404644:	mov	x24, x19
  404648:	ldp	x25, x26, [sp, #64]
  40464c:	b	40438c <ferror@plt+0x238c>
  404650:	stp	x27, x28, [sp, #80]
  404654:	strb	wzr, [x21, #1]
  404658:	mov	x0, x21
  40465c:	bl	403cbc <ferror@plt+0x1cbc>
  404660:	mov	w1, w25
  404664:	adrp	x0, 408000 <ferror@plt+0x6000>
  404668:	add	x0, x0, #0xef0
  40466c:	bl	401e90 <strchr@plt>
  404670:	cbz	x0, 4046a4 <ferror@plt+0x26a4>
  404674:	mov	w0, #0x200                 	// #512
  404678:	str	w0, [x20, #16]
  40467c:	b	404550 <ferror@plt+0x2550>
  404680:	sub	w1, w0, #0x4
  404684:	tst	w1, #0xfffffffb
  404688:	b.eq	40469c <ferror@plt+0x269c>  // b.none
  40468c:	stp	x27, x28, [sp, #80]
  404690:	strb	wzr, [x21, #1]
  404694:	mov	x0, x21
  404698:	bl	403cbc <ferror@plt+0x1cbc>
  40469c:	str	w0, [x20, #20]
  4046a0:	b	4045a4 <ferror@plt+0x25a4>
  4046a4:	mov	w1, w25
  4046a8:	adrp	x0, 408000 <ferror@plt+0x6000>
  4046ac:	add	x0, x0, #0xec0
  4046b0:	bl	401e90 <strchr@plt>
  4046b4:	cbz	x0, 4046f8 <ferror@plt+0x26f8>
  4046b8:	mov	w0, #0x10                  	// #16
  4046bc:	str	w0, [x20, #16]
  4046c0:	ldr	w0, [x22, #40]
  4046c4:	sub	w1, w0, #0x4
  4046c8:	tst	w1, #0xfffffffb
  4046cc:	b.eq	4046e0 <ferror@plt+0x26e0>  // b.none
  4046d0:	cbnz	w0, 4046e8 <ferror@plt+0x26e8>
  4046d4:	mov	w0, #0x8                   	// #8
  4046d8:	str	w0, [x20, #20]
  4046dc:	b	4045a4 <ferror@plt+0x25a4>
  4046e0:	str	w0, [x20, #20]
  4046e4:	b	4045a4 <ferror@plt+0x25a4>
  4046e8:	stp	x27, x28, [sp, #80]
  4046ec:	strb	wzr, [x21, #1]
  4046f0:	mov	x0, x21
  4046f4:	bl	403cbc <ferror@plt+0x1cbc>
  4046f8:	cmp	w25, #0x73
  4046fc:	b.eq	404768 <ferror@plt+0x2768>  // b.none
  404700:	cmp	w25, #0x5f
  404704:	b.ne	40485c <ferror@plt+0x285c>  // b.any
  404708:	ldrsb	w0, [x21, #1]
  40470c:	cmp	w0, #0x63
  404710:	b.eq	404804 <ferror@plt+0x2804>  // b.none
  404714:	cmp	w0, #0x63
  404718:	b.gt	4047c0 <ferror@plt+0x27c0>
  40471c:	cmp	w0, #0x41
  404720:	b.eq	4047dc <ferror@plt+0x27dc>  // b.none
  404724:	cmp	w0, #0x61
  404728:	b.ne	40484c <ferror@plt+0x284c>  // b.any
  40472c:	mov	w0, #0x1                   	// #1
  404730:	str	w0, [x20, #16]
  404734:	add	x19, x21, #0x3
  404738:	ldrsb	w23, [x21, #2]
  40473c:	mov	w1, w23
  404740:	adrp	x0, 408000 <ferror@plt+0x6000>
  404744:	add	x0, x0, #0xf28
  404748:	bl	401e90 <strchr@plt>
  40474c:	cbz	x0, 4047f4 <ferror@plt+0x27f4>
  404750:	mov	w0, #0x6c                  	// #108
  404754:	strb	w0, [sp, #200]
  404758:	strb	w0, [sp, #201]
  40475c:	strb	w23, [sp, #202]
  404760:	strb	wzr, [sp, #203]
  404764:	b	4045a4 <ferror@plt+0x25a4>
  404768:	mov	w0, #0x80                  	// #128
  40476c:	str	w0, [x20, #16]
  404770:	cmp	w23, #0x1
  404774:	b.eq	4047a8 <ferror@plt+0x27a8>  // b.none
  404778:	cmp	w23, #0x2
  40477c:	b.eq	4047b4 <ferror@plt+0x27b4>  // b.none
  404780:	cbnz	w23, 4045a4 <ferror@plt+0x25a4>
  404784:	stp	x27, x28, [sp, #80]
  404788:	mov	w2, #0x5                   	// #5
  40478c:	adrp	x1, 408000 <ferror@plt+0x6000>
  404790:	add	x1, x1, #0xef8
  404794:	mov	x0, #0x0                   	// #0
  404798:	bl	401f00 <dcgettext@plt>
  40479c:	mov	x1, x0
  4047a0:	mov	w0, #0x1                   	// #1
  4047a4:	bl	401f30 <errx@plt>
  4047a8:	ldr	w0, [x22, #40]
  4047ac:	str	w0, [x20, #20]
  4047b0:	b	4045a4 <ferror@plt+0x25a4>
  4047b4:	ldr	w0, [sp, #120]
  4047b8:	str	w0, [x20, #20]
  4047bc:	b	4045a4 <ferror@plt+0x25a4>
  4047c0:	cmp	w0, #0x70
  4047c4:	b.eq	404828 <ferror@plt+0x2828>  // b.none
  4047c8:	cmp	w0, #0x75
  4047cc:	b.ne	40484c <ferror@plt+0x284c>  // b.any
  4047d0:	mov	w0, #0x100                 	// #256
  4047d4:	str	w0, [x20, #16]
  4047d8:	b	40480c <ferror@plt+0x280c>
  4047dc:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4047e0:	str	x22, [x0, #800]
  4047e4:	ldr	w0, [x22, #32]
  4047e8:	orr	w0, w0, #0x1
  4047ec:	str	w0, [x22, #32]
  4047f0:	b	40472c <ferror@plt+0x272c>
  4047f4:	stp	x27, x28, [sp, #80]
  4047f8:	strb	wzr, [x21, #3]
  4047fc:	mov	x0, x21
  404800:	bl	403cf0 <ferror@plt+0x1cf0>
  404804:	mov	w0, #0x4                   	// #4
  404808:	str	w0, [x20, #16]
  40480c:	ldr	w0, [x22, #40]
  404810:	cmp	w0, #0x1
  404814:	b.hi	40483c <ferror@plt+0x283c>  // b.pmore
  404818:	add	x19, x21, #0x2
  40481c:	mov	w0, #0x1                   	// #1
  404820:	str	w0, [x20, #20]
  404824:	b	4045a4 <ferror@plt+0x25a4>
  404828:	mov	w0, #0x40                  	// #64
  40482c:	str	w0, [x20, #16]
  404830:	mov	w0, #0x63                  	// #99
  404834:	strb	w0, [sp, #200]
  404838:	b	40480c <ferror@plt+0x280c>
  40483c:	stp	x27, x28, [sp, #80]
  404840:	strb	wzr, [x21, #2]
  404844:	mov	x0, x21
  404848:	bl	403cbc <ferror@plt+0x1cbc>
  40484c:	stp	x27, x28, [sp, #80]
  404850:	strb	wzr, [x21, #2]
  404854:	mov	x0, x21
  404858:	bl	403cf0 <ferror@plt+0x1cf0>
  40485c:	stp	x27, x28, [sp, #80]
  404860:	strb	wzr, [x21, #1]
  404864:	mov	x0, x21
  404868:	bl	403cf0 <ferror@plt+0x1cf0>
  40486c:	bl	407a18 <ferror@plt+0x5a18>
  404870:	cbz	w0, 404d34 <ferror@plt+0x2d34>
  404874:	mov	w1, #0x5b                  	// #91
  404878:	mov	x0, x19
  40487c:	bl	401e90 <strchr@plt>
  404880:	mov	x23, x0
  404884:	mov	w1, #0x5d                  	// #93
  404888:	mov	x0, x19
  40488c:	bl	401d50 <strrchr@plt>
  404890:	mov	x1, x0
  404894:	str	x0, [sp, #128]
  404898:	add	x0, x23, #0x1
  40489c:	cmp	x1, #0x0
  4048a0:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  4048a4:	b.eq	404d28 <ferror@plt+0x2d28>  // b.none
  4048a8:	sub	x1, x1, x0
  4048ac:	bl	401e70 <strndup@plt>
  4048b0:	mov	x25, x0
  4048b4:	cbz	x0, 4048fc <ferror@plt+0x28fc>
  4048b8:	ldr	w26, [x20, #20]
  4048bc:	str	x0, [sp, #184]
  4048c0:	mov	x0, #0x10                  	// #16
  4048c4:	bl	401c50 <malloc@plt>
  4048c8:	mov	x23, x0
  4048cc:	cbz	x0, 404910 <ferror@plt+0x2910>
  4048d0:	mov	x1, #0x38                  	// #56
  4048d4:	mov	x0, #0x1                   	// #1
  4048d8:	bl	401ce0 <calloc@plt>
  4048dc:	mov	x19, x0
  4048e0:	cbnz	x0, 404928 <ferror@plt+0x2928>
  4048e4:	stp	x27, x28, [sp, #80]
  4048e8:	mov	x2, #0x38                  	// #56
  4048ec:	adrp	x1, 408000 <ferror@plt+0x6000>
  4048f0:	add	x1, x1, #0x4f8
  4048f4:	mov	w0, #0x1                   	// #1
  4048f8:	bl	401fe0 <err@plt>
  4048fc:	stp	x27, x28, [sp, #80]
  404900:	adrp	x1, 408000 <ferror@plt+0x6000>
  404904:	add	x1, x1, #0xed0
  404908:	mov	w0, #0x1                   	// #1
  40490c:	bl	401fe0 <err@plt>
  404910:	stp	x27, x28, [sp, #80]
  404914:	mov	x2, #0x10                  	// #16
  404918:	adrp	x1, 408000 <ferror@plt+0x6000>
  40491c:	add	x1, x1, #0x4f8
  404920:	mov	w0, #0x1                   	// #1
  404924:	bl	401fe0 <err@plt>
  404928:	str	x0, [x23, #8]
  40492c:	str	x23, [x0]
  404930:	str	x23, [x0, #8]
  404934:	str	x0, [x23]
  404938:	mov	x0, x25
  40493c:	adrp	x1, 408000 <ferror@plt+0x6000>
  404940:	add	x1, x1, #0xf38
  404944:	str	x1, [sp, #160]
  404948:	b	404c2c <ferror@plt+0x2c2c>
  40494c:	mov	w1, #0x1                   	// #1
  404950:	str	w1, [x19, #48]
  404954:	add	x0, x0, #0x1
  404958:	str	x0, [sp, #184]
  40495c:	b	404c40 <ferror@plt+0x2c40>
  404960:	adrp	x1, 408000 <ferror@plt+0x6000>
  404964:	add	x1, x1, #0xed0
  404968:	mov	w0, #0x1                   	// #1
  40496c:	bl	401fe0 <err@plt>
  404970:	mov	x23, x28
  404974:	ldp	x27, x28, [sp, #80]
  404978:	ldr	x0, [sp, #128]
  40497c:	add	x19, x0, #0x1
  404980:	str	x23, [x20, #32]
  404984:	b	4045bc <ferror@plt+0x25bc>
  404988:	add	x27, x28, #0x1
  40498c:	str	x27, [sp, #184]
  404990:	ldrsb	w0, [x28, #1]
  404994:	cmp	w0, #0x30
  404998:	b.eq	404a1c <ferror@plt+0x2a1c>  // b.none
  40499c:	mov	w0, #0xffffffff            	// #-1
  4049a0:	str	w0, [x19, #36]
  4049a4:	ldr	x1, [sp, #160]
  4049a8:	mov	x0, x27
  4049ac:	bl	401f40 <strcspn@plt>
  4049b0:	mov	x28, x0
  4049b4:	ldrsb	w0, [x27, x0]
  4049b8:	str	w0, [sp, #144]
  4049bc:	strb	wzr, [x27, x28]
  4049c0:	ldr	x27, [sp, #184]
  4049c4:	mov	w1, #0x40                  	// #64
  4049c8:	mov	x0, x27
  4049cc:	bl	401d50 <strrchr@plt>
  4049d0:	cbz	x0, 404aa4 <ferror@plt+0x2aa4>
  4049d4:	ldrsb	w1, [x0, #1]
  4049d8:	cmp	w1, #0x0
  4049dc:	cset	x1, ne  // ne = any
  4049e0:	sub	x0, x0, x1
  4049e4:	sub	x0, x0, x27
  4049e8:	add	x1, x0, #0x1
  4049ec:	mov	x0, x27
  4049f0:	bl	401e70 <strndup@plt>
  4049f4:	cbz	x0, 404a94 <ferror@plt+0x2a94>
  4049f8:	str	x0, [x19, #40]
  4049fc:	ldrb	w0, [sp, #144]
  404a00:	strb	w0, [x27, x28]
  404a04:	ldr	x0, [x19, #40]
  404a08:	bl	401b10 <strlen@plt>
  404a0c:	ldr	x1, [sp, #184]
  404a10:	add	x1, x1, x0
  404a14:	str	x1, [sp, #184]
  404a18:	b	404ca4 <ferror@plt+0x2ca4>
  404a1c:	bl	401f80 <__errno_location@plt>
  404a20:	str	x0, [sp, #144]
  404a24:	str	wzr, [x0]
  404a28:	str	xzr, [sp, #192]
  404a2c:	ldrsb	w0, [x28, #2]
  404a30:	and	w0, w0, #0xffffffdf
  404a34:	cmp	w0, #0x58
  404a38:	b.ne	404a74 <ferror@plt+0x2a74>  // b.any
  404a3c:	mov	w2, #0x10                  	// #16
  404a40:	ldr	x1, [sp, #136]
  404a44:	add	x0, x28, #0x3
  404a48:	bl	401b00 <strtoul@plt>
  404a4c:	str	w0, [x19, #36]
  404a50:	ldr	x0, [sp, #144]
  404a54:	ldr	w0, [x0]
  404a58:	cbnz	w0, 404a8c <ferror@plt+0x2a8c>
  404a5c:	ldr	x0, [sp, #192]
  404a60:	ldr	x1, [sp, #184]
  404a64:	cmp	x0, x1
  404a68:	b.eq	404a8c <ferror@plt+0x2a8c>  // b.none
  404a6c:	str	x0, [sp, #184]
  404a70:	b	404ca4 <ferror@plt+0x2ca4>
  404a74:	mov	w2, #0x8                   	// #8
  404a78:	ldr	x1, [sp, #136]
  404a7c:	mov	x0, x27
  404a80:	bl	401b00 <strtoul@plt>
  404a84:	str	w0, [x19, #36]
  404a88:	b	404a50 <ferror@plt+0x2a50>
  404a8c:	mov	x0, x25
  404a90:	bl	403c88 <ferror@plt+0x1c88>
  404a94:	adrp	x1, 408000 <ferror@plt+0x6000>
  404a98:	add	x1, x1, #0xed0
  404a9c:	mov	w0, #0x1                   	// #1
  404aa0:	bl	401fe0 <err@plt>
  404aa4:	mov	x1, x28
  404aa8:	mov	x0, x27
  404aac:	bl	401e70 <strndup@plt>
  404ab0:	cbz	x0, 404abc <ferror@plt+0x2abc>
  404ab4:	str	x0, [x19, #40]
  404ab8:	b	4049fc <ferror@plt+0x29fc>
  404abc:	adrp	x1, 408000 <ferror@plt+0x6000>
  404ac0:	add	x1, x1, #0xed0
  404ac4:	mov	w0, #0x1                   	// #1
  404ac8:	bl	401fe0 <err@plt>
  404acc:	bl	401f80 <__errno_location@plt>
  404ad0:	mov	x27, x0
  404ad4:	str	wzr, [x0]
  404ad8:	add	x0, x28, #0x1
  404adc:	str	x0, [sp, #184]
  404ae0:	mov	w2, #0xa                   	// #10
  404ae4:	add	x1, sp, #0xb8
  404ae8:	bl	401b00 <strtoul@plt>
  404aec:	str	x0, [x19, #24]
  404af0:	ldr	w0, [x27]
  404af4:	cbnz	w0, 404b28 <ferror@plt+0x2b28>
  404af8:	ldr	x1, [sp, #184]
  404afc:	ldrsb	w0, [x1]
  404b00:	cmp	w0, #0x2d
  404b04:	b.eq	404b30 <ferror@plt+0x2b30>  // b.none
  404b08:	ldr	x0, [x19, #40]
  404b0c:	cbz	x0, 404ce4 <ferror@plt+0x2ce4>
  404b10:	bl	401b10 <strlen@plt>
  404b14:	ldr	w1, [x19, #32]
  404b18:	cmp	w1, w0
  404b1c:	b.ne	404c00 <ferror@plt+0x2c00>  // b.any
  404b20:	ldr	x1, [sp, #184]
  404b24:	b	404ce4 <ferror@plt+0x2ce4>
  404b28:	mov	x0, x25
  404b2c:	bl	403c88 <ferror@plt+0x1c88>
  404b30:	add	x0, x1, #0x1
  404b34:	str	x0, [sp, #184]
  404b38:	str	wzr, [x27]
  404b3c:	mov	w2, #0xa                   	// #10
  404b40:	add	x1, sp, #0xb8
  404b44:	bl	401b00 <strtoul@plt>
  404b48:	ldr	x1, [x19, #24]
  404b4c:	sub	w0, w0, w1
  404b50:	add	w0, w0, #0x1
  404b54:	str	w0, [x19, #32]
  404b58:	ldr	w1, [x27]
  404b5c:	cbnz	w1, 404b98 <ferror@plt+0x2b98>
  404b60:	tbnz	w0, #31, 404ba0 <ferror@plt+0x2ba0>
  404b64:	mov	x28, #0x38                  	// #56
  404b68:	sxtw	x27, w26
  404b6c:	cmp	w26, w0
  404b70:	b.ge	404cc4 <ferror@plt+0x2cc4>  // b.tcont
  404b74:	mov	x1, x28
  404b78:	mov	x0, #0x1                   	// #1
  404b7c:	bl	401ce0 <calloc@plt>
  404b80:	cbnz	x0, 404bac <ferror@plt+0x2bac>
  404b84:	mov	x2, #0x38                  	// #56
  404b88:	adrp	x1, 408000 <ferror@plt+0x6000>
  404b8c:	add	x1, x1, #0x4f8
  404b90:	mov	w0, #0x1                   	// #1
  404b94:	bl	401fe0 <err@plt>
  404b98:	mov	x0, x25
  404b9c:	bl	403c88 <ferror@plt+0x1c88>
  404ba0:	adrp	x0, 408000 <ferror@plt+0x6000>
  404ba4:	add	x0, x0, #0xf40
  404ba8:	bl	403cbc <ferror@plt+0x1cbc>
  404bac:	ldp	x4, x5, [x19, #16]
  404bb0:	stp	x4, x5, [x0, #16]
  404bb4:	ldp	x4, x5, [x19, #32]
  404bb8:	stp	x4, x5, [x0, #32]
  404bbc:	ldr	x2, [x19, #48]
  404bc0:	str	x2, [x0, #48]
  404bc4:	str	w26, [x0, #32]
  404bc8:	ldr	x1, [x23, #8]
  404bcc:	str	x0, [x23, #8]
  404bd0:	str	x23, [x0]
  404bd4:	str	x1, [x0, #8]
  404bd8:	str	x0, [x1]
  404bdc:	ldr	x0, [x19, #24]
  404be0:	add	x0, x0, x27
  404be4:	str	x0, [x19, #24]
  404be8:	ldr	w0, [x19, #32]
  404bec:	sub	w0, w0, w26
  404bf0:	str	w0, [x19, #32]
  404bf4:	cmp	w26, w0
  404bf8:	b.lt	404b74 <ferror@plt+0x2b74>  // b.tstop
  404bfc:	b	404cc4 <ferror@plt+0x2cc4>
  404c00:	adrp	x0, 408000 <ferror@plt+0x6000>
  404c04:	add	x0, x0, #0xf40
  404c08:	bl	403cbc <ferror@plt+0x1cbc>
  404c0c:	ldr	x0, [x23, #8]
  404c10:	str	x19, [x23, #8]
  404c14:	str	x23, [x19]
  404c18:	str	x0, [x19, #8]
  404c1c:	str	x19, [x0]
  404c20:	ldr	x0, [sp, #184]
  404c24:	cbz	x0, 404d20 <ferror@plt+0x2d20>
  404c28:	ldp	x27, x28, [sp, #80]
  404c2c:	ldrsb	w1, [x0]
  404c30:	cbz	w1, 404978 <ferror@plt+0x2978>
  404c34:	stp	x27, x28, [sp, #80]
  404c38:	cmp	w1, #0x21
  404c3c:	b.eq	40494c <ferror@plt+0x294c>  // b.none
  404c40:	ldr	x28, [sp, #184]
  404c44:	ldr	x1, [sp, #168]
  404c48:	mov	x0, x28
  404c4c:	bl	401f40 <strcspn@plt>
  404c50:	mov	x1, x0
  404c54:	mov	x0, x28
  404c58:	bl	401e70 <strndup@plt>
  404c5c:	mov	x27, x0
  404c60:	cbz	x0, 404960 <ferror@plt+0x2960>
  404c64:	bl	401b10 <strlen@plt>
  404c68:	add	x28, x28, x0
  404c6c:	str	x28, [sp, #184]
  404c70:	mov	x0, x27
  404c74:	bl	404eb8 <ferror@plt+0x2eb8>
  404c78:	mov	x28, x0
  404c7c:	str	x0, [x19, #16]
  404c80:	mov	x0, x27
  404c84:	bl	401e30 <free@plt>
  404c88:	cbz	x28, 404970 <ferror@plt+0x2970>
  404c8c:	ldr	x28, [sp, #184]
  404c90:	ldrsb	w0, [x28]
  404c94:	cmp	w0, #0x3a
  404c98:	b.eq	404988 <ferror@plt+0x2988>  // b.none
  404c9c:	mov	w0, #0xffffffff            	// #-1
  404ca0:	str	w0, [x19, #36]
  404ca4:	str	w26, [x19, #32]
  404ca8:	ldr	x28, [sp, #184]
  404cac:	cbz	x28, 404cbc <ferror@plt+0x2cbc>
  404cb0:	ldrsb	w0, [x28]
  404cb4:	cmp	w0, #0x40
  404cb8:	b.eq	404acc <ferror@plt+0x2acc>  // b.none
  404cbc:	mov	x0, #0xffffffffffffffff    	// #-1
  404cc0:	str	x0, [x19, #24]
  404cc4:	ldr	x0, [x19, #40]
  404cc8:	cbz	x0, 404cdc <ferror@plt+0x2cdc>
  404ccc:	bl	401b10 <strlen@plt>
  404cd0:	ldr	w1, [x19, #32]
  404cd4:	cmp	w1, w0
  404cd8:	b.ne	404c00 <ferror@plt+0x2c00>  // b.any
  404cdc:	ldr	x1, [sp, #184]
  404ce0:	cbz	x1, 404c20 <ferror@plt+0x2c20>
  404ce4:	ldrsb	w0, [x1]
  404ce8:	cmp	w0, #0x2c
  404cec:	b.ne	404c20 <ferror@plt+0x2c20>  // b.any
  404cf0:	add	x1, x1, #0x1
  404cf4:	str	x1, [sp, #184]
  404cf8:	mov	x1, #0x38                  	// #56
  404cfc:	mov	x0, #0x1                   	// #1
  404d00:	bl	401ce0 <calloc@plt>
  404d04:	mov	x19, x0
  404d08:	cbnz	x0, 404c0c <ferror@plt+0x2c0c>
  404d0c:	mov	x2, #0x38                  	// #56
  404d10:	adrp	x1, 408000 <ferror@plt+0x6000>
  404d14:	add	x1, x1, #0x4f8
  404d18:	mov	w0, #0x1                   	// #1
  404d1c:	bl	401fe0 <err@plt>
  404d20:	ldp	x27, x28, [sp, #80]
  404d24:	b	404978 <ferror@plt+0x2978>
  404d28:	stp	x27, x28, [sp, #80]
  404d2c:	ldr	x0, [sp, #128]
  404d30:	bl	403cf0 <ferror@plt+0x1cf0>
  404d34:	mov	w1, #0x5d                  	// #93
  404d38:	mov	x0, x19
  404d3c:	bl	401d50 <strrchr@plt>
  404d40:	cbz	x0, 404d4c <ferror@plt+0x2d4c>
  404d44:	add	x19, x0, #0x1
  404d48:	b	4045bc <ferror@plt+0x25bc>
  404d4c:	stp	x27, x28, [sp, #80]
  404d50:	adrp	x0, 408000 <ferror@plt+0x6000>
  404d54:	add	x0, x0, #0xf40
  404d58:	bl	403cf0 <ferror@plt+0x1cf0>
  404d5c:	stp	x27, x28, [sp, #80]
  404d60:	mov	x2, x23
  404d64:	adrp	x1, 408000 <ferror@plt+0x6000>
  404d68:	add	x1, x1, #0x4f8
  404d6c:	mov	w0, #0x1                   	// #1
  404d70:	bl	401fe0 <err@plt>
  404d74:	stp	x27, x28, [sp, #80]
  404d78:	mov	w2, #0x5                   	// #5
  404d7c:	adrp	x1, 408000 <ferror@plt+0x6000>
  404d80:	add	x1, x1, #0xf48
  404d84:	mov	x0, #0x0                   	// #0
  404d88:	bl	401f00 <dcgettext@plt>
  404d8c:	mov	x1, x0
  404d90:	mov	w0, #0x1                   	// #1
  404d94:	bl	401f30 <errx@plt>
  404d98:	ldp	x25, x26, [sp, #64]
  404d9c:	b	4044a8 <ferror@plt+0x24a8>
  404da0:	mov	x1, x22
  404da4:	ldr	x0, [x1, #16]!
  404da8:	cmp	x1, x0
  404dac:	b.eq	4044b0 <ferror@plt+0x24b0>  // b.none
  404db0:	ldr	w2, [x22, #40]
  404db4:	ldr	w3, [x0, #20]
  404db8:	add	w2, w2, w3
  404dbc:	str	w2, [x22, #40]
  404dc0:	ldr	x0, [x0]
  404dc4:	cmp	x1, x0
  404dc8:	b.ne	404db0 <ferror@plt+0x2db0>  // b.any
  404dcc:	b	4044b0 <ferror@plt+0x24b0>
  404dd0:	ldr	x0, [sp, #112]
  404dd4:	ldrsw	x2, [x0, #32]
  404dd8:	ldr	x0, [sp, #152]
  404ddc:	ldr	x0, [x0, #16]
  404de0:	cmp	x2, x0
  404de4:	b.ge	404e34 <ferror@plt+0x2e34>  // b.tcont
  404de8:	ldr	w1, [x19, #32]
  404dec:	tbnz	w1, #1, 404e34 <ferror@plt+0x2e34>
  404df0:	ldr	w1, [x19, #40]
  404df4:	cbz	w1, 404e34 <ferror@plt+0x2e34>
  404df8:	sub	x0, x0, x2
  404dfc:	sxtw	x1, w1
  404e00:	sdiv	x0, x0, x1
  404e04:	ldr	w1, [x19, #36]
  404e08:	add	w0, w1, w0
  404e0c:	str	w0, [x19, #36]
  404e10:	b	404e34 <ferror@plt+0x2e34>
  404e14:	ldr	x19, [x19]
  404e18:	ldr	x0, [sp, #104]
  404e1c:	cmp	x19, x0
  404e20:	b.eq	404e98 <ferror@plt+0x2e98>  // b.none
  404e24:	ldr	x0, [sp, #112]
  404e28:	ldr	x0, [x0, #24]
  404e2c:	cmp	x19, x0
  404e30:	b.eq	404dd0 <ferror@plt+0x2dd0>  // b.none
  404e34:	ldr	w0, [x19, #36]
  404e38:	cmp	w0, #0x1
  404e3c:	b.le	404e14 <ferror@plt+0x2e14>
  404e40:	add	x0, x19, #0x10
  404e44:	ldr	x1, [x19, #16]
  404e48:	cmp	x0, x1
  404e4c:	b.eq	404e14 <ferror@plt+0x2e14>  // b.none
  404e50:	ldr	x21, [x19, #24]
  404e54:	cmp	x21, #0x0
  404e58:	ccmp	x0, x21, #0x4, ne  // ne = any
  404e5c:	b.eq	404e14 <ferror@plt+0x2e14>  // b.none
  404e60:	ldr	x23, [x21, #40]
  404e64:	ldrsb	w20, [x23]
  404e68:	cbz	w20, 404e14 <ferror@plt+0x2e14>
  404e6c:	bl	401e00 <__ctype_b_loc@plt>
  404e70:	ldr	x1, [x0]
  404e74:	sxtb	x20, w20
  404e78:	ldrh	w0, [x1, x20, lsl #1]
  404e7c:	tst	x0, #0x2000
  404e80:	csel	x0, x23, x22, ne  // ne = any
  404e84:	ldrsb	w20, [x23, #1]!
  404e88:	cbnz	w20, 404e74 <ferror@plt+0x2e74>
  404e8c:	cbz	x0, 404e14 <ferror@plt+0x2e14>
  404e90:	str	x0, [x21, #48]
  404e94:	b	404e14 <ferror@plt+0x2e14>
  404e98:	ldp	x19, x20, [sp, #16]
  404e9c:	ldp	x23, x24, [sp, #48]
  404ea0:	ldp	x21, x22, [sp, #32]
  404ea4:	ldp	x29, x30, [sp], #208
  404ea8:	ret
  404eac:	ldp	x19, x20, [sp, #16]
  404eb0:	ldp	x23, x24, [sp, #48]
  404eb4:	b	404ea0 <ferror@plt+0x2ea0>
  404eb8:	stp	x29, x30, [sp, #-64]!
  404ebc:	mov	x29, sp
  404ec0:	stp	x23, x24, [sp, #48]
  404ec4:	mov	x23, x0
  404ec8:	cbz	x0, 404f40 <ferror@plt+0x2f40>
  404ecc:	stp	x19, x20, [sp, #16]
  404ed0:	stp	x21, x22, [sp, #32]
  404ed4:	mov	x21, #0x15                  	// #21
  404ed8:	mov	x20, #0x0                   	// #0
  404edc:	adrp	x22, 41a000 <ferror@plt+0x18000>
  404ee0:	add	x22, x22, #0xc68
  404ee4:	b	404eec <ferror@plt+0x2eec>
  404ee8:	mov	x21, x19
  404eec:	cmp	x20, x21
  404ef0:	b.cs	404f24 <ferror@plt+0x2f24>  // b.hs, b.nlast
  404ef4:	add	x19, x20, x21
  404ef8:	lsr	x19, x19, #1
  404efc:	lsl	x1, x19, #4
  404f00:	add	x24, x22, x1
  404f04:	ldr	x1, [x22, x1]
  404f08:	mov	x0, x23
  404f0c:	bl	401de0 <strcmp@plt>
  404f10:	tbnz	w0, #31, 404ee8 <ferror@plt+0x2ee8>
  404f14:	cmp	w0, #0x0
  404f18:	b.le	404f34 <ferror@plt+0x2f34>
  404f1c:	add	x20, x19, #0x1
  404f20:	b	404eec <ferror@plt+0x2eec>
  404f24:	mov	x0, #0x0                   	// #0
  404f28:	ldp	x19, x20, [sp, #16]
  404f2c:	ldp	x21, x22, [sp, #32]
  404f30:	b	404f40 <ferror@plt+0x2f40>
  404f34:	ldr	x0, [x24, #8]
  404f38:	ldp	x19, x20, [sp, #16]
  404f3c:	ldp	x21, x22, [sp, #32]
  404f40:	ldp	x23, x24, [sp, #48]
  404f44:	ldp	x29, x30, [sp], #64
  404f48:	ret
  404f4c:	str	xzr, [x1]
  404f50:	cbnz	x0, 404f5c <ferror@plt+0x2f5c>
  404f54:	b	404fb4 <ferror@plt+0x2fb4>
  404f58:	add	x0, x0, #0x1
  404f5c:	ldrsb	w2, [x0]
  404f60:	cmp	w2, #0x2f
  404f64:	b.ne	404f74 <ferror@plt+0x2f74>  // b.any
  404f68:	ldrsb	w2, [x0, #1]
  404f6c:	cmp	w2, #0x2f
  404f70:	b.eq	404f58 <ferror@plt+0x2f58>  // b.none
  404f74:	ldrsb	w2, [x0]
  404f78:	cbz	w2, 404fb8 <ferror@plt+0x2fb8>
  404f7c:	mov	x2, #0x1                   	// #1
  404f80:	str	x2, [x1]
  404f84:	add	x3, x0, x2
  404f88:	ldrsb	w2, [x0, #1]
  404f8c:	cmp	w2, #0x2f
  404f90:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404f94:	b.eq	404fb4 <ferror@plt+0x2fb4>  // b.none
  404f98:	ldr	x2, [x1]
  404f9c:	add	x2, x2, #0x1
  404fa0:	str	x2, [x1]
  404fa4:	ldrsb	w2, [x3, #1]!
  404fa8:	cmp	w2, #0x2f
  404fac:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404fb0:	b.ne	404f98 <ferror@plt+0x2f98>  // b.any
  404fb4:	ret
  404fb8:	mov	x0, #0x0                   	// #0
  404fbc:	b	404fb4 <ferror@plt+0x2fb4>
  404fc0:	stp	x29, x30, [sp, #-80]!
  404fc4:	mov	x29, sp
  404fc8:	stp	x19, x20, [sp, #16]
  404fcc:	stp	x21, x22, [sp, #32]
  404fd0:	stp	x23, x24, [sp, #48]
  404fd4:	mov	x24, x1
  404fd8:	ldrsb	w1, [x0]
  404fdc:	cbz	w1, 40505c <ferror@plt+0x305c>
  404fe0:	str	x25, [sp, #64]
  404fe4:	mov	x19, #0x1                   	// #1
  404fe8:	mov	w21, #0x0                   	// #0
  404fec:	mov	w23, #0x0                   	// #0
  404ff0:	mov	w25, #0x1                   	// #1
  404ff4:	sub	x22, x0, #0x1
  404ff8:	b	405010 <ferror@plt+0x3010>
  404ffc:	mov	w21, w23
  405000:	mov	w20, w19
  405004:	add	x19, x19, #0x1
  405008:	ldrsb	w1, [x22, x19]
  40500c:	cbz	w1, 40503c <ferror@plt+0x303c>
  405010:	sub	w20, w19, #0x1
  405014:	cbnz	w21, 404ffc <ferror@plt+0x2ffc>
  405018:	cmp	w1, #0x5c
  40501c:	b.eq	405034 <ferror@plt+0x3034>  // b.none
  405020:	mov	x0, x24
  405024:	bl	401e90 <strchr@plt>
  405028:	cbz	x0, 405000 <ferror@plt+0x3000>
  40502c:	ldr	x25, [sp, #64]
  405030:	b	405040 <ferror@plt+0x3040>
  405034:	mov	w21, w25
  405038:	b	405000 <ferror@plt+0x3000>
  40503c:	ldr	x25, [sp, #64]
  405040:	sub	w0, w20, w21
  405044:	sxtw	x0, w0
  405048:	ldp	x19, x20, [sp, #16]
  40504c:	ldp	x21, x22, [sp, #32]
  405050:	ldp	x23, x24, [sp, #48]
  405054:	ldp	x29, x30, [sp], #80
  405058:	ret
  40505c:	mov	w20, #0x0                   	// #0
  405060:	mov	w21, #0x0                   	// #0
  405064:	b	405040 <ferror@plt+0x3040>
  405068:	stp	x29, x30, [sp, #-64]!
  40506c:	mov	x29, sp
  405070:	stp	x19, x20, [sp, #16]
  405074:	stp	x21, x22, [sp, #32]
  405078:	mov	x19, x0
  40507c:	mov	x22, x1
  405080:	mov	w21, w2
  405084:	str	xzr, [sp, #56]
  405088:	bl	401f80 <__errno_location@plt>
  40508c:	str	wzr, [x0]
  405090:	cbz	x19, 4050a0 <ferror@plt+0x30a0>
  405094:	mov	x20, x0
  405098:	ldrsb	w0, [x19]
  40509c:	cbnz	w0, 4050bc <ferror@plt+0x30bc>
  4050a0:	mov	x3, x19
  4050a4:	mov	x2, x22
  4050a8:	adrp	x1, 409000 <ferror@plt+0x7000>
  4050ac:	add	x1, x1, #0x100
  4050b0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4050b4:	ldr	w0, [x0, #688]
  4050b8:	bl	401f30 <errx@plt>
  4050bc:	mov	w3, #0x0                   	// #0
  4050c0:	mov	w2, w21
  4050c4:	add	x1, sp, #0x38
  4050c8:	mov	x0, x19
  4050cc:	bl	401cd0 <__strtoul_internal@plt>
  4050d0:	ldr	w1, [x20]
  4050d4:	cbnz	w1, 405100 <ferror@plt+0x3100>
  4050d8:	ldr	x1, [sp, #56]
  4050dc:	cmp	x1, x19
  4050e0:	b.eq	4050a0 <ferror@plt+0x30a0>  // b.none
  4050e4:	cbz	x1, 4050f0 <ferror@plt+0x30f0>
  4050e8:	ldrsb	w1, [x1]
  4050ec:	cbnz	w1, 4050a0 <ferror@plt+0x30a0>
  4050f0:	ldp	x19, x20, [sp, #16]
  4050f4:	ldp	x21, x22, [sp, #32]
  4050f8:	ldp	x29, x30, [sp], #64
  4050fc:	ret
  405100:	cmp	w1, #0x22
  405104:	b.ne	4050a0 <ferror@plt+0x30a0>  // b.any
  405108:	mov	x3, x19
  40510c:	mov	x2, x22
  405110:	adrp	x1, 409000 <ferror@plt+0x7000>
  405114:	add	x1, x1, #0x100
  405118:	adrp	x0, 41b000 <ferror@plt+0x19000>
  40511c:	ldr	w0, [x0, #688]
  405120:	bl	401fe0 <err@plt>
  405124:	stp	x29, x30, [sp, #-32]!
  405128:	mov	x29, sp
  40512c:	stp	x19, x20, [sp, #16]
  405130:	mov	x20, x0
  405134:	mov	x19, x1
  405138:	bl	405068 <ferror@plt+0x3068>
  40513c:	mov	x1, #0xffffffff            	// #4294967295
  405140:	cmp	x0, x1
  405144:	b.hi	405154 <ferror@plt+0x3154>  // b.pmore
  405148:	ldp	x19, x20, [sp, #16]
  40514c:	ldp	x29, x30, [sp], #32
  405150:	ret
  405154:	bl	401f80 <__errno_location@plt>
  405158:	mov	w1, #0x22                  	// #34
  40515c:	str	w1, [x0]
  405160:	mov	x3, x20
  405164:	mov	x2, x19
  405168:	adrp	x1, 409000 <ferror@plt+0x7000>
  40516c:	add	x1, x1, #0x100
  405170:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405174:	ldr	w0, [x0, #688]
  405178:	bl	401fe0 <err@plt>
  40517c:	stp	x29, x30, [sp, #-32]!
  405180:	mov	x29, sp
  405184:	stp	x19, x20, [sp, #16]
  405188:	mov	x20, x0
  40518c:	mov	x19, x1
  405190:	bl	405124 <ferror@plt+0x3124>
  405194:	mov	w1, #0xffff                	// #65535
  405198:	cmp	w0, w1
  40519c:	b.hi	4051ac <ferror@plt+0x31ac>  // b.pmore
  4051a0:	ldp	x19, x20, [sp, #16]
  4051a4:	ldp	x29, x30, [sp], #32
  4051a8:	ret
  4051ac:	bl	401f80 <__errno_location@plt>
  4051b0:	mov	w1, #0x22                  	// #34
  4051b4:	str	w1, [x0]
  4051b8:	mov	x3, x20
  4051bc:	mov	x2, x19
  4051c0:	adrp	x1, 409000 <ferror@plt+0x7000>
  4051c4:	add	x1, x1, #0x100
  4051c8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4051cc:	ldr	w0, [x0, #688]
  4051d0:	bl	401fe0 <err@plt>
  4051d4:	adrp	x1, 41b000 <ferror@plt+0x19000>
  4051d8:	str	w0, [x1, #688]
  4051dc:	ret
  4051e0:	stp	x29, x30, [sp, #-128]!
  4051e4:	mov	x29, sp
  4051e8:	stp	x19, x20, [sp, #16]
  4051ec:	str	xzr, [x1]
  4051f0:	cbz	x0, 405600 <ferror@plt+0x3600>
  4051f4:	stp	x21, x22, [sp, #32]
  4051f8:	mov	x19, x0
  4051fc:	mov	x21, x1
  405200:	mov	x22, x2
  405204:	ldrsb	w0, [x0]
  405208:	cbz	w0, 405608 <ferror@plt+0x3608>
  40520c:	stp	x23, x24, [sp, #48]
  405210:	bl	401e00 <__ctype_b_loc@plt>
  405214:	mov	x24, x0
  405218:	ldr	x4, [x0]
  40521c:	mov	x1, x19
  405220:	ldrsb	w2, [x1]
  405224:	and	x0, x2, #0xff
  405228:	ldrh	w3, [x4, x0, lsl #1]
  40522c:	tbz	w3, #13, 405238 <ferror@plt+0x3238>
  405230:	add	x1, x1, #0x1
  405234:	b	405220 <ferror@plt+0x3220>
  405238:	cmp	w2, #0x2d
  40523c:	b.eq	40562c <ferror@plt+0x362c>  // b.none
  405240:	stp	x25, x26, [sp, #64]
  405244:	bl	401f80 <__errno_location@plt>
  405248:	mov	x25, x0
  40524c:	str	wzr, [x0]
  405250:	str	xzr, [sp, #120]
  405254:	mov	w3, #0x0                   	// #0
  405258:	mov	w2, #0x0                   	// #0
  40525c:	add	x1, sp, #0x78
  405260:	mov	x0, x19
  405264:	bl	401cd0 <__strtoul_internal@plt>
  405268:	mov	x26, x0
  40526c:	ldr	x20, [sp, #120]
  405270:	cmp	x20, x19
  405274:	b.eq	4052b0 <ferror@plt+0x32b0>  // b.none
  405278:	ldr	w0, [x25]
  40527c:	cbz	w0, 40528c <ferror@plt+0x328c>
  405280:	sub	x1, x26, #0x1
  405284:	cmn	x1, #0x3
  405288:	b.hi	4052cc <ferror@plt+0x32cc>  // b.pmore
  40528c:	cbz	x20, 4055cc <ferror@plt+0x35cc>
  405290:	ldrsb	w0, [x20]
  405294:	cbz	w0, 4055d4 <ferror@plt+0x35d4>
  405298:	stp	x27, x28, [sp, #80]
  40529c:	mov	w19, #0x0                   	// #0
  4052a0:	mov	x27, #0x0                   	// #0
  4052a4:	add	x0, sp, #0x78
  4052a8:	str	x0, [sp, #104]
  4052ac:	b	4053b8 <ferror@plt+0x33b8>
  4052b0:	ldr	w0, [x25]
  4052b4:	mov	w20, #0xffffffea            	// #-22
  4052b8:	cbnz	w0, 4052cc <ferror@plt+0x32cc>
  4052bc:	ldp	x21, x22, [sp, #32]
  4052c0:	ldp	x23, x24, [sp, #48]
  4052c4:	ldp	x25, x26, [sp, #64]
  4052c8:	b	405610 <ferror@plt+0x3610>
  4052cc:	neg	w20, w0
  4052d0:	b	4055dc <ferror@plt+0x35dc>
  4052d4:	ldrsb	w0, [x20, #2]
  4052d8:	and	w0, w0, #0xffffffdf
  4052dc:	cmp	w0, #0x42
  4052e0:	b.ne	4053d8 <ferror@plt+0x33d8>  // b.any
  4052e4:	ldrsb	w0, [x20, #3]
  4052e8:	cbnz	w0, 4053d8 <ferror@plt+0x33d8>
  4052ec:	mov	w23, #0x400                 	// #1024
  4052f0:	b	4052fc <ferror@plt+0x32fc>
  4052f4:	cbnz	w0, 4053d8 <ferror@plt+0x33d8>
  4052f8:	mov	w23, #0x400                 	// #1024
  4052fc:	ldrsb	w20, [x20]
  405300:	mov	w1, w20
  405304:	adrp	x0, 409000 <ferror@plt+0x7000>
  405308:	add	x0, x0, #0x110
  40530c:	bl	401e90 <strchr@plt>
  405310:	cbz	x0, 4054b4 <ferror@plt+0x34b4>
  405314:	adrp	x2, 409000 <ferror@plt+0x7000>
  405318:	add	x2, x2, #0x110
  40531c:	sub	x0, x0, x2
  405320:	add	w2, w0, #0x1
  405324:	cbz	w2, 4056cc <ferror@plt+0x36cc>
  405328:	sxtw	x3, w23
  40532c:	umulh	x0, x26, x3
  405330:	cbnz	x0, 4054fc <ferror@plt+0x34fc>
  405334:	sub	w1, w2, #0x2
  405338:	mul	x26, x26, x3
  40533c:	cmn	w1, #0x1
  405340:	b.eq	4054dc <ferror@plt+0x34dc>  // b.none
  405344:	umulh	x0, x26, x3
  405348:	sub	w1, w1, #0x1
  40534c:	cbz	x0, 405338 <ferror@plt+0x3338>
  405350:	mov	w20, #0xffffffde            	// #-34
  405354:	b	4054e0 <ferror@plt+0x34e0>
  405358:	ldrsb	w0, [x20]
  40535c:	cbz	w0, 40566c <ferror@plt+0x366c>
  405360:	mov	x2, x23
  405364:	mov	x1, x20
  405368:	mov	x0, x28
  40536c:	bl	401c70 <strncmp@plt>
  405370:	cbnz	w0, 405684 <ferror@plt+0x3684>
  405374:	add	x1, x20, x23
  405378:	ldrsb	w0, [x20, x23]
  40537c:	cmp	w0, #0x30
  405380:	b.ne	405410 <ferror@plt+0x3410>  // b.any
  405384:	mov	x20, x1
  405388:	add	w2, w19, #0x1
  40538c:	sub	w19, w20, w1
  405390:	add	w19, w19, w2
  405394:	ldrsb	w0, [x20, #1]!
  405398:	cmp	w0, #0x30
  40539c:	b.eq	40538c <ferror@plt+0x338c>  // b.none
  4053a0:	sxtb	x0, w0
  4053a4:	ldr	x1, [x24]
  4053a8:	ldrh	w0, [x1, x0, lsl #1]
  4053ac:	tbnz	w0, #11, 405418 <ferror@plt+0x3418>
  4053b0:	str	x20, [sp, #120]
  4053b4:	ldr	x20, [sp, #120]
  4053b8:	ldrsb	w0, [x20, #1]
  4053bc:	cmp	w0, #0x69
  4053c0:	b.eq	4052d4 <ferror@plt+0x32d4>  // b.none
  4053c4:	and	w1, w0, #0xffffffdf
  4053c8:	cmp	w1, #0x42
  4053cc:	b.ne	4052f4 <ferror@plt+0x32f4>  // b.any
  4053d0:	ldrsb	w0, [x20, #2]
  4053d4:	cbz	w0, 4054ac <ferror@plt+0x34ac>
  4053d8:	bl	401c00 <localeconv@plt>
  4053dc:	cbz	x0, 40563c <ferror@plt+0x363c>
  4053e0:	ldr	x28, [x0]
  4053e4:	cbz	x28, 405654 <ferror@plt+0x3654>
  4053e8:	mov	x0, x28
  4053ec:	bl	401b10 <strlen@plt>
  4053f0:	mov	x23, x0
  4053f4:	cbz	x27, 405358 <ferror@plt+0x3358>
  4053f8:	mov	w20, #0xffffffea            	// #-22
  4053fc:	ldp	x21, x22, [sp, #32]
  405400:	ldp	x23, x24, [sp, #48]
  405404:	ldp	x25, x26, [sp, #64]
  405408:	ldp	x27, x28, [sp, #80]
  40540c:	b	405610 <ferror@plt+0x3610>
  405410:	mov	x20, x1
  405414:	b	4053a0 <ferror@plt+0x33a0>
  405418:	str	wzr, [x25]
  40541c:	str	xzr, [sp, #120]
  405420:	mov	w3, #0x0                   	// #0
  405424:	mov	w2, #0x0                   	// #0
  405428:	ldr	x1, [sp, #104]
  40542c:	mov	x0, x20
  405430:	bl	401cd0 <__strtoul_internal@plt>
  405434:	mov	x27, x0
  405438:	ldr	x0, [sp, #120]
  40543c:	cmp	x0, x20
  405440:	b.eq	405480 <ferror@plt+0x3480>  // b.none
  405444:	ldr	w1, [x25]
  405448:	cbz	w1, 405458 <ferror@plt+0x3458>
  40544c:	sub	x2, x27, #0x1
  405450:	cmn	x2, #0x3
  405454:	b.hi	4054a0 <ferror@plt+0x34a0>  // b.pmore
  405458:	cbz	x27, 4053b4 <ferror@plt+0x33b4>
  40545c:	cbz	x0, 40569c <ferror@plt+0x369c>
  405460:	ldrsb	w0, [x0]
  405464:	cbnz	w0, 4053b4 <ferror@plt+0x33b4>
  405468:	mov	w20, #0xffffffea            	// #-22
  40546c:	ldp	x21, x22, [sp, #32]
  405470:	ldp	x23, x24, [sp, #48]
  405474:	ldp	x25, x26, [sp, #64]
  405478:	ldp	x27, x28, [sp, #80]
  40547c:	b	405610 <ferror@plt+0x3610>
  405480:	ldr	w1, [x25]
  405484:	mov	w20, #0xffffffea            	// #-22
  405488:	cbnz	w1, 4054a0 <ferror@plt+0x34a0>
  40548c:	ldp	x21, x22, [sp, #32]
  405490:	ldp	x23, x24, [sp, #48]
  405494:	ldp	x25, x26, [sp, #64]
  405498:	ldp	x27, x28, [sp, #80]
  40549c:	b	405610 <ferror@plt+0x3610>
  4054a0:	neg	w20, w1
  4054a4:	ldp	x27, x28, [sp, #80]
  4054a8:	b	4055dc <ferror@plt+0x35dc>
  4054ac:	mov	w23, #0x3e8                 	// #1000
  4054b0:	b	4052fc <ferror@plt+0x32fc>
  4054b4:	mov	w1, w20
  4054b8:	adrp	x0, 409000 <ferror@plt+0x7000>
  4054bc:	add	x0, x0, #0x120
  4054c0:	bl	401e90 <strchr@plt>
  4054c4:	cbz	x0, 4056b4 <ferror@plt+0x36b4>
  4054c8:	adrp	x2, 409000 <ferror@plt+0x7000>
  4054cc:	add	x2, x2, #0x120
  4054d0:	sub	x0, x0, x2
  4054d4:	add	w2, w0, #0x1
  4054d8:	b	405324 <ferror@plt+0x3324>
  4054dc:	mov	w20, #0x0                   	// #0
  4054e0:	cbz	x22, 4054e8 <ferror@plt+0x34e8>
  4054e4:	str	w2, [x22]
  4054e8:	cmp	x27, #0x0
  4054ec:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4054f0:	b.ne	405504 <ferror@plt+0x3504>  // b.any
  4054f4:	ldp	x27, x28, [sp, #80]
  4054f8:	b	4055d8 <ferror@plt+0x35d8>
  4054fc:	mov	w20, #0xffffffde            	// #-34
  405500:	b	4054e0 <ferror@plt+0x34e0>
  405504:	sxtw	x23, w23
  405508:	sub	w0, w2, #0x2
  40550c:	mov	x4, #0x1                   	// #1
  405510:	mul	x4, x4, x23
  405514:	cmn	w0, #0x1
  405518:	b.eq	405528 <ferror@plt+0x3528>  // b.none
  40551c:	umulh	x1, x4, x23
  405520:	sub	w0, w0, #0x1
  405524:	cbz	x1, 405510 <ferror@plt+0x3510>
  405528:	cmp	x27, #0xa
  40552c:	b.ls	405578 <ferror@plt+0x3578>  // b.plast
  405530:	mov	x0, #0xa                   	// #10
  405534:	add	x0, x0, x0, lsl #2
  405538:	lsl	x1, x0, #1
  40553c:	mov	x0, x1
  405540:	cmp	x27, x1
  405544:	b.hi	405534 <ferror@plt+0x3534>  // b.pmore
  405548:	cmp	w19, #0x0
  40554c:	b.le	405568 <ferror@plt+0x3568>
  405550:	mov	w1, #0x0                   	// #0
  405554:	add	x0, x0, x0, lsl #2
  405558:	lsl	x0, x0, #1
  40555c:	add	w1, w1, #0x1
  405560:	cmp	w19, w1
  405564:	b.ne	405554 <ferror@plt+0x3554>  // b.any
  405568:	mov	x2, #0x1                   	// #1
  40556c:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  405570:	movk	x6, #0xcccd
  405574:	b	405588 <ferror@plt+0x3588>
  405578:	mov	x0, #0xa                   	// #10
  40557c:	b	405548 <ferror@plt+0x3548>
  405580:	cmp	x5, #0x9
  405584:	b.ls	4055c4 <ferror@plt+0x35c4>  // b.plast
  405588:	umulh	x3, x27, x6
  40558c:	lsr	x1, x3, #3
  405590:	add	x1, x1, x1, lsl #2
  405594:	sub	x1, x27, x1, lsl #1
  405598:	mov	x5, x27
  40559c:	lsr	x27, x3, #3
  4055a0:	mov	x3, x2
  4055a4:	add	x2, x2, x2, lsl #2
  4055a8:	lsl	x2, x2, #1
  4055ac:	cbz	w1, 405580 <ferror@plt+0x3580>
  4055b0:	udiv	x3, x0, x3
  4055b4:	udiv	x1, x3, x1
  4055b8:	udiv	x1, x4, x1
  4055bc:	add	x26, x26, x1
  4055c0:	b	405580 <ferror@plt+0x3580>
  4055c4:	ldp	x27, x28, [sp, #80]
  4055c8:	b	4055d8 <ferror@plt+0x35d8>
  4055cc:	mov	w20, #0x0                   	// #0
  4055d0:	b	4055d8 <ferror@plt+0x35d8>
  4055d4:	mov	w20, #0x0                   	// #0
  4055d8:	str	x26, [x21]
  4055dc:	tbnz	w20, #31, 4055f0 <ferror@plt+0x35f0>
  4055e0:	ldp	x21, x22, [sp, #32]
  4055e4:	ldp	x23, x24, [sp, #48]
  4055e8:	ldp	x25, x26, [sp, #64]
  4055ec:	b	40561c <ferror@plt+0x361c>
  4055f0:	ldp	x21, x22, [sp, #32]
  4055f4:	ldp	x23, x24, [sp, #48]
  4055f8:	ldp	x25, x26, [sp, #64]
  4055fc:	b	405610 <ferror@plt+0x3610>
  405600:	mov	w20, #0xffffffea            	// #-22
  405604:	b	405610 <ferror@plt+0x3610>
  405608:	mov	w20, #0xffffffea            	// #-22
  40560c:	ldp	x21, x22, [sp, #32]
  405610:	bl	401f80 <__errno_location@plt>
  405614:	neg	w1, w20
  405618:	str	w1, [x0]
  40561c:	mov	w0, w20
  405620:	ldp	x19, x20, [sp, #16]
  405624:	ldp	x29, x30, [sp], #128
  405628:	ret
  40562c:	mov	w20, #0xffffffea            	// #-22
  405630:	ldp	x21, x22, [sp, #32]
  405634:	ldp	x23, x24, [sp, #48]
  405638:	b	405610 <ferror@plt+0x3610>
  40563c:	mov	w20, #0xffffffea            	// #-22
  405640:	ldp	x21, x22, [sp, #32]
  405644:	ldp	x23, x24, [sp, #48]
  405648:	ldp	x25, x26, [sp, #64]
  40564c:	ldp	x27, x28, [sp, #80]
  405650:	b	405610 <ferror@plt+0x3610>
  405654:	mov	w20, #0xffffffea            	// #-22
  405658:	ldp	x21, x22, [sp, #32]
  40565c:	ldp	x23, x24, [sp, #48]
  405660:	ldp	x25, x26, [sp, #64]
  405664:	ldp	x27, x28, [sp, #80]
  405668:	b	405610 <ferror@plt+0x3610>
  40566c:	mov	w20, #0xffffffea            	// #-22
  405670:	ldp	x21, x22, [sp, #32]
  405674:	ldp	x23, x24, [sp, #48]
  405678:	ldp	x25, x26, [sp, #64]
  40567c:	ldp	x27, x28, [sp, #80]
  405680:	b	405610 <ferror@plt+0x3610>
  405684:	mov	w20, #0xffffffea            	// #-22
  405688:	ldp	x21, x22, [sp, #32]
  40568c:	ldp	x23, x24, [sp, #48]
  405690:	ldp	x25, x26, [sp, #64]
  405694:	ldp	x27, x28, [sp, #80]
  405698:	b	405610 <ferror@plt+0x3610>
  40569c:	mov	w20, #0xffffffea            	// #-22
  4056a0:	ldp	x21, x22, [sp, #32]
  4056a4:	ldp	x23, x24, [sp, #48]
  4056a8:	ldp	x25, x26, [sp, #64]
  4056ac:	ldp	x27, x28, [sp, #80]
  4056b0:	b	405610 <ferror@plt+0x3610>
  4056b4:	mov	w20, #0xffffffea            	// #-22
  4056b8:	ldp	x21, x22, [sp, #32]
  4056bc:	ldp	x23, x24, [sp, #48]
  4056c0:	ldp	x25, x26, [sp, #64]
  4056c4:	ldp	x27, x28, [sp, #80]
  4056c8:	b	405610 <ferror@plt+0x3610>
  4056cc:	mov	w20, w2
  4056d0:	cbnz	x22, 4054e4 <ferror@plt+0x34e4>
  4056d4:	ldp	x27, x28, [sp, #80]
  4056d8:	b	4055d8 <ferror@plt+0x35d8>
  4056dc:	stp	x29, x30, [sp, #-16]!
  4056e0:	mov	x29, sp
  4056e4:	mov	x2, #0x0                   	// #0
  4056e8:	bl	4051e0 <ferror@plt+0x31e0>
  4056ec:	ldp	x29, x30, [sp], #16
  4056f0:	ret
  4056f4:	stp	x29, x30, [sp, #-48]!
  4056f8:	mov	x29, sp
  4056fc:	stp	x19, x20, [sp, #16]
  405700:	stp	x21, x22, [sp, #32]
  405704:	mov	x21, x0
  405708:	mov	x22, x1
  40570c:	mov	x20, x0
  405710:	cbnz	x0, 405724 <ferror@plt+0x3724>
  405714:	cbnz	x1, 405744 <ferror@plt+0x3744>
  405718:	mov	w0, #0x0                   	// #0
  40571c:	b	405764 <ferror@plt+0x3764>
  405720:	add	x20, x20, #0x1
  405724:	ldrsb	w19, [x20]
  405728:	cbz	w19, 405740 <ferror@plt+0x3740>
  40572c:	bl	401e00 <__ctype_b_loc@plt>
  405730:	and	x19, x19, #0xff
  405734:	ldr	x2, [x0]
  405738:	ldrh	w2, [x2, x19, lsl #1]
  40573c:	tbnz	w2, #11, 405720 <ferror@plt+0x3720>
  405740:	cbz	x22, 405748 <ferror@plt+0x3748>
  405744:	str	x20, [x22]
  405748:	cmp	x20, #0x0
  40574c:	mov	w0, #0x0                   	// #0
  405750:	ccmp	x21, x20, #0x2, ne  // ne = any
  405754:	b.cs	405764 <ferror@plt+0x3764>  // b.hs, b.nlast
  405758:	ldrsb	w0, [x20]
  40575c:	cmp	w0, #0x0
  405760:	cset	w0, eq  // eq = none
  405764:	ldp	x19, x20, [sp, #16]
  405768:	ldp	x21, x22, [sp, #32]
  40576c:	ldp	x29, x30, [sp], #48
  405770:	ret
  405774:	stp	x29, x30, [sp, #-48]!
  405778:	mov	x29, sp
  40577c:	stp	x19, x20, [sp, #16]
  405780:	stp	x21, x22, [sp, #32]
  405784:	mov	x21, x0
  405788:	mov	x22, x1
  40578c:	mov	x20, x0
  405790:	cbnz	x0, 4057a4 <ferror@plt+0x37a4>
  405794:	cbnz	x1, 4057c4 <ferror@plt+0x37c4>
  405798:	mov	w0, #0x0                   	// #0
  40579c:	b	4057e4 <ferror@plt+0x37e4>
  4057a0:	add	x20, x20, #0x1
  4057a4:	ldrsb	w19, [x20]
  4057a8:	cbz	w19, 4057c0 <ferror@plt+0x37c0>
  4057ac:	bl	401e00 <__ctype_b_loc@plt>
  4057b0:	and	x19, x19, #0xff
  4057b4:	ldr	x2, [x0]
  4057b8:	ldrh	w2, [x2, x19, lsl #1]
  4057bc:	tbnz	w2, #12, 4057a0 <ferror@plt+0x37a0>
  4057c0:	cbz	x22, 4057c8 <ferror@plt+0x37c8>
  4057c4:	str	x20, [x22]
  4057c8:	cmp	x20, #0x0
  4057cc:	mov	w0, #0x0                   	// #0
  4057d0:	ccmp	x21, x20, #0x2, ne  // ne = any
  4057d4:	b.cs	4057e4 <ferror@plt+0x37e4>  // b.hs, b.nlast
  4057d8:	ldrsb	w0, [x20]
  4057dc:	cmp	w0, #0x0
  4057e0:	cset	w0, eq  // eq = none
  4057e4:	ldp	x19, x20, [sp, #16]
  4057e8:	ldp	x21, x22, [sp, #32]
  4057ec:	ldp	x29, x30, [sp], #48
  4057f0:	ret
  4057f4:	stp	x29, x30, [sp, #-128]!
  4057f8:	mov	x29, sp
  4057fc:	stp	x19, x20, [sp, #16]
  405800:	stp	x21, x22, [sp, #32]
  405804:	mov	x20, x0
  405808:	mov	x22, x1
  40580c:	str	x2, [sp, #80]
  405810:	str	x3, [sp, #88]
  405814:	str	x4, [sp, #96]
  405818:	str	x5, [sp, #104]
  40581c:	str	x6, [sp, #112]
  405820:	str	x7, [sp, #120]
  405824:	add	x0, sp, #0x80
  405828:	str	x0, [sp, #48]
  40582c:	str	x0, [sp, #56]
  405830:	add	x0, sp, #0x50
  405834:	str	x0, [sp, #64]
  405838:	mov	w0, #0xffffffd0            	// #-48
  40583c:	str	w0, [sp, #72]
  405840:	str	wzr, [sp, #76]
  405844:	add	x21, sp, #0x80
  405848:	b	4058e8 <ferror@plt+0x38e8>
  40584c:	add	w0, w3, #0x8
  405850:	str	w0, [sp, #72]
  405854:	cmp	w0, #0x0
  405858:	b.le	40586c <ferror@plt+0x386c>
  40585c:	add	x0, x2, #0xf
  405860:	and	x0, x0, #0xfffffffffffffff8
  405864:	str	x0, [sp, #48]
  405868:	b	405900 <ferror@plt+0x3900>
  40586c:	ldr	x1, [x21, w3, sxtw]
  405870:	cbz	x1, 405908 <ferror@plt+0x3908>
  405874:	cbz	w0, 4058b8 <ferror@plt+0x38b8>
  405878:	add	w3, w3, #0x10
  40587c:	str	w3, [sp, #72]
  405880:	cmp	w3, #0x0
  405884:	b.le	405898 <ferror@plt+0x3898>
  405888:	add	x0, x2, #0xf
  40588c:	and	x0, x0, #0xfffffffffffffff8
  405890:	str	x0, [sp, #48]
  405894:	b	4058c4 <ferror@plt+0x38c4>
  405898:	add	x2, x21, w0, sxtw
  40589c:	b	4058c4 <ferror@plt+0x38c4>
  4058a0:	mov	w0, #0x1                   	// #1
  4058a4:	ldp	x19, x20, [sp, #16]
  4058a8:	ldp	x21, x22, [sp, #32]
  4058ac:	ldp	x29, x30, [sp], #128
  4058b0:	ret
  4058b4:	ldr	x2, [sp, #48]
  4058b8:	add	x0, x2, #0xf
  4058bc:	and	x0, x0, #0xfffffffffffffff8
  4058c0:	str	x0, [sp, #48]
  4058c4:	ldr	x19, [x2]
  4058c8:	cbz	x19, 405908 <ferror@plt+0x3908>
  4058cc:	mov	x0, x20
  4058d0:	bl	401de0 <strcmp@plt>
  4058d4:	cbz	w0, 4058a0 <ferror@plt+0x38a0>
  4058d8:	mov	x1, x19
  4058dc:	mov	x0, x20
  4058e0:	bl	401de0 <strcmp@plt>
  4058e4:	cbz	w0, 4058a4 <ferror@plt+0x38a4>
  4058e8:	ldr	w3, [sp, #72]
  4058ec:	ldr	x2, [sp, #48]
  4058f0:	tbnz	w3, #31, 40584c <ferror@plt+0x384c>
  4058f4:	add	x0, x2, #0xf
  4058f8:	and	x0, x0, #0xfffffffffffffff8
  4058fc:	str	x0, [sp, #48]
  405900:	ldr	x1, [x2]
  405904:	cbnz	x1, 4058b4 <ferror@plt+0x38b4>
  405908:	mov	x3, x20
  40590c:	mov	x2, x22
  405910:	adrp	x1, 409000 <ferror@plt+0x7000>
  405914:	add	x1, x1, #0x100
  405918:	adrp	x0, 41b000 <ferror@plt+0x19000>
  40591c:	ldr	w0, [x0, #688]
  405920:	bl	401f30 <errx@plt>
  405924:	cbz	x1, 40595c <ferror@plt+0x395c>
  405928:	add	x3, x0, x1
  40592c:	sxtb	w2, w2
  405930:	ldrsb	w1, [x0]
  405934:	cbz	w1, 405954 <ferror@plt+0x3954>
  405938:	cmp	w2, w1
  40593c:	b.eq	405958 <ferror@plt+0x3958>  // b.none
  405940:	add	x0, x0, #0x1
  405944:	cmp	x3, x0
  405948:	b.ne	405930 <ferror@plt+0x3930>  // b.any
  40594c:	mov	x0, #0x0                   	// #0
  405950:	b	405958 <ferror@plt+0x3958>
  405954:	mov	x0, #0x0                   	// #0
  405958:	ret
  40595c:	mov	x0, #0x0                   	// #0
  405960:	b	405958 <ferror@plt+0x3958>
  405964:	stp	x29, x30, [sp, #-16]!
  405968:	mov	x29, sp
  40596c:	mov	w2, #0xa                   	// #10
  405970:	bl	40517c <ferror@plt+0x317c>
  405974:	ldp	x29, x30, [sp], #16
  405978:	ret
  40597c:	stp	x29, x30, [sp, #-16]!
  405980:	mov	x29, sp
  405984:	mov	w2, #0x10                  	// #16
  405988:	bl	40517c <ferror@plt+0x317c>
  40598c:	ldp	x29, x30, [sp], #16
  405990:	ret
  405994:	stp	x29, x30, [sp, #-16]!
  405998:	mov	x29, sp
  40599c:	mov	w2, #0xa                   	// #10
  4059a0:	bl	405124 <ferror@plt+0x3124>
  4059a4:	ldp	x29, x30, [sp], #16
  4059a8:	ret
  4059ac:	stp	x29, x30, [sp, #-16]!
  4059b0:	mov	x29, sp
  4059b4:	mov	w2, #0x10                  	// #16
  4059b8:	bl	405124 <ferror@plt+0x3124>
  4059bc:	ldp	x29, x30, [sp], #16
  4059c0:	ret
  4059c4:	stp	x29, x30, [sp, #-64]!
  4059c8:	mov	x29, sp
  4059cc:	stp	x19, x20, [sp, #16]
  4059d0:	str	x21, [sp, #32]
  4059d4:	mov	x19, x0
  4059d8:	mov	x21, x1
  4059dc:	str	xzr, [sp, #56]
  4059e0:	bl	401f80 <__errno_location@plt>
  4059e4:	str	wzr, [x0]
  4059e8:	cbz	x19, 4059f8 <ferror@plt+0x39f8>
  4059ec:	mov	x20, x0
  4059f0:	ldrsb	w0, [x19]
  4059f4:	cbnz	w0, 405a14 <ferror@plt+0x3a14>
  4059f8:	mov	x3, x19
  4059fc:	mov	x2, x21
  405a00:	adrp	x1, 409000 <ferror@plt+0x7000>
  405a04:	add	x1, x1, #0x100
  405a08:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405a0c:	ldr	w0, [x0, #688]
  405a10:	bl	401f30 <errx@plt>
  405a14:	mov	w3, #0x0                   	// #0
  405a18:	mov	w2, #0xa                   	// #10
  405a1c:	add	x1, sp, #0x38
  405a20:	mov	x0, x19
  405a24:	bl	401c60 <__strtol_internal@plt>
  405a28:	ldr	w1, [x20]
  405a2c:	cbnz	w1, 405a58 <ferror@plt+0x3a58>
  405a30:	ldr	x1, [sp, #56]
  405a34:	cmp	x1, x19
  405a38:	b.eq	4059f8 <ferror@plt+0x39f8>  // b.none
  405a3c:	cbz	x1, 405a48 <ferror@plt+0x3a48>
  405a40:	ldrsb	w1, [x1]
  405a44:	cbnz	w1, 4059f8 <ferror@plt+0x39f8>
  405a48:	ldp	x19, x20, [sp, #16]
  405a4c:	ldr	x21, [sp, #32]
  405a50:	ldp	x29, x30, [sp], #64
  405a54:	ret
  405a58:	cmp	w1, #0x22
  405a5c:	b.ne	4059f8 <ferror@plt+0x39f8>  // b.any
  405a60:	mov	x3, x19
  405a64:	mov	x2, x21
  405a68:	adrp	x1, 409000 <ferror@plt+0x7000>
  405a6c:	add	x1, x1, #0x100
  405a70:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405a74:	ldr	w0, [x0, #688]
  405a78:	bl	401fe0 <err@plt>
  405a7c:	stp	x29, x30, [sp, #-32]!
  405a80:	mov	x29, sp
  405a84:	stp	x19, x20, [sp, #16]
  405a88:	mov	x20, x0
  405a8c:	mov	x19, x1
  405a90:	bl	4059c4 <ferror@plt+0x39c4>
  405a94:	mov	x2, #0x80000000            	// #2147483648
  405a98:	add	x2, x0, x2
  405a9c:	mov	x1, #0xffffffff            	// #4294967295
  405aa0:	cmp	x2, x1
  405aa4:	b.hi	405ab4 <ferror@plt+0x3ab4>  // b.pmore
  405aa8:	ldp	x19, x20, [sp, #16]
  405aac:	ldp	x29, x30, [sp], #32
  405ab0:	ret
  405ab4:	bl	401f80 <__errno_location@plt>
  405ab8:	mov	w1, #0x22                  	// #34
  405abc:	str	w1, [x0]
  405ac0:	mov	x3, x20
  405ac4:	mov	x2, x19
  405ac8:	adrp	x1, 409000 <ferror@plt+0x7000>
  405acc:	add	x1, x1, #0x100
  405ad0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405ad4:	ldr	w0, [x0, #688]
  405ad8:	bl	401fe0 <err@plt>
  405adc:	stp	x29, x30, [sp, #-32]!
  405ae0:	mov	x29, sp
  405ae4:	stp	x19, x20, [sp, #16]
  405ae8:	mov	x20, x0
  405aec:	mov	x19, x1
  405af0:	bl	405a7c <ferror@plt+0x3a7c>
  405af4:	add	w2, w0, #0x8, lsl #12
  405af8:	mov	w1, #0xffff                	// #65535
  405afc:	cmp	w2, w1
  405b00:	b.hi	405b10 <ferror@plt+0x3b10>  // b.pmore
  405b04:	ldp	x19, x20, [sp, #16]
  405b08:	ldp	x29, x30, [sp], #32
  405b0c:	ret
  405b10:	bl	401f80 <__errno_location@plt>
  405b14:	mov	w1, #0x22                  	// #34
  405b18:	str	w1, [x0]
  405b1c:	mov	x3, x20
  405b20:	mov	x2, x19
  405b24:	adrp	x1, 409000 <ferror@plt+0x7000>
  405b28:	add	x1, x1, #0x100
  405b2c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405b30:	ldr	w0, [x0, #688]
  405b34:	bl	401fe0 <err@plt>
  405b38:	stp	x29, x30, [sp, #-16]!
  405b3c:	mov	x29, sp
  405b40:	mov	w2, #0xa                   	// #10
  405b44:	bl	405068 <ferror@plt+0x3068>
  405b48:	ldp	x29, x30, [sp], #16
  405b4c:	ret
  405b50:	stp	x29, x30, [sp, #-16]!
  405b54:	mov	x29, sp
  405b58:	mov	w2, #0x10                  	// #16
  405b5c:	bl	405068 <ferror@plt+0x3068>
  405b60:	ldp	x29, x30, [sp], #16
  405b64:	ret
  405b68:	stp	x29, x30, [sp, #-64]!
  405b6c:	mov	x29, sp
  405b70:	stp	x19, x20, [sp, #16]
  405b74:	str	x21, [sp, #32]
  405b78:	mov	x19, x0
  405b7c:	mov	x21, x1
  405b80:	str	xzr, [sp, #56]
  405b84:	bl	401f80 <__errno_location@plt>
  405b88:	str	wzr, [x0]
  405b8c:	cbz	x19, 405b9c <ferror@plt+0x3b9c>
  405b90:	mov	x20, x0
  405b94:	ldrsb	w0, [x19]
  405b98:	cbnz	w0, 405bb8 <ferror@plt+0x3bb8>
  405b9c:	mov	x3, x19
  405ba0:	mov	x2, x21
  405ba4:	adrp	x1, 409000 <ferror@plt+0x7000>
  405ba8:	add	x1, x1, #0x100
  405bac:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405bb0:	ldr	w0, [x0, #688]
  405bb4:	bl	401f30 <errx@plt>
  405bb8:	add	x1, sp, #0x38
  405bbc:	mov	x0, x19
  405bc0:	bl	401b70 <strtod@plt>
  405bc4:	ldr	w0, [x20]
  405bc8:	cbnz	w0, 405bf4 <ferror@plt+0x3bf4>
  405bcc:	ldr	x0, [sp, #56]
  405bd0:	cmp	x0, x19
  405bd4:	b.eq	405b9c <ferror@plt+0x3b9c>  // b.none
  405bd8:	cbz	x0, 405be4 <ferror@plt+0x3be4>
  405bdc:	ldrsb	w0, [x0]
  405be0:	cbnz	w0, 405b9c <ferror@plt+0x3b9c>
  405be4:	ldp	x19, x20, [sp, #16]
  405be8:	ldr	x21, [sp, #32]
  405bec:	ldp	x29, x30, [sp], #64
  405bf0:	ret
  405bf4:	cmp	w0, #0x22
  405bf8:	b.ne	405b9c <ferror@plt+0x3b9c>  // b.any
  405bfc:	mov	x3, x19
  405c00:	mov	x2, x21
  405c04:	adrp	x1, 409000 <ferror@plt+0x7000>
  405c08:	add	x1, x1, #0x100
  405c0c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405c10:	ldr	w0, [x0, #688]
  405c14:	bl	401fe0 <err@plt>
  405c18:	stp	x29, x30, [sp, #-64]!
  405c1c:	mov	x29, sp
  405c20:	stp	x19, x20, [sp, #16]
  405c24:	str	x21, [sp, #32]
  405c28:	mov	x19, x0
  405c2c:	mov	x21, x1
  405c30:	str	xzr, [sp, #56]
  405c34:	bl	401f80 <__errno_location@plt>
  405c38:	str	wzr, [x0]
  405c3c:	cbz	x19, 405c4c <ferror@plt+0x3c4c>
  405c40:	mov	x20, x0
  405c44:	ldrsb	w0, [x19]
  405c48:	cbnz	w0, 405c68 <ferror@plt+0x3c68>
  405c4c:	mov	x3, x19
  405c50:	mov	x2, x21
  405c54:	adrp	x1, 409000 <ferror@plt+0x7000>
  405c58:	add	x1, x1, #0x100
  405c5c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405c60:	ldr	w0, [x0, #688]
  405c64:	bl	401f30 <errx@plt>
  405c68:	mov	w2, #0xa                   	// #10
  405c6c:	add	x1, sp, #0x38
  405c70:	mov	x0, x19
  405c74:	bl	401e10 <strtol@plt>
  405c78:	ldr	w1, [x20]
  405c7c:	cbnz	w1, 405ca8 <ferror@plt+0x3ca8>
  405c80:	ldr	x1, [sp, #56]
  405c84:	cmp	x1, x19
  405c88:	b.eq	405c4c <ferror@plt+0x3c4c>  // b.none
  405c8c:	cbz	x1, 405c98 <ferror@plt+0x3c98>
  405c90:	ldrsb	w1, [x1]
  405c94:	cbnz	w1, 405c4c <ferror@plt+0x3c4c>
  405c98:	ldp	x19, x20, [sp, #16]
  405c9c:	ldr	x21, [sp, #32]
  405ca0:	ldp	x29, x30, [sp], #64
  405ca4:	ret
  405ca8:	cmp	w1, #0x22
  405cac:	b.ne	405c4c <ferror@plt+0x3c4c>  // b.any
  405cb0:	mov	x3, x19
  405cb4:	mov	x2, x21
  405cb8:	adrp	x1, 409000 <ferror@plt+0x7000>
  405cbc:	add	x1, x1, #0x100
  405cc0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405cc4:	ldr	w0, [x0, #688]
  405cc8:	bl	401fe0 <err@plt>
  405ccc:	stp	x29, x30, [sp, #-64]!
  405cd0:	mov	x29, sp
  405cd4:	stp	x19, x20, [sp, #16]
  405cd8:	str	x21, [sp, #32]
  405cdc:	mov	x19, x0
  405ce0:	mov	x21, x1
  405ce4:	str	xzr, [sp, #56]
  405ce8:	bl	401f80 <__errno_location@plt>
  405cec:	str	wzr, [x0]
  405cf0:	cbz	x19, 405d00 <ferror@plt+0x3d00>
  405cf4:	mov	x20, x0
  405cf8:	ldrsb	w0, [x19]
  405cfc:	cbnz	w0, 405d1c <ferror@plt+0x3d1c>
  405d00:	mov	x3, x19
  405d04:	mov	x2, x21
  405d08:	adrp	x1, 409000 <ferror@plt+0x7000>
  405d0c:	add	x1, x1, #0x100
  405d10:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405d14:	ldr	w0, [x0, #688]
  405d18:	bl	401f30 <errx@plt>
  405d1c:	mov	w2, #0xa                   	// #10
  405d20:	add	x1, sp, #0x38
  405d24:	mov	x0, x19
  405d28:	bl	401b00 <strtoul@plt>
  405d2c:	ldr	w1, [x20]
  405d30:	cbnz	w1, 405d5c <ferror@plt+0x3d5c>
  405d34:	ldr	x1, [sp, #56]
  405d38:	cmp	x1, x19
  405d3c:	b.eq	405d00 <ferror@plt+0x3d00>  // b.none
  405d40:	cbz	x1, 405d4c <ferror@plt+0x3d4c>
  405d44:	ldrsb	w1, [x1]
  405d48:	cbnz	w1, 405d00 <ferror@plt+0x3d00>
  405d4c:	ldp	x19, x20, [sp, #16]
  405d50:	ldr	x21, [sp, #32]
  405d54:	ldp	x29, x30, [sp], #64
  405d58:	ret
  405d5c:	cmp	w1, #0x22
  405d60:	b.ne	405d00 <ferror@plt+0x3d00>  // b.any
  405d64:	mov	x3, x19
  405d68:	mov	x2, x21
  405d6c:	adrp	x1, 409000 <ferror@plt+0x7000>
  405d70:	add	x1, x1, #0x100
  405d74:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405d78:	ldr	w0, [x0, #688]
  405d7c:	bl	401fe0 <err@plt>
  405d80:	stp	x29, x30, [sp, #-48]!
  405d84:	mov	x29, sp
  405d88:	stp	x19, x20, [sp, #16]
  405d8c:	mov	x20, x0
  405d90:	mov	x19, x1
  405d94:	add	x1, sp, #0x28
  405d98:	bl	4056dc <ferror@plt+0x36dc>
  405d9c:	cbz	w0, 405dc8 <ferror@plt+0x3dc8>
  405da0:	bl	401f80 <__errno_location@plt>
  405da4:	ldr	w0, [x0]
  405da8:	cbz	w0, 405dd8 <ferror@plt+0x3dd8>
  405dac:	mov	x3, x20
  405db0:	mov	x2, x19
  405db4:	adrp	x1, 409000 <ferror@plt+0x7000>
  405db8:	add	x1, x1, #0x100
  405dbc:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405dc0:	ldr	w0, [x0, #688]
  405dc4:	bl	401fe0 <err@plt>
  405dc8:	ldr	x0, [sp, #40]
  405dcc:	ldp	x19, x20, [sp, #16]
  405dd0:	ldp	x29, x30, [sp], #48
  405dd4:	ret
  405dd8:	mov	x3, x20
  405ddc:	mov	x2, x19
  405de0:	adrp	x1, 409000 <ferror@plt+0x7000>
  405de4:	add	x1, x1, #0x100
  405de8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  405dec:	ldr	w0, [x0, #688]
  405df0:	bl	401f30 <errx@plt>
  405df4:	stp	x29, x30, [sp, #-32]!
  405df8:	mov	x29, sp
  405dfc:	str	x19, [sp, #16]
  405e00:	mov	x19, x1
  405e04:	mov	x1, x2
  405e08:	bl	405b68 <ferror@plt+0x3b68>
  405e0c:	fcvtzs	d1, d0
  405e10:	str	d1, [x19]
  405e14:	scvtf	d1, d1
  405e18:	fsub	d0, d0, d1
  405e1c:	mov	x0, #0x848000000000        	// #145685290680320
  405e20:	movk	x0, #0x412e, lsl #48
  405e24:	fmov	d1, x0
  405e28:	fmul	d0, d0, d1
  405e2c:	fcvtzs	d0, d0
  405e30:	str	d0, [x19, #8]
  405e34:	ldr	x19, [sp, #16]
  405e38:	ldp	x29, x30, [sp], #32
  405e3c:	ret
  405e40:	mov	w2, w0
  405e44:	mov	x0, x1
  405e48:	and	w1, w2, #0xf000
  405e4c:	cmp	w1, #0x4, lsl #12
  405e50:	b.eq	405e98 <ferror@plt+0x3e98>  // b.none
  405e54:	cmp	w1, #0xa, lsl #12
  405e58:	b.eq	405fc4 <ferror@plt+0x3fc4>  // b.none
  405e5c:	cmp	w1, #0x2, lsl #12
  405e60:	b.eq	405fd4 <ferror@plt+0x3fd4>  // b.none
  405e64:	cmp	w1, #0x6, lsl #12
  405e68:	b.eq	405fe4 <ferror@plt+0x3fe4>  // b.none
  405e6c:	cmp	w1, #0xc, lsl #12
  405e70:	b.eq	405ff4 <ferror@plt+0x3ff4>  // b.none
  405e74:	cmp	w1, #0x1, lsl #12
  405e78:	b.eq	406004 <ferror@plt+0x4004>  // b.none
  405e7c:	mov	w3, #0x0                   	// #0
  405e80:	cmp	w1, #0x8, lsl #12
  405e84:	b.ne	405ea4 <ferror@plt+0x3ea4>  // b.any
  405e88:	mov	w1, #0x2d                  	// #45
  405e8c:	strb	w1, [x0]
  405e90:	mov	w3, #0x1                   	// #1
  405e94:	b	405ea4 <ferror@plt+0x3ea4>
  405e98:	mov	w1, #0x64                  	// #100
  405e9c:	strb	w1, [x0]
  405ea0:	mov	w3, #0x1                   	// #1
  405ea4:	tst	x2, #0x100
  405ea8:	mov	w1, #0x72                  	// #114
  405eac:	mov	w4, #0x2d                  	// #45
  405eb0:	csel	w1, w1, w4, ne  // ne = any
  405eb4:	add	w4, w3, #0x1
  405eb8:	and	x5, x3, #0xffff
  405ebc:	strb	w1, [x0, x5]
  405ec0:	tst	x2, #0x80
  405ec4:	mov	w5, #0x77                  	// #119
  405ec8:	mov	w1, #0x2d                  	// #45
  405ecc:	csel	w5, w5, w1, ne  // ne = any
  405ed0:	add	w1, w3, #0x2
  405ed4:	and	w1, w1, #0xffff
  405ed8:	and	x4, x4, #0x3
  405edc:	strb	w5, [x0, x4]
  405ee0:	tbz	w2, #11, 406014 <ferror@plt+0x4014>
  405ee4:	tst	x2, #0x40
  405ee8:	mov	w5, #0x73                  	// #115
  405eec:	mov	w4, #0x53                  	// #83
  405ef0:	csel	w5, w5, w4, ne  // ne = any
  405ef4:	add	w4, w3, #0x3
  405ef8:	and	x1, x1, #0xffff
  405efc:	strb	w5, [x0, x1]
  405f00:	tst	x2, #0x20
  405f04:	mov	w5, #0x72                  	// #114
  405f08:	mov	w1, #0x2d                  	// #45
  405f0c:	csel	w5, w5, w1, ne  // ne = any
  405f10:	add	w1, w3, #0x4
  405f14:	and	x4, x4, #0x7
  405f18:	strb	w5, [x0, x4]
  405f1c:	tst	x2, #0x10
  405f20:	mov	w5, #0x77                  	// #119
  405f24:	mov	w4, #0x2d                  	// #45
  405f28:	csel	w5, w5, w4, ne  // ne = any
  405f2c:	add	w4, w3, #0x5
  405f30:	and	w4, w4, #0xffff
  405f34:	and	x1, x1, #0xf
  405f38:	strb	w5, [x0, x1]
  405f3c:	tbz	w2, #10, 406028 <ferror@plt+0x4028>
  405f40:	tst	x2, #0x8
  405f44:	mov	w5, #0x73                  	// #115
  405f48:	mov	w1, #0x53                  	// #83
  405f4c:	csel	w5, w5, w1, ne  // ne = any
  405f50:	add	w1, w3, #0x6
  405f54:	and	x4, x4, #0xffff
  405f58:	strb	w5, [x0, x4]
  405f5c:	tst	x2, #0x4
  405f60:	mov	w5, #0x72                  	// #114
  405f64:	mov	w4, #0x2d                  	// #45
  405f68:	csel	w5, w5, w4, ne  // ne = any
  405f6c:	add	w4, w3, #0x7
  405f70:	and	x1, x1, #0xf
  405f74:	strb	w5, [x0, x1]
  405f78:	tst	x2, #0x2
  405f7c:	mov	w5, #0x77                  	// #119
  405f80:	mov	w1, #0x2d                  	// #45
  405f84:	csel	w5, w5, w1, ne  // ne = any
  405f88:	add	w1, w3, #0x8
  405f8c:	and	w1, w1, #0xffff
  405f90:	and	x4, x4, #0xf
  405f94:	strb	w5, [x0, x4]
  405f98:	tbz	w2, #9, 40603c <ferror@plt+0x403c>
  405f9c:	tst	x2, #0x1
  405fa0:	mov	w2, #0x74                  	// #116
  405fa4:	mov	w4, #0x54                  	// #84
  405fa8:	csel	w2, w2, w4, ne  // ne = any
  405fac:	and	x1, x1, #0xffff
  405fb0:	strb	w2, [x0, x1]
  405fb4:	add	w3, w3, #0x9
  405fb8:	and	x3, x3, #0xffff
  405fbc:	strb	wzr, [x0, x3]
  405fc0:	ret
  405fc4:	mov	w1, #0x6c                  	// #108
  405fc8:	strb	w1, [x0]
  405fcc:	mov	w3, #0x1                   	// #1
  405fd0:	b	405ea4 <ferror@plt+0x3ea4>
  405fd4:	mov	w1, #0x63                  	// #99
  405fd8:	strb	w1, [x0]
  405fdc:	mov	w3, #0x1                   	// #1
  405fe0:	b	405ea4 <ferror@plt+0x3ea4>
  405fe4:	mov	w1, #0x62                  	// #98
  405fe8:	strb	w1, [x0]
  405fec:	mov	w3, #0x1                   	// #1
  405ff0:	b	405ea4 <ferror@plt+0x3ea4>
  405ff4:	mov	w1, #0x73                  	// #115
  405ff8:	strb	w1, [x0]
  405ffc:	mov	w3, #0x1                   	// #1
  406000:	b	405ea4 <ferror@plt+0x3ea4>
  406004:	mov	w1, #0x70                  	// #112
  406008:	strb	w1, [x0]
  40600c:	mov	w3, #0x1                   	// #1
  406010:	b	405ea4 <ferror@plt+0x3ea4>
  406014:	tst	x2, #0x40
  406018:	mov	w5, #0x78                  	// #120
  40601c:	mov	w4, #0x2d                  	// #45
  406020:	csel	w5, w5, w4, ne  // ne = any
  406024:	b	405ef4 <ferror@plt+0x3ef4>
  406028:	tst	x2, #0x8
  40602c:	mov	w5, #0x78                  	// #120
  406030:	mov	w1, #0x2d                  	// #45
  406034:	csel	w5, w5, w1, ne  // ne = any
  406038:	b	405f50 <ferror@plt+0x3f50>
  40603c:	tst	x2, #0x1
  406040:	mov	w2, #0x78                  	// #120
  406044:	mov	w4, #0x2d                  	// #45
  406048:	csel	w2, w2, w4, ne  // ne = any
  40604c:	b	405fac <ferror@plt+0x3fac>
  406050:	stp	x29, x30, [sp, #-80]!
  406054:	mov	x29, sp
  406058:	stp	x19, x20, [sp, #16]
  40605c:	add	x5, sp, #0x28
  406060:	tbz	w0, #1, 406070 <ferror@plt+0x4070>
  406064:	mov	w2, #0x20                  	// #32
  406068:	strb	w2, [sp, #40]
  40606c:	add	x5, sp, #0x29
  406070:	cmp	x1, #0x3ff
  406074:	b.ls	406204 <ferror@plt+0x4204>  // b.plast
  406078:	mov	x2, #0xfffff               	// #1048575
  40607c:	cmp	x1, x2
  406080:	b.ls	40611c <ferror@plt+0x411c>  // b.plast
  406084:	mov	x2, #0x3fffffff            	// #1073741823
  406088:	cmp	x1, x2
  40608c:	b.ls	406124 <ferror@plt+0x4124>  // b.plast
  406090:	mov	x2, #0xffffffffff          	// #1099511627775
  406094:	cmp	x1, x2
  406098:	b.ls	40612c <ferror@plt+0x412c>  // b.plast
  40609c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  4060a0:	cmp	x1, x2
  4060a4:	b.ls	406134 <ferror@plt+0x4134>  // b.plast
  4060a8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  4060ac:	cmp	x1, x2
  4060b0:	mov	w19, #0x3c                  	// #60
  4060b4:	mov	w2, #0x46                  	// #70
  4060b8:	csel	w19, w19, w2, ls  // ls = plast
  4060bc:	sub	w4, w19, #0xa
  4060c0:	mov	w3, #0x6667                	// #26215
  4060c4:	movk	w3, #0x6666, lsl #16
  4060c8:	smull	x3, w4, w3
  4060cc:	asr	x3, x3, #34
  4060d0:	sub	w3, w3, w4, asr #31
  4060d4:	adrp	x2, 409000 <ferror@plt+0x7000>
  4060d8:	add	x2, x2, #0x138
  4060dc:	ldrsb	w3, [x2, w3, sxtw]
  4060e0:	lsr	x20, x1, x4
  4060e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4060e8:	lsl	x2, x2, x4
  4060ec:	bic	x1, x1, x2
  4060f0:	strb	w3, [x5]
  4060f4:	and	w2, w0, #0x1
  4060f8:	cmp	w3, #0x42
  4060fc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  406100:	b.eq	406218 <ferror@plt+0x4218>  // b.none
  406104:	mov	w2, #0x69                  	// #105
  406108:	strb	w2, [x5, #1]
  40610c:	add	x2, x5, #0x3
  406110:	mov	w3, #0x42                  	// #66
  406114:	strb	w3, [x5, #2]
  406118:	b	40621c <ferror@plt+0x421c>
  40611c:	mov	w19, #0x14                  	// #20
  406120:	b	4060bc <ferror@plt+0x40bc>
  406124:	mov	w19, #0x1e                  	// #30
  406128:	b	4060bc <ferror@plt+0x40bc>
  40612c:	mov	w19, #0x28                  	// #40
  406130:	b	4060bc <ferror@plt+0x40bc>
  406134:	mov	w19, #0x32                  	// #50
  406138:	b	4060bc <ferror@plt+0x40bc>
  40613c:	sub	w19, w19, #0x14
  406140:	lsr	x19, x1, x19
  406144:	add	x19, x19, #0x32
  406148:	lsr	x19, x19, #2
  40614c:	mov	x0, #0xf5c3                	// #62915
  406150:	movk	x0, #0x5c28, lsl #16
  406154:	movk	x0, #0xc28f, lsl #32
  406158:	movk	x0, #0x28f5, lsl #48
  40615c:	umulh	x19, x19, x0
  406160:	lsr	x19, x19, #2
  406164:	cmp	x19, #0xa
  406168:	b.eq	4061b8 <ferror@plt+0x41b8>  // b.none
  40616c:	cbz	x19, 4061bc <ferror@plt+0x41bc>
  406170:	bl	401c00 <localeconv@plt>
  406174:	cbz	x0, 4061ec <ferror@plt+0x41ec>
  406178:	ldr	x4, [x0]
  40617c:	cbz	x4, 4061f8 <ferror@plt+0x41f8>
  406180:	ldrsb	w1, [x4]
  406184:	adrp	x0, 409000 <ferror@plt+0x7000>
  406188:	add	x0, x0, #0x130
  40618c:	cmp	w1, #0x0
  406190:	csel	x4, x0, x4, eq  // eq = none
  406194:	add	x6, sp, #0x28
  406198:	mov	x5, x19
  40619c:	mov	w3, w20
  4061a0:	adrp	x2, 409000 <ferror@plt+0x7000>
  4061a4:	add	x2, x2, #0x140
  4061a8:	mov	x1, #0x20                  	// #32
  4061ac:	add	x0, sp, #0x30
  4061b0:	bl	401bf0 <snprintf@plt>
  4061b4:	b	4061d8 <ferror@plt+0x41d8>
  4061b8:	add	w20, w20, #0x1
  4061bc:	add	x4, sp, #0x28
  4061c0:	mov	w3, w20
  4061c4:	adrp	x2, 409000 <ferror@plt+0x7000>
  4061c8:	add	x2, x2, #0x150
  4061cc:	mov	x1, #0x20                  	// #32
  4061d0:	add	x0, sp, #0x30
  4061d4:	bl	401bf0 <snprintf@plt>
  4061d8:	add	x0, sp, #0x30
  4061dc:	bl	401d20 <strdup@plt>
  4061e0:	ldp	x19, x20, [sp, #16]
  4061e4:	ldp	x29, x30, [sp], #80
  4061e8:	ret
  4061ec:	adrp	x4, 409000 <ferror@plt+0x7000>
  4061f0:	add	x4, x4, #0x130
  4061f4:	b	406194 <ferror@plt+0x4194>
  4061f8:	adrp	x4, 409000 <ferror@plt+0x7000>
  4061fc:	add	x4, x4, #0x130
  406200:	b	406194 <ferror@plt+0x4194>
  406204:	mov	w20, w1
  406208:	mov	w1, #0x42                  	// #66
  40620c:	strb	w1, [x5]
  406210:	mov	w19, #0xa                   	// #10
  406214:	mov	x1, #0x0                   	// #0
  406218:	add	x2, x5, #0x1
  40621c:	strb	wzr, [x2]
  406220:	cbz	x1, 4061bc <ferror@plt+0x41bc>
  406224:	tbz	w0, #2, 40613c <ferror@plt+0x413c>
  406228:	sub	w19, w19, #0x14
  40622c:	lsr	x19, x1, x19
  406230:	add	x19, x19, #0x5
  406234:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406238:	movk	x0, #0xcccd
  40623c:	umulh	x19, x19, x0
  406240:	lsr	x19, x19, #3
  406244:	umulh	x0, x19, x0
  406248:	lsr	x0, x0, #3
  40624c:	add	x0, x0, x0, lsl #2
  406250:	cmp	x19, x0, lsl #1
  406254:	b.ne	40616c <ferror@plt+0x416c>  // b.any
  406258:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40625c:	movk	x0, #0xcccd
  406260:	umulh	x19, x19, x0
  406264:	lsr	x19, x19, #3
  406268:	b	40616c <ferror@plt+0x416c>
  40626c:	cbz	x0, 40634c <ferror@plt+0x434c>
  406270:	stp	x29, x30, [sp, #-64]!
  406274:	mov	x29, sp
  406278:	stp	x19, x20, [sp, #16]
  40627c:	stp	x21, x22, [sp, #32]
  406280:	stp	x23, x24, [sp, #48]
  406284:	mov	x19, x0
  406288:	mov	x24, x1
  40628c:	mov	x22, x2
  406290:	mov	x23, x3
  406294:	ldrsb	w4, [x0]
  406298:	cbz	w4, 406354 <ferror@plt+0x4354>
  40629c:	cmp	x1, #0x0
  4062a0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4062a4:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4062a8:	b.eq	40635c <ferror@plt+0x435c>  // b.none
  4062ac:	mov	x21, #0x0                   	// #0
  4062b0:	mov	x0, #0x0                   	// #0
  4062b4:	b	40630c <ferror@plt+0x430c>
  4062b8:	ldrsb	w1, [x19, #1]
  4062bc:	mov	x20, x19
  4062c0:	cbnz	w1, 4062c8 <ferror@plt+0x42c8>
  4062c4:	add	x20, x19, #0x1
  4062c8:	cmp	x0, #0x0
  4062cc:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4062d0:	b.eq	406304 <ferror@plt+0x4304>  // b.none
  4062d4:	cmp	x0, x20
  4062d8:	b.cs	40636c <ferror@plt+0x436c>  // b.hs, b.nlast
  4062dc:	sub	x1, x20, x0
  4062e0:	blr	x23
  4062e4:	cmn	w0, #0x1
  4062e8:	b.eq	406338 <ferror@plt+0x4338>  // b.none
  4062ec:	add	x1, x21, #0x1
  4062f0:	str	w0, [x24, x21, lsl #2]
  4062f4:	ldrsb	w0, [x20]
  4062f8:	cbz	w0, 406330 <ferror@plt+0x4330>
  4062fc:	mov	x21, x1
  406300:	mov	x0, #0x0                   	// #0
  406304:	ldrsb	w4, [x19, #1]!
  406308:	cbz	w4, 406334 <ferror@plt+0x4334>
  40630c:	cmp	x22, x21
  406310:	b.ls	406364 <ferror@plt+0x4364>  // b.plast
  406314:	cmp	x0, #0x0
  406318:	csel	x0, x0, x19, ne  // ne = any
  40631c:	cmp	w4, #0x2c
  406320:	b.eq	4062b8 <ferror@plt+0x42b8>  // b.none
  406324:	ldrsb	w1, [x19, #1]
  406328:	cbz	w1, 4062c4 <ferror@plt+0x42c4>
  40632c:	b	406304 <ferror@plt+0x4304>
  406330:	mov	x21, x1
  406334:	mov	w0, w21
  406338:	ldp	x19, x20, [sp, #16]
  40633c:	ldp	x21, x22, [sp, #32]
  406340:	ldp	x23, x24, [sp, #48]
  406344:	ldp	x29, x30, [sp], #64
  406348:	ret
  40634c:	mov	w0, #0xffffffff            	// #-1
  406350:	ret
  406354:	mov	w0, #0xffffffff            	// #-1
  406358:	b	406338 <ferror@plt+0x4338>
  40635c:	mov	w0, #0xffffffff            	// #-1
  406360:	b	406338 <ferror@plt+0x4338>
  406364:	mov	w0, #0xfffffffe            	// #-2
  406368:	b	406338 <ferror@plt+0x4338>
  40636c:	mov	w0, #0xffffffff            	// #-1
  406370:	b	406338 <ferror@plt+0x4338>
  406374:	cbz	x0, 4063ec <ferror@plt+0x43ec>
  406378:	stp	x29, x30, [sp, #-32]!
  40637c:	mov	x29, sp
  406380:	str	x19, [sp, #16]
  406384:	mov	x19, x3
  406388:	mov	x3, x4
  40638c:	ldrsb	w4, [x0]
  406390:	cmp	x19, #0x0
  406394:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  406398:	b.eq	4063f4 <ferror@plt+0x43f4>  // b.none
  40639c:	ldr	x5, [x19]
  4063a0:	cmp	x5, x2
  4063a4:	b.hi	4063fc <ferror@plt+0x43fc>  // b.pmore
  4063a8:	cmp	w4, #0x2b
  4063ac:	b.eq	4063e4 <ferror@plt+0x43e4>  // b.none
  4063b0:	str	xzr, [x19]
  4063b4:	ldr	x4, [x19]
  4063b8:	sub	x2, x2, x4
  4063bc:	add	x1, x1, x4, lsl #2
  4063c0:	bl	40626c <ferror@plt+0x426c>
  4063c4:	cmp	w0, #0x0
  4063c8:	b.le	4063d8 <ferror@plt+0x43d8>
  4063cc:	ldr	x1, [x19]
  4063d0:	add	x1, x1, w0, sxtw
  4063d4:	str	x1, [x19]
  4063d8:	ldr	x19, [sp, #16]
  4063dc:	ldp	x29, x30, [sp], #32
  4063e0:	ret
  4063e4:	add	x0, x0, #0x1
  4063e8:	b	4063b4 <ferror@plt+0x43b4>
  4063ec:	mov	w0, #0xffffffff            	// #-1
  4063f0:	ret
  4063f4:	mov	w0, #0xffffffff            	// #-1
  4063f8:	b	4063d8 <ferror@plt+0x43d8>
  4063fc:	mov	w0, #0xffffffff            	// #-1
  406400:	b	4063d8 <ferror@plt+0x43d8>
  406404:	cmp	x2, #0x0
  406408:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40640c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406410:	b.eq	4064ec <ferror@plt+0x44ec>  // b.none
  406414:	stp	x29, x30, [sp, #-64]!
  406418:	mov	x29, sp
  40641c:	stp	x19, x20, [sp, #16]
  406420:	stp	x21, x22, [sp, #32]
  406424:	str	x23, [sp, #48]
  406428:	mov	x19, x0
  40642c:	mov	x21, x1
  406430:	mov	x22, x2
  406434:	mov	x0, #0x0                   	// #0
  406438:	mov	w23, #0x1                   	// #1
  40643c:	b	4064b0 <ferror@plt+0x44b0>
  406440:	ldrsb	w1, [x19, #1]
  406444:	mov	x20, x19
  406448:	cbnz	w1, 406450 <ferror@plt+0x4450>
  40644c:	add	x20, x19, #0x1
  406450:	cmp	x0, #0x0
  406454:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406458:	b.eq	4064ac <ferror@plt+0x44ac>  // b.none
  40645c:	cmp	x0, x20
  406460:	b.cs	4064f4 <ferror@plt+0x44f4>  // b.hs, b.nlast
  406464:	sub	x1, x20, x0
  406468:	blr	x22
  40646c:	tbnz	w0, #31, 4064d8 <ferror@plt+0x44d8>
  406470:	add	w1, w0, #0x7
  406474:	cmp	w0, #0x0
  406478:	csel	w1, w1, w0, lt  // lt = tstop
  40647c:	asr	w1, w1, #3
  406480:	negs	w3, w0
  406484:	and	w0, w0, #0x7
  406488:	and	w3, w3, #0x7
  40648c:	csneg	w0, w0, w3, mi  // mi = first
  406490:	lsl	w3, w23, w0
  406494:	ldrb	w0, [x21, w1, sxtw]
  406498:	orr	w3, w3, w0
  40649c:	strb	w3, [x21, w1, sxtw]
  4064a0:	ldrsb	w0, [x20]
  4064a4:	cbz	w0, 4064fc <ferror@plt+0x44fc>
  4064a8:	mov	x0, #0x0                   	// #0
  4064ac:	add	x19, x19, #0x1
  4064b0:	ldrsb	w1, [x19]
  4064b4:	cbz	w1, 4064d4 <ferror@plt+0x44d4>
  4064b8:	cmp	x0, #0x0
  4064bc:	csel	x0, x0, x19, ne  // ne = any
  4064c0:	cmp	w1, #0x2c
  4064c4:	b.eq	406440 <ferror@plt+0x4440>  // b.none
  4064c8:	ldrsb	w1, [x19, #1]
  4064cc:	cbz	w1, 40644c <ferror@plt+0x444c>
  4064d0:	b	4064ac <ferror@plt+0x44ac>
  4064d4:	mov	w0, #0x0                   	// #0
  4064d8:	ldp	x19, x20, [sp, #16]
  4064dc:	ldp	x21, x22, [sp, #32]
  4064e0:	ldr	x23, [sp, #48]
  4064e4:	ldp	x29, x30, [sp], #64
  4064e8:	ret
  4064ec:	mov	w0, #0xffffffea            	// #-22
  4064f0:	ret
  4064f4:	mov	w0, #0xffffffff            	// #-1
  4064f8:	b	4064d8 <ferror@plt+0x44d8>
  4064fc:	mov	w0, #0x0                   	// #0
  406500:	b	4064d8 <ferror@plt+0x44d8>
  406504:	cmp	x2, #0x0
  406508:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40650c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406510:	b.eq	4065bc <ferror@plt+0x45bc>  // b.none
  406514:	stp	x29, x30, [sp, #-48]!
  406518:	mov	x29, sp
  40651c:	stp	x19, x20, [sp, #16]
  406520:	stp	x21, x22, [sp, #32]
  406524:	mov	x19, x0
  406528:	mov	x21, x1
  40652c:	mov	x22, x2
  406530:	mov	x0, #0x0                   	// #0
  406534:	b	406584 <ferror@plt+0x4584>
  406538:	ldrsb	w1, [x19, #1]
  40653c:	mov	x20, x19
  406540:	cbnz	w1, 406548 <ferror@plt+0x4548>
  406544:	add	x20, x19, #0x1
  406548:	cmp	x0, #0x0
  40654c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  406550:	b.eq	406580 <ferror@plt+0x4580>  // b.none
  406554:	cmp	x0, x20
  406558:	b.cs	4065c4 <ferror@plt+0x45c4>  // b.hs, b.nlast
  40655c:	sub	x1, x20, x0
  406560:	blr	x22
  406564:	tbnz	x0, #63, 4065ac <ferror@plt+0x45ac>
  406568:	ldr	x3, [x21]
  40656c:	orr	x0, x3, x0
  406570:	str	x0, [x21]
  406574:	ldrsb	w0, [x20]
  406578:	cbz	w0, 4065cc <ferror@plt+0x45cc>
  40657c:	mov	x0, #0x0                   	// #0
  406580:	add	x19, x19, #0x1
  406584:	ldrsb	w3, [x19]
  406588:	cbz	w3, 4065a8 <ferror@plt+0x45a8>
  40658c:	cmp	x0, #0x0
  406590:	csel	x0, x0, x19, ne  // ne = any
  406594:	cmp	w3, #0x2c
  406598:	b.eq	406538 <ferror@plt+0x4538>  // b.none
  40659c:	ldrsb	w1, [x19, #1]
  4065a0:	cbz	w1, 406544 <ferror@plt+0x4544>
  4065a4:	b	406580 <ferror@plt+0x4580>
  4065a8:	mov	w0, #0x0                   	// #0
  4065ac:	ldp	x19, x20, [sp, #16]
  4065b0:	ldp	x21, x22, [sp, #32]
  4065b4:	ldp	x29, x30, [sp], #48
  4065b8:	ret
  4065bc:	mov	w0, #0xffffffea            	// #-22
  4065c0:	ret
  4065c4:	mov	w0, #0xffffffff            	// #-1
  4065c8:	b	4065ac <ferror@plt+0x45ac>
  4065cc:	mov	w0, #0x0                   	// #0
  4065d0:	b	4065ac <ferror@plt+0x45ac>
  4065d4:	stp	x29, x30, [sp, #-80]!
  4065d8:	mov	x29, sp
  4065dc:	str	xzr, [sp, #72]
  4065e0:	cbz	x0, 40672c <ferror@plt+0x472c>
  4065e4:	stp	x19, x20, [sp, #16]
  4065e8:	stp	x21, x22, [sp, #32]
  4065ec:	str	x23, [sp, #48]
  4065f0:	mov	x19, x0
  4065f4:	mov	x23, x1
  4065f8:	mov	x20, x2
  4065fc:	mov	w21, w3
  406600:	str	w3, [x1]
  406604:	str	w3, [x2]
  406608:	bl	401f80 <__errno_location@plt>
  40660c:	mov	x22, x0
  406610:	str	wzr, [x0]
  406614:	ldrsb	w0, [x19]
  406618:	cmp	w0, #0x3a
  40661c:	b.eq	406678 <ferror@plt+0x4678>  // b.none
  406620:	mov	w2, #0xa                   	// #10
  406624:	add	x1, sp, #0x48
  406628:	mov	x0, x19
  40662c:	bl	401e10 <strtol@plt>
  406630:	str	w0, [x23]
  406634:	str	w0, [x20]
  406638:	ldr	w0, [x22]
  40663c:	cbnz	w0, 40675c <ferror@plt+0x475c>
  406640:	ldr	x1, [sp, #72]
  406644:	cmp	x1, #0x0
  406648:	ccmp	x1, x19, #0x4, ne  // ne = any
  40664c:	b.eq	406770 <ferror@plt+0x4770>  // b.none
  406650:	ldrsb	w2, [x1]
  406654:	cmp	w2, #0x3a
  406658:	b.eq	4066c0 <ferror@plt+0x46c0>  // b.none
  40665c:	cmp	w2, #0x2d
  406660:	b.eq	4066dc <ferror@plt+0x46dc>  // b.none
  406664:	ldp	x19, x20, [sp, #16]
  406668:	ldp	x21, x22, [sp, #32]
  40666c:	ldr	x23, [sp, #48]
  406670:	ldp	x29, x30, [sp], #80
  406674:	ret
  406678:	add	x19, x19, #0x1
  40667c:	mov	w2, #0xa                   	// #10
  406680:	add	x1, sp, #0x48
  406684:	mov	x0, x19
  406688:	bl	401e10 <strtol@plt>
  40668c:	str	w0, [x20]
  406690:	ldr	w0, [x22]
  406694:	cbnz	w0, 406734 <ferror@plt+0x4734>
  406698:	ldr	x0, [sp, #72]
  40669c:	cbz	x0, 406748 <ferror@plt+0x4748>
  4066a0:	ldrsb	w1, [x0]
  4066a4:	cmp	w1, #0x0
  4066a8:	ccmp	x0, x19, #0x4, eq  // eq = none
  4066ac:	csetm	w0, eq  // eq = none
  4066b0:	ldp	x19, x20, [sp, #16]
  4066b4:	ldp	x21, x22, [sp, #32]
  4066b8:	ldr	x23, [sp, #48]
  4066bc:	b	406670 <ferror@plt+0x4670>
  4066c0:	ldrsb	w2, [x1, #1]
  4066c4:	cbnz	w2, 4066dc <ferror@plt+0x46dc>
  4066c8:	str	w21, [x20]
  4066cc:	ldp	x19, x20, [sp, #16]
  4066d0:	ldp	x21, x22, [sp, #32]
  4066d4:	ldr	x23, [sp, #48]
  4066d8:	b	406670 <ferror@plt+0x4670>
  4066dc:	add	x19, x1, #0x1
  4066e0:	str	xzr, [sp, #72]
  4066e4:	str	wzr, [x22]
  4066e8:	mov	w2, #0xa                   	// #10
  4066ec:	add	x1, sp, #0x48
  4066f0:	mov	x0, x19
  4066f4:	bl	401e10 <strtol@plt>
  4066f8:	str	w0, [x20]
  4066fc:	ldr	w0, [x22]
  406700:	cbnz	w0, 406784 <ferror@plt+0x4784>
  406704:	ldr	x0, [sp, #72]
  406708:	cbz	x0, 406798 <ferror@plt+0x4798>
  40670c:	ldrsb	w1, [x0]
  406710:	cmp	w1, #0x0
  406714:	ccmp	x0, x19, #0x4, eq  // eq = none
  406718:	csetm	w0, eq  // eq = none
  40671c:	ldp	x19, x20, [sp, #16]
  406720:	ldp	x21, x22, [sp, #32]
  406724:	ldr	x23, [sp, #48]
  406728:	b	406670 <ferror@plt+0x4670>
  40672c:	mov	w0, #0x0                   	// #0
  406730:	b	406670 <ferror@plt+0x4670>
  406734:	mov	w0, #0xffffffff            	// #-1
  406738:	ldp	x19, x20, [sp, #16]
  40673c:	ldp	x21, x22, [sp, #32]
  406740:	ldr	x23, [sp, #48]
  406744:	b	406670 <ferror@plt+0x4670>
  406748:	mov	w0, #0xffffffff            	// #-1
  40674c:	ldp	x19, x20, [sp, #16]
  406750:	ldp	x21, x22, [sp, #32]
  406754:	ldr	x23, [sp, #48]
  406758:	b	406670 <ferror@plt+0x4670>
  40675c:	mov	w0, #0xffffffff            	// #-1
  406760:	ldp	x19, x20, [sp, #16]
  406764:	ldp	x21, x22, [sp, #32]
  406768:	ldr	x23, [sp, #48]
  40676c:	b	406670 <ferror@plt+0x4670>
  406770:	mov	w0, #0xffffffff            	// #-1
  406774:	ldp	x19, x20, [sp, #16]
  406778:	ldp	x21, x22, [sp, #32]
  40677c:	ldr	x23, [sp, #48]
  406780:	b	406670 <ferror@plt+0x4670>
  406784:	mov	w0, #0xffffffff            	// #-1
  406788:	ldp	x19, x20, [sp, #16]
  40678c:	ldp	x21, x22, [sp, #32]
  406790:	ldr	x23, [sp, #48]
  406794:	b	406670 <ferror@plt+0x4670>
  406798:	mov	w0, #0xffffffff            	// #-1
  40679c:	ldp	x19, x20, [sp, #16]
  4067a0:	ldp	x21, x22, [sp, #32]
  4067a4:	ldr	x23, [sp, #48]
  4067a8:	b	406670 <ferror@plt+0x4670>
  4067ac:	cmp	x0, #0x0
  4067b0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4067b4:	b.eq	40687c <ferror@plt+0x487c>  // b.none
  4067b8:	stp	x29, x30, [sp, #-80]!
  4067bc:	mov	x29, sp
  4067c0:	stp	x19, x20, [sp, #16]
  4067c4:	stp	x21, x22, [sp, #32]
  4067c8:	stp	x23, x24, [sp, #48]
  4067cc:	mov	x20, x1
  4067d0:	add	x24, sp, #0x40
  4067d4:	add	x23, sp, #0x48
  4067d8:	b	406808 <ferror@plt+0x4808>
  4067dc:	cmp	x19, #0x0
  4067e0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4067e4:	ccmp	x21, x22, #0x0, ne  // ne = any
  4067e8:	b.ne	406864 <ferror@plt+0x4864>  // b.any
  4067ec:	mov	x2, x21
  4067f0:	mov	x1, x20
  4067f4:	mov	x0, x19
  4067f8:	bl	401c70 <strncmp@plt>
  4067fc:	cbnz	w0, 406864 <ferror@plt+0x4864>
  406800:	add	x0, x19, x21
  406804:	add	x20, x20, x22
  406808:	mov	x1, x24
  40680c:	bl	404f4c <ferror@plt+0x2f4c>
  406810:	mov	x19, x0
  406814:	mov	x1, x23
  406818:	mov	x0, x20
  40681c:	bl	404f4c <ferror@plt+0x2f4c>
  406820:	mov	x20, x0
  406824:	ldr	x21, [sp, #64]
  406828:	ldr	x22, [sp, #72]
  40682c:	adds	x0, x21, x22
  406830:	b.eq	40685c <ferror@plt+0x485c>  // b.none
  406834:	cmp	x0, #0x1
  406838:	b.ne	4067dc <ferror@plt+0x47dc>  // b.any
  40683c:	cbz	x19, 40684c <ferror@plt+0x484c>
  406840:	ldrsb	w0, [x19]
  406844:	cmp	w0, #0x2f
  406848:	b.eq	40685c <ferror@plt+0x485c>  // b.none
  40684c:	cbz	x20, 406864 <ferror@plt+0x4864>
  406850:	ldrsb	w0, [x20]
  406854:	cmp	w0, #0x2f
  406858:	b.ne	4067dc <ferror@plt+0x47dc>  // b.any
  40685c:	mov	w0, #0x1                   	// #1
  406860:	b	406868 <ferror@plt+0x4868>
  406864:	mov	w0, #0x0                   	// #0
  406868:	ldp	x19, x20, [sp, #16]
  40686c:	ldp	x21, x22, [sp, #32]
  406870:	ldp	x23, x24, [sp, #48]
  406874:	ldp	x29, x30, [sp], #80
  406878:	ret
  40687c:	mov	w0, #0x0                   	// #0
  406880:	ret
  406884:	stp	x29, x30, [sp, #-64]!
  406888:	mov	x29, sp
  40688c:	stp	x19, x20, [sp, #16]
  406890:	mov	x19, x0
  406894:	orr	x0, x0, x1
  406898:	cbz	x0, 40691c <ferror@plt+0x491c>
  40689c:	stp	x21, x22, [sp, #32]
  4068a0:	mov	x21, x1
  4068a4:	mov	x22, x2
  4068a8:	cbz	x19, 406930 <ferror@plt+0x4930>
  4068ac:	cbz	x1, 406948 <ferror@plt+0x4948>
  4068b0:	stp	x23, x24, [sp, #48]
  4068b4:	mov	x0, x19
  4068b8:	bl	401b10 <strlen@plt>
  4068bc:	mov	x23, x0
  4068c0:	mvn	x0, x0
  4068c4:	mov	x20, #0x0                   	// #0
  4068c8:	cmp	x0, x22
  4068cc:	b.cc	40695c <ferror@plt+0x495c>  // b.lo, b.ul, b.last
  4068d0:	add	x24, x23, x22
  4068d4:	add	x0, x24, #0x1
  4068d8:	bl	401c50 <malloc@plt>
  4068dc:	mov	x20, x0
  4068e0:	cbz	x0, 406968 <ferror@plt+0x4968>
  4068e4:	mov	x2, x23
  4068e8:	mov	x1, x19
  4068ec:	bl	401ae0 <memcpy@plt>
  4068f0:	mov	x2, x22
  4068f4:	mov	x1, x21
  4068f8:	add	x0, x20, x23
  4068fc:	bl	401ae0 <memcpy@plt>
  406900:	strb	wzr, [x20, x24]
  406904:	ldp	x21, x22, [sp, #32]
  406908:	ldp	x23, x24, [sp, #48]
  40690c:	mov	x0, x20
  406910:	ldp	x19, x20, [sp, #16]
  406914:	ldp	x29, x30, [sp], #64
  406918:	ret
  40691c:	adrp	x0, 409000 <ferror@plt+0x7000>
  406920:	add	x0, x0, #0x450
  406924:	bl	401d20 <strdup@plt>
  406928:	mov	x20, x0
  40692c:	b	40690c <ferror@plt+0x490c>
  406930:	mov	x1, x2
  406934:	mov	x0, x21
  406938:	bl	401e70 <strndup@plt>
  40693c:	mov	x20, x0
  406940:	ldp	x21, x22, [sp, #32]
  406944:	b	40690c <ferror@plt+0x490c>
  406948:	mov	x0, x19
  40694c:	bl	401d20 <strdup@plt>
  406950:	mov	x20, x0
  406954:	ldp	x21, x22, [sp, #32]
  406958:	b	40690c <ferror@plt+0x490c>
  40695c:	ldp	x21, x22, [sp, #32]
  406960:	ldp	x23, x24, [sp, #48]
  406964:	b	40690c <ferror@plt+0x490c>
  406968:	ldp	x21, x22, [sp, #32]
  40696c:	ldp	x23, x24, [sp, #48]
  406970:	b	40690c <ferror@plt+0x490c>
  406974:	stp	x29, x30, [sp, #-32]!
  406978:	mov	x29, sp
  40697c:	stp	x19, x20, [sp, #16]
  406980:	mov	x20, x0
  406984:	mov	x19, x1
  406988:	mov	x2, #0x0                   	// #0
  40698c:	cbz	x1, 40699c <ferror@plt+0x499c>
  406990:	mov	x0, x1
  406994:	bl	401b10 <strlen@plt>
  406998:	mov	x2, x0
  40699c:	mov	x1, x19
  4069a0:	mov	x0, x20
  4069a4:	bl	406884 <ferror@plt+0x4884>
  4069a8:	ldp	x19, x20, [sp, #16]
  4069ac:	ldp	x29, x30, [sp], #32
  4069b0:	ret
  4069b4:	stp	x29, x30, [sp, #-288]!
  4069b8:	mov	x29, sp
  4069bc:	str	x19, [sp, #16]
  4069c0:	mov	x19, x0
  4069c4:	str	x2, [sp, #240]
  4069c8:	str	x3, [sp, #248]
  4069cc:	str	x4, [sp, #256]
  4069d0:	str	x5, [sp, #264]
  4069d4:	str	x6, [sp, #272]
  4069d8:	str	x7, [sp, #280]
  4069dc:	str	q0, [sp, #112]
  4069e0:	str	q1, [sp, #128]
  4069e4:	str	q2, [sp, #144]
  4069e8:	str	q3, [sp, #160]
  4069ec:	str	q4, [sp, #176]
  4069f0:	str	q5, [sp, #192]
  4069f4:	str	q6, [sp, #208]
  4069f8:	str	q7, [sp, #224]
  4069fc:	add	x0, sp, #0x120
  406a00:	str	x0, [sp, #80]
  406a04:	str	x0, [sp, #88]
  406a08:	add	x0, sp, #0xf0
  406a0c:	str	x0, [sp, #96]
  406a10:	mov	w0, #0xffffffd0            	// #-48
  406a14:	str	w0, [sp, #104]
  406a18:	mov	w0, #0xffffff80            	// #-128
  406a1c:	str	w0, [sp, #108]
  406a20:	ldp	x2, x3, [sp, #80]
  406a24:	stp	x2, x3, [sp, #32]
  406a28:	ldp	x2, x3, [sp, #96]
  406a2c:	stp	x2, x3, [sp, #48]
  406a30:	add	x2, sp, #0x20
  406a34:	add	x0, sp, #0x48
  406a38:	bl	401e50 <vasprintf@plt>
  406a3c:	tbnz	w0, #31, 406a6c <ferror@plt+0x4a6c>
  406a40:	sxtw	x2, w0
  406a44:	ldr	x1, [sp, #72]
  406a48:	mov	x0, x19
  406a4c:	bl	406884 <ferror@plt+0x4884>
  406a50:	mov	x19, x0
  406a54:	ldr	x0, [sp, #72]
  406a58:	bl	401e30 <free@plt>
  406a5c:	mov	x0, x19
  406a60:	ldr	x19, [sp, #16]
  406a64:	ldp	x29, x30, [sp], #288
  406a68:	ret
  406a6c:	mov	x19, #0x0                   	// #0
  406a70:	b	406a5c <ferror@plt+0x4a5c>
  406a74:	stp	x29, x30, [sp, #-80]!
  406a78:	mov	x29, sp
  406a7c:	stp	x19, x20, [sp, #16]
  406a80:	stp	x21, x22, [sp, #32]
  406a84:	mov	x19, x0
  406a88:	ldr	x21, [x0]
  406a8c:	ldrsb	w0, [x21]
  406a90:	cbz	w0, 406bc4 <ferror@plt+0x4bc4>
  406a94:	stp	x23, x24, [sp, #48]
  406a98:	mov	x24, x1
  406a9c:	mov	x22, x2
  406aa0:	mov	w23, w3
  406aa4:	mov	x1, x2
  406aa8:	mov	x0, x21
  406aac:	bl	401e80 <strspn@plt>
  406ab0:	add	x20, x21, x0
  406ab4:	ldrsb	w21, [x21, x0]
  406ab8:	cbz	w21, 406b30 <ferror@plt+0x4b30>
  406abc:	cbz	w23, 406b94 <ferror@plt+0x4b94>
  406ac0:	mov	w1, w21
  406ac4:	adrp	x0, 409000 <ferror@plt+0x7000>
  406ac8:	add	x0, x0, #0x158
  406acc:	bl	401e90 <strchr@plt>
  406ad0:	cbz	x0, 406b50 <ferror@plt+0x4b50>
  406ad4:	strb	w21, [sp, #72]
  406ad8:	strb	wzr, [sp, #73]
  406adc:	add	x23, x20, #0x1
  406ae0:	add	x1, sp, #0x48
  406ae4:	mov	x0, x23
  406ae8:	bl	404fc0 <ferror@plt+0x2fc0>
  406aec:	str	x0, [x24]
  406af0:	add	x1, x20, x0
  406af4:	ldrsb	w1, [x1, #1]
  406af8:	cmp	w1, #0x0
  406afc:	ccmp	w21, w1, #0x0, ne  // ne = any
  406b00:	b.ne	406b40 <ferror@plt+0x4b40>  // b.any
  406b04:	add	x0, x0, #0x2
  406b08:	add	x21, x20, x0
  406b0c:	ldrsb	w1, [x20, x0]
  406b10:	cbz	w1, 406b20 <ferror@plt+0x4b20>
  406b14:	mov	x0, x22
  406b18:	bl	401e90 <strchr@plt>
  406b1c:	cbz	x0, 406b40 <ferror@plt+0x4b40>
  406b20:	str	x21, [x19]
  406b24:	mov	x20, x23
  406b28:	ldp	x23, x24, [sp, #48]
  406b2c:	b	406bb0 <ferror@plt+0x4bb0>
  406b30:	str	x20, [x19]
  406b34:	mov	x20, #0x0                   	// #0
  406b38:	ldp	x23, x24, [sp, #48]
  406b3c:	b	406bb0 <ferror@plt+0x4bb0>
  406b40:	str	x20, [x19]
  406b44:	mov	x20, #0x0                   	// #0
  406b48:	ldp	x23, x24, [sp, #48]
  406b4c:	b	406bb0 <ferror@plt+0x4bb0>
  406b50:	mov	x1, x22
  406b54:	mov	x0, x20
  406b58:	bl	404fc0 <ferror@plt+0x2fc0>
  406b5c:	str	x0, [x24]
  406b60:	add	x21, x20, x0
  406b64:	ldrsb	w1, [x20, x0]
  406b68:	cbz	w1, 406b78 <ferror@plt+0x4b78>
  406b6c:	mov	x0, x22
  406b70:	bl	401e90 <strchr@plt>
  406b74:	cbz	x0, 406b84 <ferror@plt+0x4b84>
  406b78:	str	x21, [x19]
  406b7c:	ldp	x23, x24, [sp, #48]
  406b80:	b	406bb0 <ferror@plt+0x4bb0>
  406b84:	str	x20, [x19]
  406b88:	mov	x20, x0
  406b8c:	ldp	x23, x24, [sp, #48]
  406b90:	b	406bb0 <ferror@plt+0x4bb0>
  406b94:	mov	x1, x22
  406b98:	mov	x0, x20
  406b9c:	bl	401f40 <strcspn@plt>
  406ba0:	str	x0, [x24]
  406ba4:	add	x0, x20, x0
  406ba8:	str	x0, [x19]
  406bac:	ldp	x23, x24, [sp, #48]
  406bb0:	mov	x0, x20
  406bb4:	ldp	x19, x20, [sp, #16]
  406bb8:	ldp	x21, x22, [sp, #32]
  406bbc:	ldp	x29, x30, [sp], #80
  406bc0:	ret
  406bc4:	mov	x20, #0x0                   	// #0
  406bc8:	b	406bb0 <ferror@plt+0x4bb0>
  406bcc:	stp	x29, x30, [sp, #-32]!
  406bd0:	mov	x29, sp
  406bd4:	str	x19, [sp, #16]
  406bd8:	mov	x19, x0
  406bdc:	mov	x0, x19
  406be0:	bl	401cb0 <fgetc@plt>
  406be4:	cmn	w0, #0x1
  406be8:	b.eq	406bfc <ferror@plt+0x4bfc>  // b.none
  406bec:	cmp	w0, #0xa
  406bf0:	b.ne	406bdc <ferror@plt+0x4bdc>  // b.any
  406bf4:	mov	w0, #0x0                   	// #0
  406bf8:	b	406c00 <ferror@plt+0x4c00>
  406bfc:	mov	w0, #0x1                   	// #1
  406c00:	ldr	x19, [sp, #16]
  406c04:	ldp	x29, x30, [sp], #32
  406c08:	ret
  406c0c:	stp	x29, x30, [sp, #-288]!
  406c10:	mov	x29, sp
  406c14:	str	x19, [sp, #16]
  406c18:	str	x1, [sp, #232]
  406c1c:	str	x2, [sp, #240]
  406c20:	str	x3, [sp, #248]
  406c24:	str	x4, [sp, #256]
  406c28:	str	x5, [sp, #264]
  406c2c:	str	x6, [sp, #272]
  406c30:	str	x7, [sp, #280]
  406c34:	str	q0, [sp, #96]
  406c38:	str	q1, [sp, #112]
  406c3c:	str	q2, [sp, #128]
  406c40:	str	q3, [sp, #144]
  406c44:	str	q4, [sp, #160]
  406c48:	str	q5, [sp, #176]
  406c4c:	str	q6, [sp, #192]
  406c50:	str	q7, [sp, #208]
  406c54:	add	x1, sp, #0x120
  406c58:	str	x1, [sp, #64]
  406c5c:	str	x1, [sp, #72]
  406c60:	add	x1, sp, #0xe0
  406c64:	str	x1, [sp, #80]
  406c68:	mov	w1, #0xffffffc8            	// #-56
  406c6c:	str	w1, [sp, #88]
  406c70:	mov	w1, #0xffffff80            	// #-128
  406c74:	str	w1, [sp, #92]
  406c78:	ldp	x2, x3, [sp, #64]
  406c7c:	stp	x2, x3, [sp, #32]
  406c80:	ldp	x2, x3, [sp, #80]
  406c84:	stp	x2, x3, [sp, #48]
  406c88:	adrp	x19, 41a000 <ferror@plt+0x18000>
  406c8c:	ldr	x19, [x19, #4048]
  406c90:	add	x2, sp, #0x20
  406c94:	mov	x1, x0
  406c98:	ldr	x0, [x19]
  406c9c:	bl	401f50 <vfprintf@plt>
  406ca0:	ldr	x1, [x19]
  406ca4:	mov	w0, #0xa                   	// #10
  406ca8:	bl	401bc0 <fputc@plt>
  406cac:	ldr	x19, [sp, #16]
  406cb0:	ldp	x29, x30, [sp], #288
  406cb4:	ret
  406cb8:	stp	x29, x30, [sp, #-48]!
  406cbc:	mov	x29, sp
  406cc0:	stp	x19, x20, [sp, #16]
  406cc4:	adrp	x0, 41b000 <ferror@plt+0x19000>
  406cc8:	ldr	w0, [x0, #808]
  406ccc:	tbnz	w0, #3, 406d6c <ferror@plt+0x4d6c>
  406cd0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  406cd4:	ldr	x0, [x0, #848]
  406cd8:	cbz	x0, 406d20 <ferror@plt+0x4d20>
  406cdc:	stp	x21, x22, [sp, #32]
  406ce0:	mov	x19, #0x0                   	// #0
  406ce4:	adrp	x21, 41b000 <ferror@plt+0x19000>
  406ce8:	add	x21, x21, #0x328
  406cec:	lsl	x22, x19, #4
  406cf0:	ldr	x0, [x21, #32]
  406cf4:	ldr	x0, [x0, x22]
  406cf8:	bl	401e30 <free@plt>
  406cfc:	ldr	x0, [x21, #32]
  406d00:	add	x0, x0, x22
  406d04:	ldr	x0, [x0, #8]
  406d08:	bl	401e30 <free@plt>
  406d0c:	add	x19, x19, #0x1
  406d10:	ldr	x0, [x21, #40]
  406d14:	cmp	x19, x0
  406d18:	b.cc	406cec <ferror@plt+0x4cec>  // b.lo, b.ul, b.last
  406d1c:	ldp	x21, x22, [sp, #32]
  406d20:	adrp	x20, 41b000 <ferror@plt+0x19000>
  406d24:	add	x20, x20, #0x328
  406d28:	ldr	x0, [x20, #32]
  406d2c:	bl	401e30 <free@plt>
  406d30:	str	xzr, [x20, #32]
  406d34:	str	xzr, [x20, #40]
  406d38:	str	xzr, [x20, #48]
  406d3c:	ldr	x0, [x20, #24]
  406d40:	bl	401e30 <free@plt>
  406d44:	str	xzr, [x20, #24]
  406d48:	str	xzr, [x20, #8]
  406d4c:	str	xzr, [x20, #16]
  406d50:	mov	w0, #0x3                   	// #3
  406d54:	str	w0, [x20, #56]
  406d58:	str	xzr, [x20, #64]
  406d5c:	str	wzr, [x20, #72]
  406d60:	ldp	x19, x20, [sp, #16]
  406d64:	ldp	x29, x30, [sp], #48
  406d68:	ret
  406d6c:	adrp	x0, 41a000 <ferror@plt+0x18000>
  406d70:	ldr	x0, [x0, #4048]
  406d74:	ldr	x19, [x0]
  406d78:	bl	401c30 <getpid@plt>
  406d7c:	adrp	x4, 409000 <ferror@plt+0x7000>
  406d80:	add	x4, x4, #0x160
  406d84:	adrp	x3, 409000 <ferror@plt+0x7000>
  406d88:	add	x3, x3, #0x168
  406d8c:	mov	w2, w0
  406d90:	adrp	x1, 409000 <ferror@plt+0x7000>
  406d94:	add	x1, x1, #0x178
  406d98:	mov	x0, x19
  406d9c:	bl	401fc0 <fprintf@plt>
  406da0:	adrp	x0, 409000 <ferror@plt+0x7000>
  406da4:	add	x0, x0, #0x188
  406da8:	bl	406c0c <ferror@plt+0x4c0c>
  406dac:	b	406cd0 <ferror@plt+0x4cd0>
  406db0:	stp	x29, x30, [sp, #-16]!
  406db4:	mov	x29, sp
  406db8:	ldr	x1, [x1]
  406dbc:	ldr	x0, [x0]
  406dc0:	bl	401de0 <strcmp@plt>
  406dc4:	ldp	x29, x30, [sp], #16
  406dc8:	ret
  406dcc:	mov	x12, #0x1090                	// #4240
  406dd0:	sub	sp, sp, x12
  406dd4:	stp	x29, x30, [sp]
  406dd8:	mov	x29, sp
  406ddc:	stp	x19, x20, [sp, #16]
  406de0:	stp	x25, x26, [sp, #64]
  406de4:	mov	x25, x0
  406de8:	mov	x19, x1
  406dec:	str	x1, [sp, #104]
  406df0:	stp	xzr, xzr, [sp, #144]
  406df4:	mov	x2, #0xff0                 	// #4080
  406df8:	mov	w1, #0x0                   	// #0
  406dfc:	add	x0, sp, #0xa0
  406e00:	bl	401cc0 <memset@plt>
  406e04:	cmp	x19, #0x0
  406e08:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  406e0c:	b.eq	407234 <ferror@plt+0x5234>  // b.none
  406e10:	ldr	x0, [x25]
  406e14:	cbz	x0, 40723c <ferror@plt+0x523c>
  406e18:	ldrsb	w0, [x0]
  406e1c:	cbz	w0, 407244 <ferror@plt+0x5244>
  406e20:	stp	x23, x24, [sp, #48]
  406e24:	adrp	x0, 41b000 <ferror@plt+0x19000>
  406e28:	ldr	w0, [x0, #808]
  406e2c:	tbnz	w0, #2, 406f70 <ferror@plt+0x4f70>
  406e30:	ldr	x0, [sp, #104]
  406e34:	bl	401ba0 <opendir@plt>
  406e38:	mov	x24, x0
  406e3c:	cbz	x0, 406fb8 <ferror@plt+0x4fb8>
  406e40:	stp	x21, x22, [sp, #32]
  406e44:	stp	x27, x28, [sp, #80]
  406e48:	ldr	x0, [x25]
  406e4c:	bl	401b10 <strlen@plt>
  406e50:	str	x0, [sp, #120]
  406e54:	ldr	x0, [x25, #8]
  406e58:	str	xzr, [sp, #112]
  406e5c:	cbz	x0, 406e68 <ferror@plt+0x4e68>
  406e60:	bl	401b10 <strlen@plt>
  406e64:	str	x0, [sp, #112]
  406e68:	adrp	x27, 409000 <ferror@plt+0x7000>
  406e6c:	add	x27, x27, #0x198
  406e70:	add	x0, sp, #0x90
  406e74:	str	x0, [sp, #136]
  406e78:	adrp	x0, 41a000 <ferror@plt+0x18000>
  406e7c:	ldr	x0, [x0, #4048]
  406e80:	str	x0, [sp, #128]
  406e84:	mov	x0, x24
  406e88:	bl	401d00 <readdir@plt>
  406e8c:	cbz	x0, 4071c4 <ferror@plt+0x51c4>
  406e90:	ldrsb	w1, [x0, #19]
  406e94:	cmp	w1, #0x2e
  406e98:	b.eq	406e84 <ferror@plt+0x4e84>  // b.none
  406e9c:	ldrb	w2, [x0, #18]
  406ea0:	and	w3, w2, #0xfffffff7
  406ea4:	tst	w3, #0xff
  406ea8:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  406eac:	b.ne	406e84 <ferror@plt+0x4e84>  // b.any
  406eb0:	add	x19, x0, #0x13
  406eb4:	cbz	w1, 406e84 <ferror@plt+0x4e84>
  406eb8:	mov	x0, x19
  406ebc:	bl	401b10 <strlen@plt>
  406ec0:	cmp	x0, #0x1, lsl #12
  406ec4:	b.hi	406e84 <ferror@plt+0x4e84>  // b.pmore
  406ec8:	mov	w1, #0x2e                  	// #46
  406ecc:	mov	x0, x19
  406ed0:	bl	401d50 <strrchr@plt>
  406ed4:	cmp	x0, #0x0
  406ed8:	csinc	x20, x19, x0, eq  // eq = none
  406edc:	mov	x1, x27
  406ee0:	mov	x0, x20
  406ee4:	bl	401de0 <strcmp@plt>
  406ee8:	mov	w22, w0
  406eec:	cbz	w0, 406fd0 <ferror@plt+0x4fd0>
  406ef0:	adrp	x1, 409000 <ferror@plt+0x7000>
  406ef4:	add	x1, x1, #0x1a8
  406ef8:	mov	x0, x20
  406efc:	bl	401de0 <strcmp@plt>
  406f00:	cbz	w0, 406fcc <ferror@plt+0x4fcc>
  406f04:	adrp	x1, 409000 <ferror@plt+0x7000>
  406f08:	add	x1, x1, #0x1a0
  406f0c:	mov	x0, x20
  406f10:	bl	401de0 <strcmp@plt>
  406f14:	mov	w22, #0x2                   	// #2
  406f18:	cbz	w0, 406fd0 <ferror@plt+0x4fd0>
  406f1c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  406f20:	ldr	w0, [x0, #808]
  406f24:	tbz	w0, #2, 406e84 <ferror@plt+0x4e84>
  406f28:	adrp	x0, 41a000 <ferror@plt+0x18000>
  406f2c:	ldr	x0, [x0, #4048]
  406f30:	ldr	x19, [x0]
  406f34:	bl	401c30 <getpid@plt>
  406f38:	adrp	x4, 409000 <ferror@plt+0x7000>
  406f3c:	add	x4, x4, #0x1b0
  406f40:	adrp	x3, 409000 <ferror@plt+0x7000>
  406f44:	add	x3, x3, #0x168
  406f48:	mov	w2, w0
  406f4c:	adrp	x1, 409000 <ferror@plt+0x7000>
  406f50:	add	x1, x1, #0x178
  406f54:	mov	x0, x19
  406f58:	bl	401fc0 <fprintf@plt>
  406f5c:	mov	x1, x20
  406f60:	adrp	x0, 409000 <ferror@plt+0x7000>
  406f64:	add	x0, x0, #0x1d0
  406f68:	bl	406c0c <ferror@plt+0x4c0c>
  406f6c:	b	406e84 <ferror@plt+0x4e84>
  406f70:	adrp	x0, 41a000 <ferror@plt+0x18000>
  406f74:	ldr	x0, [x0, #4048]
  406f78:	ldr	x19, [x0]
  406f7c:	bl	401c30 <getpid@plt>
  406f80:	adrp	x4, 409000 <ferror@plt+0x7000>
  406f84:	add	x4, x4, #0x1b0
  406f88:	adrp	x3, 409000 <ferror@plt+0x7000>
  406f8c:	add	x3, x3, #0x168
  406f90:	mov	w2, w0
  406f94:	adrp	x1, 409000 <ferror@plt+0x7000>
  406f98:	add	x1, x1, #0x178
  406f9c:	mov	x0, x19
  406fa0:	bl	401fc0 <fprintf@plt>
  406fa4:	ldr	x1, [sp, #104]
  406fa8:	adrp	x0, 409000 <ferror@plt+0x7000>
  406fac:	add	x0, x0, #0x1b8
  406fb0:	bl	406c0c <ferror@plt+0x4c0c>
  406fb4:	b	406e30 <ferror@plt+0x4e30>
  406fb8:	bl	401f80 <__errno_location@plt>
  406fbc:	ldr	w19, [x0]
  406fc0:	neg	w19, w19
  406fc4:	ldp	x23, x24, [sp, #48]
  406fc8:	b	4071e4 <ferror@plt+0x51e4>
  406fcc:	mov	w22, #0x1                   	// #1
  406fd0:	cmp	x19, x20
  406fd4:	b.eq	4070d0 <ferror@plt+0x50d0>  // b.none
  406fd8:	mov	w1, #0x40                  	// #64
  406fdc:	mov	x0, x19
  406fe0:	bl	401e90 <strchr@plt>
  406fe4:	mov	x23, x0
  406fe8:	cbz	x0, 4070b0 <ferror@plt+0x50b0>
  406fec:	add	x21, x0, #0x1
  406ff0:	sub	x20, x20, x21
  406ff4:	sub	x20, x20, #0x1
  406ff8:	cmp	x19, x0
  406ffc:	b.eq	4070bc <ferror@plt+0x50bc>  // b.none
  407000:	mov	x23, x21
  407004:	sub	x21, x21, x19
  407008:	sub	x21, x21, #0x1
  40700c:	cbz	x23, 4070e8 <ferror@plt+0x50e8>
  407010:	str	x19, [sp, #96]
  407014:	mov	w26, #0x15                  	// #21
  407018:	add	w26, w26, #0xa
  40701c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407020:	ldr	w0, [x0, #808]
  407024:	tbnz	w0, #2, 4070f4 <ferror@plt+0x50f4>
  407028:	add	x28, x25, w22, sxtw #2
  40702c:	ldr	w0, [x28, #56]
  407030:	cmp	w0, w26
  407034:	b.gt	406e84 <ferror@plt+0x4e84>
  407038:	cbz	x21, 40705c <ferror@plt+0x505c>
  40703c:	ldr	x0, [sp, #120]
  407040:	cmp	x0, x21
  407044:	b.ne	406e84 <ferror@plt+0x4e84>  // b.any
  407048:	mov	x2, x21
  40704c:	ldr	x1, [x25]
  407050:	ldr	x0, [sp, #96]
  407054:	bl	401c70 <strncmp@plt>
  407058:	cbnz	w0, 406e84 <ferror@plt+0x4e84>
  40705c:	cbz	x20, 407084 <ferror@plt+0x5084>
  407060:	ldr	x0, [sp, #112]
  407064:	cmp	x0, #0x0
  407068:	ccmp	x20, x0, #0x0, ne  // ne = any
  40706c:	b.ne	406e84 <ferror@plt+0x4e84>  // b.any
  407070:	mov	x2, x0
  407074:	ldr	x1, [x25, #8]
  407078:	mov	x0, x23
  40707c:	bl	401c70 <strncmp@plt>
  407080:	cbnz	w0, 406e84 <ferror@plt+0x4e84>
  407084:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407088:	ldr	w0, [x0, #808]
  40708c:	tbnz	w0, #2, 407158 <ferror@plt+0x5158>
  407090:	str	w26, [x28, #56]
  407094:	cmp	w22, #0x2
  407098:	b.ne	406e84 <ferror@plt+0x4e84>  // b.any
  40709c:	mov	x2, #0x1000                	// #4096
  4070a0:	mov	x1, x19
  4070a4:	ldr	x0, [sp, #136]
  4070a8:	bl	401f20 <strncpy@plt>
  4070ac:	b	406e84 <ferror@plt+0x4e84>
  4070b0:	mov	x21, x20
  4070b4:	mov	x20, #0x0                   	// #0
  4070b8:	b	407004 <ferror@plt+0x5004>
  4070bc:	mov	x23, x21
  4070c0:	str	xzr, [sp, #96]
  4070c4:	mov	x21, #0x0                   	// #0
  4070c8:	mov	w26, #0x1                   	// #1
  4070cc:	b	407018 <ferror@plt+0x5018>
  4070d0:	str	xzr, [sp, #96]
  4070d4:	mov	x23, #0x0                   	// #0
  4070d8:	mov	x21, #0x0                   	// #0
  4070dc:	mov	x20, #0x0                   	// #0
  4070e0:	mov	w26, #0x1                   	// #1
  4070e4:	b	40701c <ferror@plt+0x501c>
  4070e8:	str	x19, [sp, #96]
  4070ec:	mov	w26, #0x15                  	// #21
  4070f0:	b	40701c <ferror@plt+0x501c>
  4070f4:	adrp	x0, 41a000 <ferror@plt+0x18000>
  4070f8:	ldr	x0, [x0, #4048]
  4070fc:	ldr	x28, [x0]
  407100:	bl	401c30 <getpid@plt>
  407104:	adrp	x4, 409000 <ferror@plt+0x7000>
  407108:	add	x4, x4, #0x1b0
  40710c:	adrp	x3, 409000 <ferror@plt+0x7000>
  407110:	add	x3, x3, #0x168
  407114:	mov	w2, w0
  407118:	adrp	x1, 409000 <ferror@plt+0x7000>
  40711c:	add	x1, x1, #0x178
  407120:	mov	x0, x28
  407124:	bl	401fc0 <fprintf@plt>
  407128:	add	x0, x25, w22, sxtw #2
  40712c:	mov	x7, x23
  407130:	mov	x6, x20
  407134:	ldr	x5, [sp, #96]
  407138:	mov	x4, x21
  40713c:	ldr	w3, [x0, #56]
  407140:	mov	w2, w26
  407144:	mov	x1, x19
  407148:	adrp	x0, 409000 <ferror@plt+0x7000>
  40714c:	add	x0, x0, #0x1e8
  407150:	bl	406c0c <ferror@plt+0x4c0c>
  407154:	b	407028 <ferror@plt+0x5028>
  407158:	ldr	x0, [sp, #128]
  40715c:	ldr	x20, [x0]
  407160:	bl	401c30 <getpid@plt>
  407164:	adrp	x4, 409000 <ferror@plt+0x7000>
  407168:	add	x4, x4, #0x1b0
  40716c:	adrp	x3, 409000 <ferror@plt+0x7000>
  407170:	add	x3, x3, #0x168
  407174:	mov	w2, w0
  407178:	adrp	x1, 409000 <ferror@plt+0x7000>
  40717c:	add	x1, x1, #0x178
  407180:	mov	x0, x20
  407184:	bl	401fc0 <fprintf@plt>
  407188:	cmp	w22, #0x2
  40718c:	b.eq	4071b8 <ferror@plt+0x51b8>  // b.none
  407190:	adrp	x1, 409000 <ferror@plt+0x7000>
  407194:	add	x1, x1, #0x1a8
  407198:	cmp	w22, #0x0
  40719c:	csel	x1, x27, x1, eq  // eq = none
  4071a0:	mov	w3, w26
  4071a4:	ldr	w2, [x28, #56]
  4071a8:	adrp	x0, 409000 <ferror@plt+0x7000>
  4071ac:	add	x0, x0, #0x228
  4071b0:	bl	406c0c <ferror@plt+0x4c0c>
  4071b4:	b	407090 <ferror@plt+0x5090>
  4071b8:	adrp	x1, 409000 <ferror@plt+0x7000>
  4071bc:	add	x1, x1, #0x1a0
  4071c0:	b	4071a0 <ferror@plt+0x51a0>
  4071c4:	ldrsb	w0, [sp, #144]
  4071c8:	mov	w19, #0x0                   	// #0
  4071cc:	cbnz	w0, 407200 <ferror@plt+0x5200>
  4071d0:	mov	x0, x24
  4071d4:	bl	401d30 <closedir@plt>
  4071d8:	ldp	x21, x22, [sp, #32]
  4071dc:	ldp	x23, x24, [sp, #48]
  4071e0:	ldp	x27, x28, [sp, #80]
  4071e4:	mov	w0, w19
  4071e8:	ldp	x19, x20, [sp, #16]
  4071ec:	ldp	x25, x26, [sp, #64]
  4071f0:	ldp	x29, x30, [sp]
  4071f4:	mov	x12, #0x1090                	// #4240
  4071f8:	add	sp, sp, x12
  4071fc:	ret
  407200:	add	x0, sp, #0x1, lsl #12
  407204:	add	x0, x0, #0x30
  407208:	strb	wzr, [x0, #95]
  40720c:	add	x3, sp, #0x90
  407210:	ldr	x2, [sp, #104]
  407214:	adrp	x1, 409000 <ferror@plt+0x7000>
  407218:	add	x1, x1, #0x248
  40721c:	add	x0, x25, #0x10
  407220:	bl	401be0 <asprintf@plt>
  407224:	cmp	w0, #0x0
  407228:	mov	w19, #0xfffffff4            	// #-12
  40722c:	csel	w19, w19, wzr, le
  407230:	b	4071d0 <ferror@plt+0x51d0>
  407234:	mov	w19, #0xffffffea            	// #-22
  407238:	b	4071e4 <ferror@plt+0x51e4>
  40723c:	mov	w19, #0xffffffea            	// #-22
  407240:	b	4071e4 <ferror@plt+0x51e4>
  407244:	mov	w19, #0xffffffea            	// #-22
  407248:	b	4071e4 <ferror@plt+0x51e4>
  40724c:	mov	x12, #0x1020                	// #4128
  407250:	sub	sp, sp, x12
  407254:	stp	x29, x30, [sp]
  407258:	mov	x29, sp
  40725c:	str	x19, [sp, #16]
  407260:	mov	x19, x0
  407264:	adrp	x0, 409000 <ferror@plt+0x7000>
  407268:	add	x0, x0, #0x250
  40726c:	bl	401f90 <getenv@plt>
  407270:	str	x0, [x19, #8]
  407274:	adrp	x0, 409000 <ferror@plt+0x7000>
  407278:	add	x0, x0, #0x258
  40727c:	bl	401f90 <getenv@plt>
  407280:	cbz	x0, 4072e4 <ferror@plt+0x52e4>
  407284:	mov	x3, x0
  407288:	adrp	x2, 409000 <ferror@plt+0x7000>
  40728c:	add	x2, x2, #0x268
  407290:	mov	x1, #0x1000                	// #4096
  407294:	add	x0, sp, #0x20
  407298:	bl	401bf0 <snprintf@plt>
  40729c:	add	x1, sp, #0x20
  4072a0:	mov	x0, x19
  4072a4:	bl	406dcc <ferror@plt+0x4dcc>
  4072a8:	cmn	w0, #0x2
  4072ac:	ccmn	w0, #0xd, #0x4, cc  // cc = lo, ul, last
  4072b0:	b.ne	4072c4 <ferror@plt+0x52c4>  // b.any
  4072b4:	adrp	x1, 409000 <ferror@plt+0x7000>
  4072b8:	add	x1, x1, #0x2a8
  4072bc:	mov	x0, x19
  4072c0:	bl	406dcc <ferror@plt+0x4dcc>
  4072c4:	ldrb	w1, [x19, #52]
  4072c8:	orr	w1, w1, #0x8
  4072cc:	strb	w1, [x19, #52]
  4072d0:	ldr	x19, [sp, #16]
  4072d4:	ldp	x29, x30, [sp]
  4072d8:	mov	x12, #0x1020                	// #4128
  4072dc:	add	sp, sp, x12
  4072e0:	ret
  4072e4:	adrp	x0, 409000 <ferror@plt+0x7000>
  4072e8:	add	x0, x0, #0x280
  4072ec:	bl	401f90 <getenv@plt>
  4072f0:	mov	x3, x0
  4072f4:	cbz	x0, 4072b4 <ferror@plt+0x52b4>
  4072f8:	adrp	x2, 409000 <ferror@plt+0x7000>
  4072fc:	add	x2, x2, #0x288
  407300:	mov	x1, #0x1000                	// #4096
  407304:	add	x0, sp, #0x20
  407308:	bl	401bf0 <snprintf@plt>
  40730c:	b	40729c <ferror@plt+0x529c>
  407310:	stp	x29, x30, [sp, #-64]!
  407314:	mov	x29, sp
  407318:	stp	x19, x20, [sp, #16]
  40731c:	add	x2, sp, #0x3c
  407320:	mov	w1, #0x1                   	// #1
  407324:	mov	x0, #0x0                   	// #0
  407328:	bl	401b50 <setupterm@plt>
  40732c:	cbnz	w0, 40733c <ferror@plt+0x533c>
  407330:	ldr	w19, [sp, #60]
  407334:	cmp	w19, #0x1
  407338:	b.eq	40735c <ferror@plt+0x535c>  // b.none
  40733c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407340:	ldr	w0, [x0, #808]
  407344:	and	w19, w0, #0x4
  407348:	tbnz	w0, #2, 4073d0 <ferror@plt+0x53d0>
  40734c:	mov	w0, w19
  407350:	ldp	x19, x20, [sp, #16]
  407354:	ldp	x29, x30, [sp], #64
  407358:	ret
  40735c:	adrp	x0, 409000 <ferror@plt+0x7000>
  407360:	add	x0, x0, #0x2c0
  407364:	bl	401fa0 <tigetnum@plt>
  407368:	mov	w20, w0
  40736c:	cmp	w0, #0x1
  407370:	b.le	40733c <ferror@plt+0x533c>
  407374:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407378:	ldr	w0, [x0, #808]
  40737c:	tbz	w0, #2, 40734c <ferror@plt+0x534c>
  407380:	str	x21, [sp, #32]
  407384:	adrp	x0, 41a000 <ferror@plt+0x18000>
  407388:	ldr	x0, [x0, #4048]
  40738c:	ldr	x21, [x0]
  407390:	bl	401c30 <getpid@plt>
  407394:	adrp	x4, 409000 <ferror@plt+0x7000>
  407398:	add	x4, x4, #0x1b0
  40739c:	adrp	x3, 409000 <ferror@plt+0x7000>
  4073a0:	add	x3, x3, #0x168
  4073a4:	mov	w2, w0
  4073a8:	adrp	x1, 409000 <ferror@plt+0x7000>
  4073ac:	add	x1, x1, #0x178
  4073b0:	mov	x0, x21
  4073b4:	bl	401fc0 <fprintf@plt>
  4073b8:	mov	w1, w20
  4073bc:	adrp	x0, 409000 <ferror@plt+0x7000>
  4073c0:	add	x0, x0, #0x2c8
  4073c4:	bl	406c0c <ferror@plt+0x4c0c>
  4073c8:	ldr	x21, [sp, #32]
  4073cc:	b	40734c <ferror@plt+0x534c>
  4073d0:	adrp	x0, 41a000 <ferror@plt+0x18000>
  4073d4:	ldr	x0, [x0, #4048]
  4073d8:	ldr	x19, [x0]
  4073dc:	bl	401c30 <getpid@plt>
  4073e0:	adrp	x4, 409000 <ferror@plt+0x7000>
  4073e4:	add	x4, x4, #0x1b0
  4073e8:	adrp	x3, 409000 <ferror@plt+0x7000>
  4073ec:	add	x3, x3, #0x168
  4073f0:	mov	w2, w0
  4073f4:	adrp	x1, 409000 <ferror@plt+0x7000>
  4073f8:	add	x1, x1, #0x178
  4073fc:	mov	x0, x19
  407400:	bl	401fc0 <fprintf@plt>
  407404:	adrp	x0, 409000 <ferror@plt+0x7000>
  407408:	add	x0, x0, #0x2f0
  40740c:	bl	406c0c <ferror@plt+0x4c0c>
  407410:	mov	w19, #0x0                   	// #0
  407414:	b	40734c <ferror@plt+0x534c>
  407418:	mov	x12, #0x2180                	// #8576
  40741c:	sub	sp, sp, x12
  407420:	stp	x29, x30, [sp]
  407424:	mov	x29, sp
  407428:	stp	x19, x20, [sp, #16]
  40742c:	stp	x23, x24, [sp, #48]
  407430:	mov	x23, x0
  407434:	ldrb	w0, [x0, #52]
  407438:	tbz	w0, #3, 407498 <ferror@plt+0x5498>
  40743c:	ldrb	w0, [x23, #52]
  407440:	orr	w0, w0, #0x4
  407444:	strb	w0, [x23, #52]
  407448:	ldr	x0, [x23, #16]
  40744c:	cbz	x0, 40799c <ferror@plt+0x599c>
  407450:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407454:	ldr	w0, [x0, #808]
  407458:	tbnz	w0, #3, 4074b8 <ferror@plt+0x54b8>
  40745c:	adrp	x1, 408000 <ferror@plt+0x6000>
  407460:	add	x1, x1, #0x4e8
  407464:	ldr	x0, [x23, #16]
  407468:	bl	401c40 <fopen@plt>
  40746c:	mov	x20, x0
  407470:	cbz	x0, 407500 <ferror@plt+0x5500>
  407474:	stp	x21, x22, [sp, #32]
  407478:	stp	x25, x26, [sp, #64]
  40747c:	stp	x27, x28, [sp, #80]
  407480:	add	x19, sp, #0x180
  407484:	add	x25, sp, #0x70
  407488:	add	x26, sp, #0xf8
  40748c:	adrp	x24, 409000 <ferror@plt+0x7000>
  407490:	add	x24, x24, #0x330
  407494:	b	407574 <ferror@plt+0x5574>
  407498:	mov	x0, x23
  40749c:	bl	40724c <ferror@plt+0x524c>
  4074a0:	mov	w19, w0
  4074a4:	ldrb	w0, [x23, #52]
  4074a8:	orr	w0, w0, #0x4
  4074ac:	strb	w0, [x23, #52]
  4074b0:	cbz	w19, 407448 <ferror@plt+0x5448>
  4074b4:	b	407954 <ferror@plt+0x5954>
  4074b8:	adrp	x0, 41a000 <ferror@plt+0x18000>
  4074bc:	ldr	x0, [x0, #4048]
  4074c0:	ldr	x19, [x0]
  4074c4:	bl	401c30 <getpid@plt>
  4074c8:	adrp	x4, 409000 <ferror@plt+0x7000>
  4074cc:	add	x4, x4, #0x160
  4074d0:	adrp	x3, 409000 <ferror@plt+0x7000>
  4074d4:	add	x3, x3, #0x168
  4074d8:	mov	w2, w0
  4074dc:	adrp	x1, 409000 <ferror@plt+0x7000>
  4074e0:	add	x1, x1, #0x178
  4074e4:	mov	x0, x19
  4074e8:	bl	401fc0 <fprintf@plt>
  4074ec:	ldr	x1, [x23, #16]
  4074f0:	adrp	x0, 409000 <ferror@plt+0x7000>
  4074f4:	add	x0, x0, #0x318
  4074f8:	bl	406c0c <ferror@plt+0x4c0c>
  4074fc:	b	40745c <ferror@plt+0x545c>
  407500:	bl	401f80 <__errno_location@plt>
  407504:	ldr	w19, [x0]
  407508:	neg	w19, w19
  40750c:	b	407954 <ferror@plt+0x5954>
  407510:	mov	x0, x20
  407514:	bl	401d90 <feof@plt>
  407518:	cbz	w0, 40752c <ferror@plt+0x552c>
  40751c:	mov	x0, x19
  407520:	bl	401b10 <strlen@plt>
  407524:	add	x0, x19, x0
  407528:	b	4075a0 <ferror@plt+0x55a0>
  40752c:	bl	401f80 <__errno_location@plt>
  407530:	ldr	w19, [x0]
  407534:	neg	w19, w19
  407538:	b	407940 <ferror@plt+0x5940>
  40753c:	add	x0, x0, #0x1
  407540:	ldrsb	w1, [x0]
  407544:	sxtb	x2, w1
  407548:	ldrh	w2, [x3, x2, lsl #1]
  40754c:	tbnz	w2, #0, 40753c <ferror@plt+0x553c>
  407550:	cmp	w1, #0x23
  407554:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  407558:	b.eq	40757c <ferror@plt+0x557c>  // b.none
  40755c:	mov	x3, x25
  407560:	mov	x2, x26
  407564:	mov	x1, x24
  407568:	bl	401f10 <__isoc99_sscanf@plt>
  40756c:	cmp	w0, #0x2
  407570:	b.eq	4075b8 <ferror@plt+0x55b8>  // b.none
  407574:	mov	w21, #0x2000                	// #8192
  407578:	mov	w22, #0xa                   	// #10
  40757c:	mov	x2, x20
  407580:	mov	w1, w21
  407584:	mov	x0, x19
  407588:	bl	401fd0 <fgets@plt>
  40758c:	cbz	x0, 40793c <ferror@plt+0x593c>
  407590:	mov	w1, w22
  407594:	mov	x0, x19
  407598:	bl	401e90 <strchr@plt>
  40759c:	cbz	x0, 407510 <ferror@plt+0x5510>
  4075a0:	strb	wzr, [x0]
  4075a4:	bl	401e00 <__ctype_b_loc@plt>
  4075a8:	mov	x27, x0
  4075ac:	ldr	x3, [x0]
  4075b0:	add	x0, sp, #0x180
  4075b4:	b	407540 <ferror@plt+0x5540>
  4075b8:	ldrsb	w0, [sp, #248]
  4075bc:	cbz	w0, 407574 <ferror@plt+0x5574>
  4075c0:	ldrsb	w0, [sp, #112]
  4075c4:	cbz	w0, 407574 <ferror@plt+0x5574>
  4075c8:	str	xzr, [sp, #104]
  4075cc:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4075d0:	ldr	w0, [x0, #808]
  4075d4:	tbnz	w0, #3, 407654 <ferror@plt+0x5654>
  4075d8:	str	xzr, [sp, #104]
  4075dc:	ldrsb	w0, [sp, #112]
  4075e0:	cmp	w0, #0x5c
  4075e4:	b.eq	4075f8 <ferror@plt+0x55f8>  // b.none
  4075e8:	sxtb	x0, w0
  4075ec:	ldr	x1, [x27]
  4075f0:	ldrh	w0, [x1, x0, lsl #1]
  4075f4:	tbnz	w0, #10, 40769c <ferror@plt+0x569c>
  4075f8:	mov	x2, x25
  4075fc:	adrp	x1, 409000 <ferror@plt+0x7000>
  407600:	add	x1, x1, #0x358
  407604:	add	x0, sp, #0x68
  407608:	bl	401be0 <asprintf@plt>
  40760c:	cmp	w0, #0x0
  407610:	b.le	4076b8 <ferror@plt+0x56b8>
  407614:	ldr	x2, [sp, #104]
  407618:	mov	x3, x2
  40761c:	cbz	x2, 4077dc <ferror@plt+0x57dc>
  407620:	mov	w15, #0x1b                  	// #27
  407624:	mov	w4, #0x5c                  	// #92
  407628:	mov	w14, #0xd                   	// #13
  40762c:	mov	w13, #0x9                   	// #9
  407630:	mov	w12, #0xb                   	// #11
  407634:	mov	w11, #0xc                   	// #12
  407638:	mov	w10, #0xa                   	// #10
  40763c:	mov	w9, #0x20                  	// #32
  407640:	mov	w8, #0x7                   	// #7
  407644:	mov	w7, #0x8                   	// #8
  407648:	mov	w6, #0x3f                  	// #63
  40764c:	mov	w5, #0x23                  	// #35
  407650:	b	407738 <ferror@plt+0x5738>
  407654:	adrp	x0, 41a000 <ferror@plt+0x18000>
  407658:	ldr	x0, [x0, #4048]
  40765c:	ldr	x21, [x0]
  407660:	bl	401c30 <getpid@plt>
  407664:	adrp	x4, 409000 <ferror@plt+0x7000>
  407668:	add	x4, x4, #0x160
  40766c:	adrp	x3, 409000 <ferror@plt+0x7000>
  407670:	add	x3, x3, #0x168
  407674:	mov	w2, w0
  407678:	adrp	x1, 409000 <ferror@plt+0x7000>
  40767c:	add	x1, x1, #0x178
  407680:	mov	x0, x21
  407684:	bl	401fc0 <fprintf@plt>
  407688:	mov	x1, x26
  40768c:	adrp	x0, 409000 <ferror@plt+0x7000>
  407690:	add	x0, x0, #0x348
  407694:	bl	406c0c <ferror@plt+0x4c0c>
  407698:	b	4075d8 <ferror@plt+0x55d8>
  40769c:	mov	x0, x25
  4076a0:	bl	404eb8 <ferror@plt+0x2eb8>
  4076a4:	cmp	x0, #0x0
  4076a8:	csel	x0, x25, x0, eq  // eq = none
  4076ac:	bl	401d20 <strdup@plt>
  4076b0:	str	x0, [sp, #104]
  4076b4:	cbnz	x0, 4077dc <ferror@plt+0x57dc>
  4076b8:	mov	w19, #0xfffffff4            	// #-12
  4076bc:	b	407940 <ferror@plt+0x5940>
  4076c0:	strb	w1, [x2], #1
  4076c4:	b	407734 <ferror@plt+0x5734>
  4076c8:	cmp	w1, #0x23
  4076cc:	b.ne	4077ac <ferror@plt+0x57ac>  // b.any
  4076d0:	strb	w5, [x2], #1
  4076d4:	b	407730 <ferror@plt+0x5730>
  4076d8:	cmp	w1, #0x61
  4076dc:	b.eq	40772c <ferror@plt+0x572c>  // b.none
  4076e0:	cmp	w1, #0x62
  4076e4:	b.ne	4077ac <ferror@plt+0x57ac>  // b.any
  4076e8:	strb	w7, [x2], #1
  4076ec:	b	407730 <ferror@plt+0x5730>
  4076f0:	cmp	w1, #0x72
  4076f4:	b.eq	40778c <ferror@plt+0x578c>  // b.none
  4076f8:	b.le	407714 <ferror@plt+0x5714>
  4076fc:	cmp	w1, #0x74
  407700:	b.eq	407794 <ferror@plt+0x5794>  // b.none
  407704:	cmp	w1, #0x76
  407708:	b.ne	4077ac <ferror@plt+0x57ac>  // b.any
  40770c:	strb	w12, [x2], #1
  407710:	b	407730 <ferror@plt+0x5730>
  407714:	cmp	w1, #0x66
  407718:	b.eq	407784 <ferror@plt+0x5784>  // b.none
  40771c:	cmp	w1, #0x6e
  407720:	b.ne	4077ac <ferror@plt+0x57ac>  // b.any
  407724:	strb	w10, [x2], #1
  407728:	b	407730 <ferror@plt+0x5730>
  40772c:	strb	w8, [x2], #1
  407730:	add	x3, x3, #0x1
  407734:	add	x3, x3, #0x1
  407738:	ldrsb	w1, [x3]
  40773c:	cbz	w1, 4077c4 <ferror@plt+0x57c4>
  407740:	cmp	w1, #0x5c
  407744:	b.ne	4076c0 <ferror@plt+0x56c0>  // b.any
  407748:	ldrsb	w1, [x3, #1]
  40774c:	cmp	w1, #0x65
  407750:	b.eq	40777c <ferror@plt+0x577c>  // b.none
  407754:	b.gt	4076f0 <ferror@plt+0x56f0>
  407758:	cmp	w1, #0x5f
  40775c:	b.eq	40779c <ferror@plt+0x579c>  // b.none
  407760:	b.gt	4076d8 <ferror@plt+0x56d8>
  407764:	cmp	w1, #0x3f
  407768:	b.eq	4077a4 <ferror@plt+0x57a4>  // b.none
  40776c:	cmp	w1, #0x5c
  407770:	b.ne	4076c8 <ferror@plt+0x56c8>  // b.any
  407774:	strb	w4, [x2], #1
  407778:	b	407730 <ferror@plt+0x5730>
  40777c:	strb	w15, [x2], #1
  407780:	b	407730 <ferror@plt+0x5730>
  407784:	strb	w11, [x2], #1
  407788:	b	407730 <ferror@plt+0x5730>
  40778c:	strb	w14, [x2], #1
  407790:	b	407730 <ferror@plt+0x5730>
  407794:	strb	w13, [x2], #1
  407798:	b	407730 <ferror@plt+0x5730>
  40779c:	strb	w9, [x2], #1
  4077a0:	b	407730 <ferror@plt+0x5730>
  4077a4:	strb	w6, [x2], #1
  4077a8:	b	407730 <ferror@plt+0x5730>
  4077ac:	mov	x1, x2
  4077b0:	strb	w4, [x1], #2
  4077b4:	ldrsb	w16, [x3, #1]
  4077b8:	strb	w16, [x2, #1]
  4077bc:	mov	x2, x1
  4077c0:	b	407730 <ferror@plt+0x5730>
  4077c4:	cbz	x2, 4077dc <ferror@plt+0x57dc>
  4077c8:	ldr	x1, [sp, #104]
  4077cc:	sub	x1, x2, x1
  4077d0:	cmp	x1, w0, sxtw
  4077d4:	b.gt	407838 <ferror@plt+0x5838>
  4077d8:	strb	wzr, [x2]
  4077dc:	ldr	x0, [sp, #104]
  4077e0:	ldrsb	x2, [x0]
  4077e4:	ldr	x1, [x27]
  4077e8:	ldrh	w1, [x1, x2, lsl #1]
  4077ec:	tbnz	w1, #10, 407858 <ferror@plt+0x5858>
  4077f0:	ldr	x0, [x23, #32]
  4077f4:	ldr	x1, [x23, #40]
  4077f8:	cmp	x0, x1
  4077fc:	b.eq	4078e4 <ferror@plt+0x58e4>  // b.none
  407800:	ldr	x21, [x23, #32]
  407804:	lsl	x21, x21, #4
  407808:	ldr	x22, [x23, #24]
  40780c:	add	x27, x22, x21
  407810:	ldr	x28, [sp, #104]
  407814:	str	x28, [x27, #8]
  407818:	mov	x0, x26
  40781c:	bl	401d20 <strdup@plt>
  407820:	str	x0, [x22, x21]
  407824:	cbz	x0, 40790c <ferror@plt+0x590c>
  407828:	ldr	x0, [x23, #32]
  40782c:	add	x0, x0, #0x1
  407830:	str	x0, [x23, #32]
  407834:	b	407574 <ferror@plt+0x5574>
  407838:	adrp	x3, 409000 <ferror@plt+0x7000>
  40783c:	add	x3, x3, #0x530
  407840:	mov	w2, #0x1ac                 	// #428
  407844:	adrp	x1, 409000 <ferror@plt+0x7000>
  407848:	add	x1, x1, #0x360
  40784c:	adrp	x0, 409000 <ferror@plt+0x7000>
  407850:	add	x0, x0, #0x370
  407854:	bl	401f70 <__assert_fail@plt>
  407858:	bl	404eb8 <ferror@plt+0x2eb8>
  40785c:	cbz	x0, 40787c <ferror@plt+0x587c>
  407860:	bl	401d20 <strdup@plt>
  407864:	mov	x21, x0
  407868:	cbz	x0, 40792c <ferror@plt+0x592c>
  40786c:	ldr	x0, [sp, #104]
  407870:	bl	401e30 <free@plt>
  407874:	str	x21, [sp, #104]
  407878:	b	4077f0 <ferror@plt+0x57f0>
  40787c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407880:	ldr	w0, [x0, #808]
  407884:	mov	w19, #0xffffffea            	// #-22
  407888:	tbnz	w0, #3, 407898 <ferror@plt+0x5898>
  40788c:	ldr	x0, [sp, #104]
  407890:	bl	401e30 <free@plt>
  407894:	b	407940 <ferror@plt+0x5940>
  407898:	adrp	x0, 41a000 <ferror@plt+0x18000>
  40789c:	ldr	x0, [x0, #4048]
  4078a0:	ldr	x19, [x0]
  4078a4:	bl	401c30 <getpid@plt>
  4078a8:	adrp	x4, 409000 <ferror@plt+0x7000>
  4078ac:	add	x4, x4, #0x160
  4078b0:	adrp	x3, 409000 <ferror@plt+0x7000>
  4078b4:	add	x3, x3, #0x168
  4078b8:	mov	w2, w0
  4078bc:	adrp	x1, 409000 <ferror@plt+0x7000>
  4078c0:	add	x1, x1, #0x178
  4078c4:	mov	x0, x19
  4078c8:	bl	401fc0 <fprintf@plt>
  4078cc:	ldr	x1, [sp, #104]
  4078d0:	adrp	x0, 409000 <ferror@plt+0x7000>
  4078d4:	add	x0, x0, #0x388
  4078d8:	bl	406c0c <ferror@plt+0x4c0c>
  4078dc:	mov	w19, #0xffffffea            	// #-22
  4078e0:	b	40788c <ferror@plt+0x588c>
  4078e4:	add	x0, x0, #0xa
  4078e8:	lsl	x1, x0, #4
  4078ec:	ldr	x0, [x23, #24]
  4078f0:	bl	401d10 <realloc@plt>
  4078f4:	cbz	x0, 407934 <ferror@plt+0x5934>
  4078f8:	str	x0, [x23, #24]
  4078fc:	ldr	x0, [x23, #32]
  407900:	add	x0, x0, #0xa
  407904:	str	x0, [x23, #40]
  407908:	b	407800 <ferror@plt+0x5800>
  40790c:	mov	x0, x28
  407910:	bl	401e30 <free@plt>
  407914:	ldr	x0, [x27]
  407918:	bl	401e30 <free@plt>
  40791c:	str	xzr, [x27]
  407920:	str	xzr, [x27, #8]
  407924:	mov	w19, #0xfffffff4            	// #-12
  407928:	b	407940 <ferror@plt+0x5940>
  40792c:	mov	w19, #0xfffffff4            	// #-12
  407930:	b	40788c <ferror@plt+0x588c>
  407934:	mov	w19, #0xfffffff4            	// #-12
  407938:	b	40788c <ferror@plt+0x588c>
  40793c:	mov	w19, #0x0                   	// #0
  407940:	mov	x0, x20
  407944:	bl	401c20 <fclose@plt>
  407948:	ldp	x21, x22, [sp, #32]
  40794c:	ldp	x25, x26, [sp, #64]
  407950:	ldp	x27, x28, [sp, #80]
  407954:	ldr	x0, [x23, #32]
  407958:	cbz	x0, 407980 <ferror@plt+0x5980>
  40795c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407960:	ldr	w0, [x0, #808]
  407964:	tbnz	w0, #3, 4079a4 <ferror@plt+0x59a4>
  407968:	adrp	x3, 406000 <ferror@plt+0x4000>
  40796c:	add	x3, x3, #0xdb0
  407970:	mov	x2, #0x10                  	// #16
  407974:	ldr	x1, [x23, #32]
  407978:	ldr	x0, [x23, #24]
  40797c:	bl	401bd0 <qsort@plt>
  407980:	mov	w0, w19
  407984:	ldp	x19, x20, [sp, #16]
  407988:	ldp	x23, x24, [sp, #48]
  40798c:	ldp	x29, x30, [sp]
  407990:	mov	x12, #0x2180                	// #8576
  407994:	add	sp, sp, x12
  407998:	ret
  40799c:	mov	w19, #0x0                   	// #0
  4079a0:	b	407954 <ferror@plt+0x5954>
  4079a4:	adrp	x0, 41a000 <ferror@plt+0x18000>
  4079a8:	ldr	x0, [x0, #4048]
  4079ac:	ldr	x20, [x0]
  4079b0:	bl	401c30 <getpid@plt>
  4079b4:	adrp	x4, 409000 <ferror@plt+0x7000>
  4079b8:	add	x4, x4, #0x160
  4079bc:	adrp	x3, 409000 <ferror@plt+0x7000>
  4079c0:	add	x3, x3, #0x168
  4079c4:	mov	w2, w0
  4079c8:	adrp	x1, 409000 <ferror@plt+0x7000>
  4079cc:	add	x1, x1, #0x178
  4079d0:	mov	x0, x20
  4079d4:	bl	401fc0 <fprintf@plt>
  4079d8:	adrp	x0, 409000 <ferror@plt+0x7000>
  4079dc:	add	x0, x0, #0x3a8
  4079e0:	bl	406c0c <ferror@plt+0x4c0c>
  4079e4:	b	407968 <ferror@plt+0x5968>
  4079e8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4079ec:	add	x0, x0, #0x328
  4079f0:	ldrb	w1, [x0, #60]
  4079f4:	orr	w1, w1, #0x2
  4079f8:	strb	w1, [x0, #60]
  4079fc:	ret
  407a00:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407a04:	add	x0, x0, #0x328
  407a08:	ldrb	w1, [x0, #60]
  407a0c:	and	w1, w1, #0xfffffffd
  407a10:	strb	w1, [x0, #60]
  407a14:	ret
  407a18:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407a1c:	ldrb	w0, [x0, #868]
  407a20:	and	w0, w0, #0x1
  407a24:	ret
  407a28:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407a2c:	ldr	w0, [x0, #864]
  407a30:	ret
  407a34:	adrp	x2, 41b000 <ferror@plt+0x19000>
  407a38:	ldrb	w2, [x2, #868]
  407a3c:	and	w2, w2, #0x3
  407a40:	cmp	x0, #0x0
  407a44:	ccmp	w2, #0x1, #0x0, ne  // ne = any
  407a48:	b.eq	407a50 <ferror@plt+0x5a50>  // b.none
  407a4c:	ret
  407a50:	stp	x29, x30, [sp, #-16]!
  407a54:	mov	x29, sp
  407a58:	bl	401b20 <fputs@plt>
  407a5c:	ldp	x29, x30, [sp], #16
  407a60:	ret
  407a64:	stp	x29, x30, [sp, #-96]!
  407a68:	mov	x29, sp
  407a6c:	stp	x19, x20, [sp, #16]
  407a70:	stp	x21, x22, [sp, #32]
  407a74:	mov	x19, x0
  407a78:	mov	x22, x1
  407a7c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407a80:	ldrb	w0, [x0, #868]
  407a84:	and	w1, w0, #0x3
  407a88:	cmp	w1, #0x1
  407a8c:	b.ne	407bb0 <ferror@plt+0x5bb0>  // b.any
  407a90:	str	xzr, [sp, #88]
  407a94:	str	x19, [sp, #80]
  407a98:	cbz	x19, 407b84 <ferror@plt+0x5b84>
  407a9c:	ldrsb	w1, [x19]
  407aa0:	cbz	w1, 407b84 <ferror@plt+0x5b84>
  407aa4:	tbz	w0, #2, 407ae4 <ferror@plt+0x5ae4>
  407aa8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407aac:	ldr	x0, [x0, #848]
  407ab0:	cbz	x0, 407b84 <ferror@plt+0x5b84>
  407ab4:	stp	x23, x24, [sp, #48]
  407ab8:	str	x25, [sp, #64]
  407abc:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407ac0:	ldr	w0, [x0, #808]
  407ac4:	tbnz	w0, #3, 407afc <ferror@plt+0x5afc>
  407ac8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407acc:	add	x0, x0, #0x328
  407ad0:	ldr	x24, [x0, #32]
  407ad4:	ldr	x21, [x0, #40]
  407ad8:	mov	x20, #0x0                   	// #0
  407adc:	add	x25, sp, #0x50
  407ae0:	b	407b48 <ferror@plt+0x5b48>
  407ae4:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407ae8:	add	x0, x0, #0x328
  407aec:	add	x0, x0, #0x8
  407af0:	bl	407418 <ferror@plt+0x5418>
  407af4:	cbz	w0, 407aa8 <ferror@plt+0x5aa8>
  407af8:	b	407b84 <ferror@plt+0x5b84>
  407afc:	adrp	x0, 41a000 <ferror@plt+0x18000>
  407b00:	ldr	x0, [x0, #4048]
  407b04:	ldr	x20, [x0]
  407b08:	bl	401c30 <getpid@plt>
  407b0c:	adrp	x4, 409000 <ferror@plt+0x7000>
  407b10:	add	x4, x4, #0x160
  407b14:	adrp	x3, 409000 <ferror@plt+0x7000>
  407b18:	add	x3, x3, #0x168
  407b1c:	mov	w2, w0
  407b20:	adrp	x1, 409000 <ferror@plt+0x7000>
  407b24:	add	x1, x1, #0x178
  407b28:	mov	x0, x20
  407b2c:	bl	401fc0 <fprintf@plt>
  407b30:	mov	x1, x19
  407b34:	adrp	x0, 409000 <ferror@plt+0x7000>
  407b38:	add	x0, x0, #0x3b8
  407b3c:	bl	406c0c <ferror@plt+0x4c0c>
  407b40:	b	407ac8 <ferror@plt+0x5ac8>
  407b44:	mov	x21, x19
  407b48:	cmp	x21, x20
  407b4c:	b.ls	407b7c <ferror@plt+0x5b7c>  // b.plast
  407b50:	add	x19, x21, x20
  407b54:	lsr	x19, x19, #1
  407b58:	add	x23, x24, x19, lsl #4
  407b5c:	mov	x1, x23
  407b60:	mov	x0, x25
  407b64:	bl	406db0 <ferror@plt+0x4db0>
  407b68:	tbnz	w0, #31, 407b44 <ferror@plt+0x5b44>
  407b6c:	cmp	w0, #0x0
  407b70:	b.le	407b8c <ferror@plt+0x5b8c>
  407b74:	add	x20, x19, #0x1
  407b78:	b	407b48 <ferror@plt+0x5b48>
  407b7c:	ldp	x23, x24, [sp, #48]
  407b80:	ldr	x25, [sp, #64]
  407b84:	mov	x0, x22
  407b88:	b	407bb4 <ferror@plt+0x5bb4>
  407b8c:	cbz	x23, 407bc4 <ferror@plt+0x5bc4>
  407b90:	ldr	x0, [x23, #8]
  407b94:	cbz	x0, 407ba4 <ferror@plt+0x5ba4>
  407b98:	ldp	x23, x24, [sp, #48]
  407b9c:	ldr	x25, [sp, #64]
  407ba0:	b	407bb4 <ferror@plt+0x5bb4>
  407ba4:	ldp	x23, x24, [sp, #48]
  407ba8:	ldr	x25, [sp, #64]
  407bac:	b	407b84 <ferror@plt+0x5b84>
  407bb0:	mov	x0, #0x0                   	// #0
  407bb4:	ldp	x19, x20, [sp, #16]
  407bb8:	ldp	x21, x22, [sp, #32]
  407bbc:	ldp	x29, x30, [sp], #96
  407bc0:	ret
  407bc4:	ldp	x23, x24, [sp, #48]
  407bc8:	ldr	x25, [sp, #64]
  407bcc:	b	407b84 <ferror@plt+0x5b84>
  407bd0:	stp	x29, x30, [sp, #-32]!
  407bd4:	mov	x29, sp
  407bd8:	str	x19, [sp, #16]
  407bdc:	mov	x19, x2
  407be0:	bl	407a64 <ferror@plt+0x5a64>
  407be4:	cbz	x0, 407bf0 <ferror@plt+0x5bf0>
  407be8:	mov	x1, x19
  407bec:	bl	407a34 <ferror@plt+0x5a34>
  407bf0:	ldr	x19, [sp, #16]
  407bf4:	ldp	x29, x30, [sp], #32
  407bf8:	ret
  407bfc:	adrp	x1, 41b000 <ferror@plt+0x19000>
  407c00:	ldrb	w1, [x1, #868]
  407c04:	and	w1, w1, #0x3
  407c08:	cmp	w1, #0x1
  407c0c:	b.eq	407c14 <ferror@plt+0x5c14>  // b.none
  407c10:	ret
  407c14:	stp	x29, x30, [sp, #-16]!
  407c18:	mov	x29, sp
  407c1c:	mov	x3, x0
  407c20:	mov	x2, #0x4                   	// #4
  407c24:	mov	x1, #0x1                   	// #1
  407c28:	adrp	x0, 409000 <ferror@plt+0x7000>
  407c2c:	add	x0, x0, #0xd8
  407c30:	bl	401ea0 <fwrite@plt>
  407c34:	ldp	x29, x30, [sp], #16
  407c38:	ret
  407c3c:	stp	x29, x30, [sp, #-96]!
  407c40:	mov	x29, sp
  407c44:	stp	x19, x20, [sp, #16]
  407c48:	mov	w19, w0
  407c4c:	adrp	x20, 41b000 <ferror@plt+0x19000>
  407c50:	add	x0, x20, #0x328
  407c54:	str	x1, [x0, #8]
  407c58:	adrp	x0, 409000 <ferror@plt+0x7000>
  407c5c:	add	x0, x0, #0x3f8
  407c60:	bl	401f90 <getenv@plt>
  407c64:	ldr	w1, [x20, #808]
  407c68:	tbnz	w1, #1, 407ca8 <ferror@plt+0x5ca8>
  407c6c:	cbz	x0, 407cf0 <ferror@plt+0x5cf0>
  407c70:	mov	w2, #0x0                   	// #0
  407c74:	add	x1, sp, #0x58
  407c78:	bl	401b00 <strtoul@plt>
  407c7c:	mov	w20, w0
  407c80:	ldr	x0, [sp, #88]
  407c84:	cbz	x0, 407ca0 <ferror@plt+0x5ca0>
  407c88:	adrp	x1, 409000 <ferror@plt+0x7000>
  407c8c:	add	x1, x1, #0x410
  407c90:	bl	401de0 <strcmp@plt>
  407c94:	cmp	w0, #0x0
  407c98:	mov	w0, #0xffff                	// #65535
  407c9c:	csel	w20, w20, w0, ne  // ne = any
  407ca0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407ca4:	str	w20, [x0, #808]
  407ca8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407cac:	ldr	w20, [x0, #808]
  407cb0:	cbnz	w20, 407cfc <ferror@plt+0x5cfc>
  407cb4:	adrp	x1, 41b000 <ferror@plt+0x19000>
  407cb8:	ldr	w0, [x1, #808]
  407cbc:	orr	w0, w0, #0x2
  407cc0:	str	w0, [x1, #808]
  407cc4:	cmp	w19, #0x2
  407cc8:	b.ne	407d70 <ferror@plt+0x5d70>  // b.any
  407ccc:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407cd0:	mov	w1, #0x2                   	// #2
  407cd4:	str	w1, [x0, #864]
  407cd8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407cdc:	add	x0, x0, #0x328
  407ce0:	ldrb	w1, [x0, #60]
  407ce4:	orr	w1, w1, #0x1
  407ce8:	strb	w1, [x0, #60]
  407cec:	b	407dbc <ferror@plt+0x5dbc>
  407cf0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407cf4:	str	wzr, [x0, #808]
  407cf8:	b	407cb4 <ferror@plt+0x5cb4>
  407cfc:	stp	x21, x22, [sp, #32]
  407d00:	bl	401b90 <getuid@plt>
  407d04:	mov	w21, w0
  407d08:	bl	401b80 <geteuid@plt>
  407d0c:	cmp	w21, w0
  407d10:	b.eq	407d54 <ferror@plt+0x5d54>  // b.none
  407d14:	orr	w20, w20, #0x1000000
  407d18:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407d1c:	str	w20, [x0, #808]
  407d20:	adrp	x0, 41a000 <ferror@plt+0x18000>
  407d24:	ldr	x0, [x0, #4048]
  407d28:	ldr	x20, [x0]
  407d2c:	bl	401c30 <getpid@plt>
  407d30:	adrp	x3, 409000 <ferror@plt+0x7000>
  407d34:	add	x3, x3, #0x168
  407d38:	mov	w2, w0
  407d3c:	adrp	x1, 409000 <ferror@plt+0x7000>
  407d40:	add	x1, x1, #0x418
  407d44:	mov	x0, x20
  407d48:	bl	401fc0 <fprintf@plt>
  407d4c:	ldp	x21, x22, [sp, #32]
  407d50:	b	407cb4 <ferror@plt+0x5cb4>
  407d54:	bl	401e40 <getgid@plt>
  407d58:	mov	w21, w0
  407d5c:	bl	401b60 <getegid@plt>
  407d60:	cmp	w21, w0
  407d64:	b.ne	407d14 <ferror@plt+0x5d14>  // b.any
  407d68:	ldp	x21, x22, [sp, #32]
  407d6c:	b	407cb4 <ferror@plt+0x5cb4>
  407d70:	mov	w0, #0x1                   	// #1
  407d74:	bl	401ee0 <isatty@plt>
  407d78:	cbz	w0, 4080c8 <ferror@plt+0x60c8>
  407d7c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407d80:	str	w19, [x0, #864]
  407d84:	cmp	w19, #0x3
  407d88:	b.ne	4080d4 <ferror@plt+0x60d4>  // b.any
  407d8c:	bl	407310 <ferror@plt+0x5310>
  407d90:	mov	w19, w0
  407d94:	cbnz	w0, 407de0 <ferror@plt+0x5de0>
  407d98:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407d9c:	ldr	w19, [x0, #864]
  407da0:	cbnz	w19, 4080bc <ferror@plt+0x60bc>
  407da4:	and	w19, w19, #0x1
  407da8:	adrp	x1, 41b000 <ferror@plt+0x19000>
  407dac:	add	x1, x1, #0x328
  407db0:	ldrb	w2, [x1, #60]
  407db4:	bfxil	w2, w19, #0, #1
  407db8:	strb	w2, [x1, #60]
  407dbc:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407dc0:	ldr	w0, [x0, #808]
  407dc4:	tbnz	w0, #2, 407e4c <ferror@plt+0x5e4c>
  407dc8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407dcc:	ldrb	w0, [x0, #868]
  407dd0:	and	w0, w0, #0x1
  407dd4:	ldp	x19, x20, [sp, #16]
  407dd8:	ldp	x29, x30, [sp], #96
  407ddc:	ret
  407de0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407de4:	add	x0, x0, #0x328
  407de8:	add	x0, x0, #0x8
  407dec:	bl	40724c <ferror@plt+0x524c>
  407df0:	cbz	w0, 407e10 <ferror@plt+0x5e10>
  407df4:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407df8:	str	wzr, [x0, #864]
  407dfc:	cmn	w19, #0x1
  407e00:	b.ne	407da4 <ferror@plt+0x5da4>  // b.any
  407e04:	bl	407310 <ferror@plt+0x5310>
  407e08:	and	w19, w0, #0x1
  407e0c:	b	407da8 <ferror@plt+0x5da8>
  407e10:	adrp	x20, 41b000 <ferror@plt+0x19000>
  407e14:	add	x20, x20, #0x328
  407e18:	ldr	w1, [x20, #64]
  407e1c:	ldr	w0, [x20, #68]
  407e20:	cmp	w1, w0
  407e24:	cset	w0, gt
  407e28:	str	w0, [x20, #56]
  407e2c:	adrp	x0, 406000 <ferror@plt+0x4000>
  407e30:	add	x0, x0, #0xcb8
  407e34:	bl	408250 <ferror@plt+0x6250>
  407e38:	ldr	w0, [x20, #56]
  407e3c:	cbz	w0, 407dfc <ferror@plt+0x5dfc>
  407e40:	cmp	w0, #0x2
  407e44:	b.eq	407cd8 <ferror@plt+0x5cd8>  // b.none
  407e48:	b	4080e0 <ferror@plt+0x60e0>
  407e4c:	stp	x21, x22, [sp, #32]
  407e50:	stp	x23, x24, [sp, #48]
  407e54:	str	x25, [sp, #64]
  407e58:	adrp	x0, 409000 <ferror@plt+0x7000>
  407e5c:	add	x0, x0, #0x458
  407e60:	bl	401da0 <puts@plt>
  407e64:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407e68:	add	x0, x0, #0x328
  407e6c:	add	x19, x0, #0x8
  407e70:	ldr	x1, [x0, #8]
  407e74:	adrp	x0, 409000 <ferror@plt+0x7000>
  407e78:	add	x0, x0, #0x460
  407e7c:	bl	401f60 <printf@plt>
  407e80:	ldr	x1, [x19, #8]
  407e84:	adrp	x0, 409000 <ferror@plt+0x7000>
  407e88:	add	x0, x0, #0x478
  407e8c:	bl	401f60 <printf@plt>
  407e90:	ldr	x1, [x19, #16]
  407e94:	adrp	x0, 409000 <ferror@plt+0x7000>
  407e98:	add	x0, x0, #0x490
  407e9c:	bl	401f60 <printf@plt>
  407ea0:	ldr	w0, [x19, #48]
  407ea4:	cmp	w0, #0x3
  407ea8:	b.eq	407ed4 <ferror@plt+0x5ed4>  // b.none
  407eac:	cbz	w0, 407f74 <ferror@plt+0x5f74>
  407eb0:	cmp	w0, #0x1
  407eb4:	b.eq	407f80 <ferror@plt+0x5f80>  // b.none
  407eb8:	adrp	x1, 409000 <ferror@plt+0x7000>
  407ebc:	add	x2, x1, #0x3f0
  407ec0:	adrp	x1, 409000 <ferror@plt+0x7000>
  407ec4:	add	x1, x1, #0x3d0
  407ec8:	cmp	w0, #0x2
  407ecc:	csel	x1, x1, x2, eq  // eq = none
  407ed0:	b	407edc <ferror@plt+0x5edc>
  407ed4:	adrp	x1, 409000 <ferror@plt+0x7000>
  407ed8:	add	x1, x1, #0x3d8
  407edc:	adrp	x0, 409000 <ferror@plt+0x7000>
  407ee0:	add	x0, x0, #0x4a8
  407ee4:	bl	401f60 <printf@plt>
  407ee8:	adrp	x19, 41b000 <ferror@plt+0x19000>
  407eec:	add	x19, x19, #0x328
  407ef0:	add	x19, x19, #0x8
  407ef4:	ldrb	w1, [x19, #52]
  407ef8:	and	w1, w1, #0x1
  407efc:	adrp	x0, 409000 <ferror@plt+0x7000>
  407f00:	add	x0, x0, #0x4b8
  407f04:	bl	401f60 <printf@plt>
  407f08:	ldrb	w1, [x19, #52]
  407f0c:	ubfx	x1, x1, #1, #1
  407f10:	adrp	x0, 409000 <ferror@plt+0x7000>
  407f14:	add	x0, x0, #0x4d0
  407f18:	bl	401f60 <printf@plt>
  407f1c:	ldrb	w1, [x19, #52]
  407f20:	ubfx	x1, x1, #3, #1
  407f24:	adrp	x0, 409000 <ferror@plt+0x7000>
  407f28:	add	x0, x0, #0x4e0
  407f2c:	bl	401f60 <printf@plt>
  407f30:	ldrb	w1, [x19, #52]
  407f34:	ubfx	x1, x1, #2, #1
  407f38:	adrp	x0, 409000 <ferror@plt+0x7000>
  407f3c:	add	x0, x0, #0x4f8
  407f40:	bl	401f60 <printf@plt>
  407f44:	adrp	x0, 41a000 <ferror@plt+0x18000>
  407f48:	ldr	x0, [x0, #4056]
  407f4c:	ldr	x1, [x0]
  407f50:	mov	w0, #0xa                   	// #10
  407f54:	bl	401bc0 <fputc@plt>
  407f58:	mov	x20, #0x0                   	// #0
  407f5c:	adrp	x21, 409000 <ferror@plt+0x7000>
  407f60:	add	x21, x21, #0x510
  407f64:	adrp	x22, 409000 <ferror@plt+0x7000>
  407f68:	add	x22, x22, #0x198
  407f6c:	adrp	x23, 409000 <ferror@plt+0x7000>
  407f70:	b	407fa4 <ferror@plt+0x5fa4>
  407f74:	adrp	x1, 409000 <ferror@plt+0x7000>
  407f78:	add	x1, x1, #0x3e8
  407f7c:	b	407edc <ferror@plt+0x5edc>
  407f80:	adrp	x1, 409000 <ferror@plt+0x7000>
  407f84:	add	x1, x1, #0x3c8
  407f88:	b	407edc <ferror@plt+0x5edc>
  407f8c:	mov	x1, x22
  407f90:	ldr	w2, [x19, #56]
  407f94:	mov	x0, x21
  407f98:	bl	401f60 <printf@plt>
  407f9c:	add	x20, x20, #0x1
  407fa0:	add	x19, x19, #0x4
  407fa4:	cbz	x20, 407f8c <ferror@plt+0x5f8c>
  407fa8:	cmp	x20, #0x1
  407fac:	b.eq	408094 <ferror@plt+0x6094>  // b.none
  407fb0:	cmp	x20, #0x2
  407fb4:	b.eq	40809c <ferror@plt+0x609c>  // b.none
  407fb8:	ldr	w2, [x19, #56]
  407fbc:	adrp	x1, 409000 <ferror@plt+0x7000>
  407fc0:	add	x1, x1, #0x3f0
  407fc4:	mov	x0, x21
  407fc8:	bl	401f60 <printf@plt>
  407fcc:	add	x0, x20, #0x1
  407fd0:	cmp	x0, #0x2
  407fd4:	b.ls	407f9c <ferror@plt+0x5f9c>  // b.plast
  407fd8:	adrp	x0, 41a000 <ferror@plt+0x18000>
  407fdc:	ldr	x0, [x0, #4056]
  407fe0:	ldr	x1, [x0]
  407fe4:	mov	w0, #0xa                   	// #10
  407fe8:	bl	401bc0 <fputc@plt>
  407fec:	adrp	x0, 41b000 <ferror@plt+0x19000>
  407ff0:	ldr	x0, [x0, #848]
  407ff4:	cbz	x0, 408070 <ferror@plt+0x6070>
  407ff8:	mov	x22, #0x0                   	// #0
  407ffc:	adrp	x24, 409000 <ferror@plt+0x7000>
  408000:	add	x24, x24, #0x520
  408004:	adrp	x23, 41a000 <ferror@plt+0x18000>
  408008:	ldr	x23, [x23, #4056]
  40800c:	adrp	x21, 41b000 <ferror@plt+0x19000>
  408010:	add	x21, x21, #0x328
  408014:	mov	w25, #0xa                   	// #10
  408018:	mov	x1, x22
  40801c:	mov	x0, x24
  408020:	bl	401f60 <printf@plt>
  408024:	lsl	x20, x22, #4
  408028:	ldr	x0, [x21, #32]
  40802c:	ldr	x2, [x23]
  408030:	mov	x1, #0x0                   	// #0
  408034:	ldr	x0, [x0, x20]
  408038:	bl	407bd0 <ferror@plt+0x5bd0>
  40803c:	ldr	x0, [x21, #32]
  408040:	ldr	x1, [x23]
  408044:	ldr	x0, [x0, x20]
  408048:	bl	401b20 <fputs@plt>
  40804c:	ldr	x0, [x23]
  408050:	bl	407bfc <ferror@plt+0x5bfc>
  408054:	ldr	x1, [x23]
  408058:	mov	w0, w25
  40805c:	bl	401bc0 <fputc@plt>
  408060:	add	x22, x22, #0x1
  408064:	ldr	x0, [x21, #40]
  408068:	cmp	x22, x0
  40806c:	b.cc	408018 <ferror@plt+0x6018>  // b.lo, b.ul, b.last
  408070:	adrp	x0, 41a000 <ferror@plt+0x18000>
  408074:	ldr	x0, [x0, #4056]
  408078:	ldr	x1, [x0]
  40807c:	mov	w0, #0xa                   	// #10
  408080:	bl	401bc0 <fputc@plt>
  408084:	ldp	x21, x22, [sp, #32]
  408088:	ldp	x23, x24, [sp, #48]
  40808c:	ldr	x25, [sp, #64]
  408090:	b	407dc8 <ferror@plt+0x5dc8>
  408094:	add	x1, x23, #0x1a8
  408098:	b	407f90 <ferror@plt+0x5f90>
  40809c:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4080a0:	ldr	w2, [x0, #880]
  4080a4:	adrp	x1, 409000 <ferror@plt+0x7000>
  4080a8:	add	x1, x1, #0x1a0
  4080ac:	adrp	x0, 409000 <ferror@plt+0x7000>
  4080b0:	add	x0, x0, #0x510
  4080b4:	bl	401f60 <printf@plt>
  4080b8:	b	407fd8 <ferror@plt+0x5fd8>
  4080bc:	cmp	w19, #0x2
  4080c0:	b.eq	407cd8 <ferror@plt+0x5cd8>  // b.none
  4080c4:	b	4080e0 <ferror@plt+0x60e0>
  4080c8:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4080cc:	mov	w1, #0x1                   	// #1
  4080d0:	str	w1, [x0, #864]
  4080d4:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4080d8:	ldr	w0, [x0, #864]
  4080dc:	cbz	w0, 407e04 <ferror@plt+0x5e04>
  4080e0:	adrp	x0, 41b000 <ferror@plt+0x19000>
  4080e4:	add	x0, x0, #0x328
  4080e8:	ldrb	w1, [x0, #60]
  4080ec:	and	w1, w1, #0xfffffffe
  4080f0:	strb	w1, [x0, #60]
  4080f4:	b	407dbc <ferror@plt+0x5dbc>
  4080f8:	cbz	x0, 408160 <ferror@plt+0x6160>
  4080fc:	stp	x29, x30, [sp, #-48]!
  408100:	mov	x29, sp
  408104:	stp	x19, x20, [sp, #16]
  408108:	mov	x20, x0
  40810c:	ldrsb	w0, [x0]
  408110:	cbz	w0, 408168 <ferror@plt+0x6168>
  408114:	str	x21, [sp, #32]
  408118:	mov	x19, #0x0                   	// #0
  40811c:	adrp	x21, 41a000 <ferror@plt+0x18000>
  408120:	add	x21, x21, #0xdb8
  408124:	ldr	x1, [x21, x19, lsl #3]
  408128:	mov	x0, x20
  40812c:	bl	401cf0 <strcasecmp@plt>
  408130:	cbz	w0, 408154 <ferror@plt+0x6154>
  408134:	add	x19, x19, #0x1
  408138:	cmp	x19, #0x4
  40813c:	b.ne	408124 <ferror@plt+0x6124>  // b.any
  408140:	mov	w0, #0xffffffea            	// #-22
  408144:	ldr	x21, [sp, #32]
  408148:	ldp	x19, x20, [sp, #16]
  40814c:	ldp	x29, x30, [sp], #48
  408150:	ret
  408154:	mov	w0, w19
  408158:	ldr	x21, [sp, #32]
  40815c:	b	408148 <ferror@plt+0x6148>
  408160:	mov	w0, #0xffffffea            	// #-22
  408164:	ret
  408168:	mov	w0, #0xffffffea            	// #-22
  40816c:	b	408148 <ferror@plt+0x6148>
  408170:	stp	x29, x30, [sp, #-32]!
  408174:	mov	x29, sp
  408178:	stp	x19, x20, [sp, #16]
  40817c:	mov	x19, x0
  408180:	mov	x20, x1
  408184:	cbz	x0, 408194 <ferror@plt+0x6194>
  408188:	ldrsb	w0, [x0]
  40818c:	cmp	w0, #0x3d
  408190:	cinc	x19, x19, eq  // eq = none
  408194:	mov	x0, x19
  408198:	bl	4080f8 <ferror@plt+0x60f8>
  40819c:	tbnz	w0, #31, 4081ac <ferror@plt+0x61ac>
  4081a0:	ldp	x19, x20, [sp, #16]
  4081a4:	ldp	x29, x30, [sp], #32
  4081a8:	ret
  4081ac:	mov	x3, x19
  4081b0:	mov	x2, x20
  4081b4:	adrp	x1, 409000 <ferror@plt+0x7000>
  4081b8:	add	x1, x1, #0x100
  4081bc:	mov	w0, #0x1                   	// #1
  4081c0:	bl	401f30 <errx@plt>
  4081c4:	nop
  4081c8:	stp	x29, x30, [sp, #-64]!
  4081cc:	mov	x29, sp
  4081d0:	stp	x19, x20, [sp, #16]
  4081d4:	adrp	x20, 41a000 <ferror@plt+0x18000>
  4081d8:	add	x20, x20, #0xc60
  4081dc:	stp	x21, x22, [sp, #32]
  4081e0:	adrp	x21, 41a000 <ferror@plt+0x18000>
  4081e4:	add	x21, x21, #0xc58
  4081e8:	sub	x20, x20, x21
  4081ec:	mov	w22, w0
  4081f0:	stp	x23, x24, [sp, #48]
  4081f4:	mov	x23, x1
  4081f8:	mov	x24, x2
  4081fc:	bl	401aa0 <memcpy@plt-0x40>
  408200:	cmp	xzr, x20, asr #3
  408204:	b.eq	408230 <ferror@plt+0x6230>  // b.none
  408208:	asr	x20, x20, #3
  40820c:	mov	x19, #0x0                   	// #0
  408210:	ldr	x3, [x21, x19, lsl #3]
  408214:	mov	x2, x24
  408218:	add	x19, x19, #0x1
  40821c:	mov	x1, x23
  408220:	mov	w0, w22
  408224:	blr	x3
  408228:	cmp	x20, x19
  40822c:	b.ne	408210 <ferror@plt+0x6210>  // b.any
  408230:	ldp	x19, x20, [sp, #16]
  408234:	ldp	x21, x22, [sp, #32]
  408238:	ldp	x23, x24, [sp, #48]
  40823c:	ldp	x29, x30, [sp], #64
  408240:	ret
  408244:	nop
  408248:	ret
  40824c:	nop
  408250:	adrp	x2, 41b000 <ferror@plt+0x19000>
  408254:	mov	x1, #0x0                   	// #0
  408258:	ldr	x2, [x2, #672]
  40825c:	b	401bb0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408260 <.fini>:
  408260:	stp	x29, x30, [sp, #-16]!
  408264:	mov	x29, sp
  408268:	ldp	x29, x30, [sp], #16
  40826c:	ret
