-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_8pt is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (95 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (95 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of fft_8pt is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "fft_8pt_fft_8pt,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.256000,HLS_SYN_LAT=126,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=4374,HLS_SYN_LUT=6175,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal temp2_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal temp2_0_ce0 : STD_LOGIC;
    signal temp2_0_we0 : STD_LOGIC;
    signal temp2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp2_0_ce1 : STD_LOGIC;
    signal temp2_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal temp2_1_ce0 : STD_LOGIC;
    signal temp2_1_we0 : STD_LOGIC;
    signal temp2_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp2_1_ce1 : STD_LOGIC;
    signal temp2_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_output_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal FFT_output_0_ce0 : STD_LOGIC;
    signal FFT_output_0_we0 : STD_LOGIC;
    signal FFT_output_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_output_0_ce1 : STD_LOGIC;
    signal FFT_output_0_we1 : STD_LOGIC;
    signal FFT_output_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal FFT_output_1_ce0 : STD_LOGIC;
    signal FFT_output_1_we0 : STD_LOGIC;
    signal FFT_output_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_output_1_ce1 : STD_LOGIC;
    signal FFT_output_1_we1 : STD_LOGIC;
    signal buffer_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buffer_M_value_ce0 : STD_LOGIC;
    signal buffer_M_value_we0 : STD_LOGIC;
    signal buffer_M_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_M_value_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buffer_M_value_1_ce0 : STD_LOGIC;
    signal buffer_M_value_1_we0 : STD_LOGIC;
    signal buffer_M_value_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buffer_M_value_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp1_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal temp1_M_value_ce0 : STD_LOGIC;
    signal temp1_M_value_we0 : STD_LOGIC;
    signal temp1_M_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp1_M_value_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp1_M_value_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal temp1_M_value_ce1 : STD_LOGIC;
    signal temp1_M_value_we1 : STD_LOGIC;
    signal temp1_M_value_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp1_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal temp1_M_value_1_ce0 : STD_LOGIC;
    signal temp1_M_value_1_we0 : STD_LOGIC;
    signal temp1_M_value_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp1_M_value_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp1_M_value_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal temp1_M_value_1_ce1 : STD_LOGIC;
    signal temp1_M_value_1_we1 : STD_LOGIC;
    signal temp1_M_value_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reversed_buffer_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal reversed_buffer_M_value_ce0 : STD_LOGIC;
    signal reversed_buffer_M_value_we0 : STD_LOGIC;
    signal reversed_buffer_M_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reversed_buffer_M_value_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reversed_buffer_M_value_ce1 : STD_LOGIC;
    signal reversed_buffer_M_value_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reversed_buffer_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal reversed_buffer_M_value_1_ce0 : STD_LOGIC;
    signal reversed_buffer_M_value_1_we0 : STD_LOGIC;
    signal reversed_buffer_M_value_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reversed_buffer_M_value_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reversed_buffer_M_value_1_ce1 : STD_LOGIC;
    signal reversed_buffer_M_value_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_1_fu_82_ap_start : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_1_fu_82_ap_done : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_1_fu_82_ap_idle : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_1_fu_82_ap_ready : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_2_fu_90_ap_start : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_2_fu_90_ap_done : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_2_fu_90_ap_idle : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_2_fu_90_ap_ready : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_start : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_done : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_idle : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_ready : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_in_stream_TREADY : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_4_fu_106_ap_start : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_4_fu_106_ap_done : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_4_fu_106_ap_idle : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_4_fu_106_ap_ready : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_start : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_done : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_idle : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_ready : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_start : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_done : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_idle : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_ready : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_ce1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_ce1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_ce1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_we1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_ce1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_we1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_ce : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_ce : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_bfs2_fu_130_ap_start : STD_LOGIC;
    signal grp_bfs2_fu_130_ap_done : STD_LOGIC;
    signal grp_bfs2_fu_130_ap_idle : STD_LOGIC;
    signal grp_bfs2_fu_130_ap_ready : STD_LOGIC;
    signal grp_bfs2_fu_130_temp1_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_bfs2_fu_130_temp1_0_ce0 : STD_LOGIC;
    signal grp_bfs2_fu_130_temp1_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_bfs2_fu_130_temp1_0_ce1 : STD_LOGIC;
    signal grp_bfs2_fu_130_temp1_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_bfs2_fu_130_temp1_1_ce0 : STD_LOGIC;
    signal grp_bfs2_fu_130_temp1_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_bfs2_fu_130_temp1_1_ce1 : STD_LOGIC;
    signal grp_bfs2_fu_130_temp2_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_bfs2_fu_130_temp2_0_ce0 : STD_LOGIC;
    signal grp_bfs2_fu_130_temp2_0_we0 : STD_LOGIC;
    signal grp_bfs2_fu_130_temp2_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_temp2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_bfs2_fu_130_temp2_1_ce0 : STD_LOGIC;
    signal grp_bfs2_fu_130_temp2_1_we0 : STD_LOGIC;
    signal grp_bfs2_fu_130_temp2_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_162_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_162_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_162_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bfs2_fu_130_grp_fu_162_p_ce : STD_LOGIC;
    signal grp_bfs2_fu_130_grp_fu_166_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_166_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_166_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bfs2_fu_130_grp_fu_166_p_ce : STD_LOGIC;
    signal grp_bfs2_fu_130_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bfs2_fu_130_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_bfs2_fu_130_grp_fu_178_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_178_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_178_p_ce : STD_LOGIC;
    signal grp_bfs2_fu_130_grp_fu_182_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_182_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bfs2_fu_130_grp_fu_182_p_ce : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_start : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_done : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_idle : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_ready : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_ce1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_ce1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_ce1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_we1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_we0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_ce1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_we1 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_ce : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_ce : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_ce : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_ce : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_ce : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_ce : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_start : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_done : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_idle : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_ready : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_out_stream_TREADY : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_out_stream_TDATA : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_out_stream_TVALID : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_0_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_1_ce0 : STD_LOGIC;
    signal grp_fft_8pt_Pipeline_1_fu_82_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fft_8pt_Pipeline_2_fu_90_ap_start_reg : STD_LOGIC := '0';
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fft_8pt_Pipeline_4_fu_106_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_bfs2_fu_130_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_fu_162_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_162_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_162_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_162_ce : STD_LOGIC;
    signal grp_fu_166_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_166_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_166_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_166_ce : STD_LOGIC;
    signal grp_fu_170_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_170_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_170_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_170_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_170_ce : STD_LOGIC;
    signal grp_fu_174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_174_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_174_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_174_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_174_ce : STD_LOGIC;
    signal grp_fu_178_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_178_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_178_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_178_ce : STD_LOGIC;
    signal grp_fu_182_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_182_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_182_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_182_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal regslice_both_out_stream_U_apdone_blk : STD_LOGIC;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal regslice_both_in_stream_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (95 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_U_ack_in : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft_8pt_fft_8pt_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buffer_M_value_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_M_value_ce0 : OUT STD_LOGIC;
        buffer_M_value_we0 : OUT STD_LOGIC;
        buffer_M_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_M_value_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_M_value_1_ce0 : OUT STD_LOGIC;
        buffer_M_value_1_we0 : OUT STD_LOGIC;
        buffer_M_value_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_fft_8pt_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp1_M_value_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp1_M_value_ce0 : OUT STD_LOGIC;
        temp1_M_value_we0 : OUT STD_LOGIC;
        temp1_M_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp1_M_value_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp1_M_value_1_ce0 : OUT STD_LOGIC;
        temp1_M_value_1_we0 : OUT STD_LOGIC;
        temp1_M_value_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_fft_8pt_Pipeline_VITIS_LOOP_55_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (95 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        buffer_M_value_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_M_value_ce0 : OUT STD_LOGIC;
        buffer_M_value_we0 : OUT STD_LOGIC;
        buffer_M_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_M_value_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_M_value_1_ce0 : OUT STD_LOGIC;
        buffer_M_value_1_we0 : OUT STD_LOGIC;
        buffer_M_value_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_fft_8pt_Pipeline_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        reversed_buffer_M_value_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        reversed_buffer_M_value_ce0 : OUT STD_LOGIC;
        reversed_buffer_M_value_we0 : OUT STD_LOGIC;
        reversed_buffer_M_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        reversed_buffer_M_value_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        reversed_buffer_M_value_1_ce0 : OUT STD_LOGIC;
        reversed_buffer_M_value_1_we0 : OUT STD_LOGIC;
        reversed_buffer_M_value_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_fft_8pt_Pipeline_VITIS_LOOP_14_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buffer_M_value_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_M_value_ce0 : OUT STD_LOGIC;
        buffer_M_value_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_M_value_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buffer_M_value_1_ce0 : OUT STD_LOGIC;
        buffer_M_value_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        reversed_buffer_M_value_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        reversed_buffer_M_value_ce0 : OUT STD_LOGIC;
        reversed_buffer_M_value_we0 : OUT STD_LOGIC;
        reversed_buffer_M_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        reversed_buffer_M_value_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        reversed_buffer_M_value_1_ce0 : OUT STD_LOGIC;
        reversed_buffer_M_value_1_we0 : OUT STD_LOGIC;
        reversed_buffer_M_value_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_fft_8pt_Pipeline_VITIS_LOOP_20_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        reversed_buffer_M_value_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        reversed_buffer_M_value_ce0 : OUT STD_LOGIC;
        reversed_buffer_M_value_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        reversed_buffer_M_value_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        reversed_buffer_M_value_ce1 : OUT STD_LOGIC;
        reversed_buffer_M_value_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        reversed_buffer_M_value_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        reversed_buffer_M_value_1_ce0 : OUT STD_LOGIC;
        reversed_buffer_M_value_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        reversed_buffer_M_value_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        reversed_buffer_M_value_1_ce1 : OUT STD_LOGIC;
        reversed_buffer_M_value_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp1_M_value_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp1_M_value_ce0 : OUT STD_LOGIC;
        temp1_M_value_we0 : OUT STD_LOGIC;
        temp1_M_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp1_M_value_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp1_M_value_ce1 : OUT STD_LOGIC;
        temp1_M_value_we1 : OUT STD_LOGIC;
        temp1_M_value_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp1_M_value_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp1_M_value_1_ce0 : OUT STD_LOGIC;
        temp1_M_value_1_we0 : OUT STD_LOGIC;
        temp1_M_value_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp1_M_value_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp1_M_value_1_ce1 : OUT STD_LOGIC;
        temp1_M_value_1_we1 : OUT STD_LOGIC;
        temp1_M_value_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_162_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_ce : OUT STD_LOGIC;
        grp_fu_166_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_166_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_ce : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC );
    end component;


    component fft_8pt_bfs2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp1_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp1_0_ce0 : OUT STD_LOGIC;
        temp1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp1_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp1_0_ce1 : OUT STD_LOGIC;
        temp1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp1_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp1_1_ce0 : OUT STD_LOGIC;
        temp1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp1_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp1_1_ce1 : OUT STD_LOGIC;
        temp1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp2_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp2_0_ce0 : OUT STD_LOGIC;
        temp2_0_we0 : OUT STD_LOGIC;
        temp2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        temp2_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp2_1_ce0 : OUT STD_LOGIC;
        temp2_1_we0 : OUT STD_LOGIC;
        temp2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_162_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_ce : OUT STD_LOGIC;
        grp_fu_166_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_166_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_ce : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_178_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_ce : OUT STD_LOGIC;
        grp_fu_182_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_182_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_182_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_182_p_ce : OUT STD_LOGIC );
    end component;


    component fft_8pt_fft_8pt_Pipeline_VITIS_LOOP_36_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp2_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp2_0_ce0 : OUT STD_LOGIC;
        temp2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp2_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp2_0_ce1 : OUT STD_LOGIC;
        temp2_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp2_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp2_1_ce0 : OUT STD_LOGIC;
        temp2_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp2_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        temp2_1_ce1 : OUT STD_LOGIC;
        temp2_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        FFT_output_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        FFT_output_0_ce0 : OUT STD_LOGIC;
        FFT_output_0_we0 : OUT STD_LOGIC;
        FFT_output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        FFT_output_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        FFT_output_0_ce1 : OUT STD_LOGIC;
        FFT_output_0_we1 : OUT STD_LOGIC;
        FFT_output_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        FFT_output_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        FFT_output_1_ce0 : OUT STD_LOGIC;
        FFT_output_1_we0 : OUT STD_LOGIC;
        FFT_output_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        FFT_output_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        FFT_output_1_ce1 : OUT STD_LOGIC;
        FFT_output_1_we1 : OUT STD_LOGIC;
        FFT_output_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_162_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_162_p_ce : OUT STD_LOGIC;
        grp_fu_166_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_166_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_166_p_ce : OUT STD_LOGIC;
        grp_fu_170_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_170_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_170_p_ce : OUT STD_LOGIC;
        grp_fu_174_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_174_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_174_p_ce : OUT STD_LOGIC;
        grp_fu_178_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_178_p_ce : OUT STD_LOGIC;
        grp_fu_182_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_182_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_182_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_182_p_ce : OUT STD_LOGIC );
    end component;


    component fft_8pt_fft_8pt_Pipeline_VITIS_LOOP_72_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (95 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        FFT_output_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        FFT_output_0_ce0 : OUT STD_LOGIC;
        FFT_output_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        FFT_output_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        FFT_output_1_ce0 : OUT STD_LOGIC;
        FFT_output_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_temp2_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_FFT_output_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_buffer_M_value_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_temp1_M_value_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_reversed_buffer_M_value_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_8pt_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    temp2_0_U : component fft_8pt_temp2_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp2_0_address0,
        ce0 => temp2_0_ce0,
        we0 => temp2_0_we0,
        d0 => grp_bfs2_fu_130_temp2_0_d0,
        q0 => temp2_0_q0,
        address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_address1,
        ce1 => temp2_0_ce1,
        q1 => temp2_0_q1);

    temp2_1_U : component fft_8pt_temp2_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp2_1_address0,
        ce0 => temp2_1_ce0,
        we0 => temp2_1_we0,
        d0 => grp_bfs2_fu_130_temp2_1_d0,
        q0 => temp2_1_q0,
        address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_address1,
        ce1 => temp2_1_ce1,
        q1 => temp2_1_q1);

    FFT_output_0_U : component fft_8pt_FFT_output_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => FFT_output_0_address0,
        ce0 => FFT_output_0_ce0,
        we0 => FFT_output_0_we0,
        d0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_d0,
        q0 => FFT_output_0_q0,
        address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_address1,
        ce1 => FFT_output_0_ce1,
        we1 => FFT_output_0_we1,
        d1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_d1);

    FFT_output_1_U : component fft_8pt_FFT_output_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => FFT_output_1_address0,
        ce0 => FFT_output_1_ce0,
        we0 => FFT_output_1_we0,
        d0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_d0,
        q0 => FFT_output_1_q0,
        address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_address1,
        ce1 => FFT_output_1_ce1,
        we1 => FFT_output_1_we1,
        d1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_d1);

    buffer_M_value_U : component fft_8pt_buffer_M_value_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buffer_M_value_address0,
        ce0 => buffer_M_value_ce0,
        we0 => buffer_M_value_we0,
        d0 => buffer_M_value_d0,
        q0 => buffer_M_value_q0);

    buffer_M_value_1_U : component fft_8pt_buffer_M_value_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buffer_M_value_1_address0,
        ce0 => buffer_M_value_1_ce0,
        we0 => buffer_M_value_1_we0,
        d0 => buffer_M_value_1_d0,
        q0 => buffer_M_value_1_q0);

    temp1_M_value_U : component fft_8pt_temp1_M_value_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp1_M_value_address0,
        ce0 => temp1_M_value_ce0,
        we0 => temp1_M_value_we0,
        d0 => temp1_M_value_d0,
        q0 => temp1_M_value_q0,
        address1 => temp1_M_value_address1,
        ce1 => temp1_M_value_ce1,
        we1 => temp1_M_value_we1,
        d1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_d1,
        q1 => temp1_M_value_q1);

    temp1_M_value_1_U : component fft_8pt_temp1_M_value_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => temp1_M_value_1_address0,
        ce0 => temp1_M_value_1_ce0,
        we0 => temp1_M_value_1_we0,
        d0 => temp1_M_value_1_d0,
        q0 => temp1_M_value_1_q0,
        address1 => temp1_M_value_1_address1,
        ce1 => temp1_M_value_1_ce1,
        we1 => temp1_M_value_1_we1,
        d1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_d1,
        q1 => temp1_M_value_1_q1);

    reversed_buffer_M_value_U : component fft_8pt_reversed_buffer_M_value_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reversed_buffer_M_value_address0,
        ce0 => reversed_buffer_M_value_ce0,
        we0 => reversed_buffer_M_value_we0,
        d0 => reversed_buffer_M_value_d0,
        q0 => reversed_buffer_M_value_q0,
        address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_address1,
        ce1 => reversed_buffer_M_value_ce1,
        q1 => reversed_buffer_M_value_q1);

    reversed_buffer_M_value_1_U : component fft_8pt_reversed_buffer_M_value_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => reversed_buffer_M_value_1_address0,
        ce0 => reversed_buffer_M_value_1_ce0,
        we0 => reversed_buffer_M_value_1_we0,
        d0 => reversed_buffer_M_value_1_d0,
        q0 => reversed_buffer_M_value_1_q0,
        address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_address1,
        ce1 => reversed_buffer_M_value_1_ce1,
        q1 => reversed_buffer_M_value_1_q1);

    grp_fft_8pt_Pipeline_1_fu_82 : component fft_8pt_fft_8pt_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_8pt_Pipeline_1_fu_82_ap_start,
        ap_done => grp_fft_8pt_Pipeline_1_fu_82_ap_done,
        ap_idle => grp_fft_8pt_Pipeline_1_fu_82_ap_idle,
        ap_ready => grp_fft_8pt_Pipeline_1_fu_82_ap_ready,
        buffer_M_value_address0 => grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_address0,
        buffer_M_value_ce0 => grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_ce0,
        buffer_M_value_we0 => grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_we0,
        buffer_M_value_d0 => grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_d0,
        buffer_M_value_1_address0 => grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_address0,
        buffer_M_value_1_ce0 => grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_ce0,
        buffer_M_value_1_we0 => grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_we0,
        buffer_M_value_1_d0 => grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_d0);

    grp_fft_8pt_Pipeline_2_fu_90 : component fft_8pt_fft_8pt_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_8pt_Pipeline_2_fu_90_ap_start,
        ap_done => grp_fft_8pt_Pipeline_2_fu_90_ap_done,
        ap_idle => grp_fft_8pt_Pipeline_2_fu_90_ap_idle,
        ap_ready => grp_fft_8pt_Pipeline_2_fu_90_ap_ready,
        temp1_M_value_address0 => grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_address0,
        temp1_M_value_ce0 => grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_ce0,
        temp1_M_value_we0 => grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_we0,
        temp1_M_value_d0 => grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_d0,
        temp1_M_value_1_address0 => grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_address0,
        temp1_M_value_1_ce0 => grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_ce0,
        temp1_M_value_1_we0 => grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_we0,
        temp1_M_value_1_d0 => grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_d0);

    grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98 : component fft_8pt_fft_8pt_Pipeline_VITIS_LOOP_55_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_start,
        ap_done => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_done,
        ap_idle => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_idle,
        ap_ready => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_in_stream_TREADY,
        buffer_M_value_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_address0,
        buffer_M_value_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_ce0,
        buffer_M_value_we0 => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_we0,
        buffer_M_value_d0 => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_d0,
        buffer_M_value_1_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_address0,
        buffer_M_value_1_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_ce0,
        buffer_M_value_1_we0 => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_we0,
        buffer_M_value_1_d0 => grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_d0);

    grp_fft_8pt_Pipeline_4_fu_106 : component fft_8pt_fft_8pt_Pipeline_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_8pt_Pipeline_4_fu_106_ap_start,
        ap_done => grp_fft_8pt_Pipeline_4_fu_106_ap_done,
        ap_idle => grp_fft_8pt_Pipeline_4_fu_106_ap_idle,
        ap_ready => grp_fft_8pt_Pipeline_4_fu_106_ap_ready,
        reversed_buffer_M_value_address0 => grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_address0,
        reversed_buffer_M_value_ce0 => grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_ce0,
        reversed_buffer_M_value_we0 => grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_we0,
        reversed_buffer_M_value_d0 => grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_d0,
        reversed_buffer_M_value_1_address0 => grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_address0,
        reversed_buffer_M_value_1_ce0 => grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_ce0,
        reversed_buffer_M_value_1_we0 => grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_we0,
        reversed_buffer_M_value_1_d0 => grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_d0);

    grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112 : component fft_8pt_fft_8pt_Pipeline_VITIS_LOOP_14_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_start,
        ap_done => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_done,
        ap_idle => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_idle,
        ap_ready => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_ready,
        buffer_M_value_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_address0,
        buffer_M_value_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_ce0,
        buffer_M_value_q0 => buffer_M_value_q0,
        buffer_M_value_1_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_1_address0,
        buffer_M_value_1_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_1_ce0,
        buffer_M_value_1_q0 => buffer_M_value_1_q0,
        reversed_buffer_M_value_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_address0,
        reversed_buffer_M_value_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_ce0,
        reversed_buffer_M_value_we0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_we0,
        reversed_buffer_M_value_d0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_d0,
        reversed_buffer_M_value_1_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_address0,
        reversed_buffer_M_value_1_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_ce0,
        reversed_buffer_M_value_1_we0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_we0,
        reversed_buffer_M_value_1_d0 => grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_d0);

    grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122 : component fft_8pt_fft_8pt_Pipeline_VITIS_LOOP_20_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_start,
        ap_done => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_done,
        ap_idle => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_idle,
        ap_ready => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_ready,
        reversed_buffer_M_value_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_address0,
        reversed_buffer_M_value_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_ce0,
        reversed_buffer_M_value_q0 => reversed_buffer_M_value_q0,
        reversed_buffer_M_value_address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_address1,
        reversed_buffer_M_value_ce1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_ce1,
        reversed_buffer_M_value_q1 => reversed_buffer_M_value_q1,
        reversed_buffer_M_value_1_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_address0,
        reversed_buffer_M_value_1_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_ce0,
        reversed_buffer_M_value_1_q0 => reversed_buffer_M_value_1_q0,
        reversed_buffer_M_value_1_address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_address1,
        reversed_buffer_M_value_1_ce1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_ce1,
        reversed_buffer_M_value_1_q1 => reversed_buffer_M_value_1_q1,
        temp1_M_value_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_address0,
        temp1_M_value_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_ce0,
        temp1_M_value_we0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_we0,
        temp1_M_value_d0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_d0,
        temp1_M_value_address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_address1,
        temp1_M_value_ce1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_ce1,
        temp1_M_value_we1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_we1,
        temp1_M_value_d1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_d1,
        temp1_M_value_1_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_address0,
        temp1_M_value_1_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_ce0,
        temp1_M_value_1_we0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_we0,
        temp1_M_value_1_d0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_d0,
        temp1_M_value_1_address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_address1,
        temp1_M_value_1_ce1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_ce1,
        temp1_M_value_1_we1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_we1,
        temp1_M_value_1_d1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_d1,
        grp_fu_162_p_din0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_din0,
        grp_fu_162_p_din1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_din1,
        grp_fu_162_p_opcode => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_opcode,
        grp_fu_162_p_dout0 => grp_fu_162_p2,
        grp_fu_162_p_ce => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_ce,
        grp_fu_166_p_din0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_din0,
        grp_fu_166_p_din1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_din1,
        grp_fu_166_p_opcode => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_opcode,
        grp_fu_166_p_dout0 => grp_fu_166_p2,
        grp_fu_166_p_ce => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_ce,
        grp_fu_170_p_din0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_din1,
        grp_fu_174_p_opcode => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_opcode,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_ce);

    grp_bfs2_fu_130 : component fft_8pt_bfs2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_bfs2_fu_130_ap_start,
        ap_done => grp_bfs2_fu_130_ap_done,
        ap_idle => grp_bfs2_fu_130_ap_idle,
        ap_ready => grp_bfs2_fu_130_ap_ready,
        temp1_0_address0 => grp_bfs2_fu_130_temp1_0_address0,
        temp1_0_ce0 => grp_bfs2_fu_130_temp1_0_ce0,
        temp1_0_q0 => temp1_M_value_q0,
        temp1_0_address1 => grp_bfs2_fu_130_temp1_0_address1,
        temp1_0_ce1 => grp_bfs2_fu_130_temp1_0_ce1,
        temp1_0_q1 => temp1_M_value_q1,
        temp1_1_address0 => grp_bfs2_fu_130_temp1_1_address0,
        temp1_1_ce0 => grp_bfs2_fu_130_temp1_1_ce0,
        temp1_1_q0 => temp1_M_value_1_q0,
        temp1_1_address1 => grp_bfs2_fu_130_temp1_1_address1,
        temp1_1_ce1 => grp_bfs2_fu_130_temp1_1_ce1,
        temp1_1_q1 => temp1_M_value_1_q1,
        temp2_0_address0 => grp_bfs2_fu_130_temp2_0_address0,
        temp2_0_ce0 => grp_bfs2_fu_130_temp2_0_ce0,
        temp2_0_we0 => grp_bfs2_fu_130_temp2_0_we0,
        temp2_0_d0 => grp_bfs2_fu_130_temp2_0_d0,
        temp2_1_address0 => grp_bfs2_fu_130_temp2_1_address0,
        temp2_1_ce0 => grp_bfs2_fu_130_temp2_1_ce0,
        temp2_1_we0 => grp_bfs2_fu_130_temp2_1_we0,
        temp2_1_d0 => grp_bfs2_fu_130_temp2_1_d0,
        grp_fu_162_p_din0 => grp_bfs2_fu_130_grp_fu_162_p_din0,
        grp_fu_162_p_din1 => grp_bfs2_fu_130_grp_fu_162_p_din1,
        grp_fu_162_p_opcode => grp_bfs2_fu_130_grp_fu_162_p_opcode,
        grp_fu_162_p_dout0 => grp_fu_162_p2,
        grp_fu_162_p_ce => grp_bfs2_fu_130_grp_fu_162_p_ce,
        grp_fu_166_p_din0 => grp_bfs2_fu_130_grp_fu_166_p_din0,
        grp_fu_166_p_din1 => grp_bfs2_fu_130_grp_fu_166_p_din1,
        grp_fu_166_p_opcode => grp_bfs2_fu_130_grp_fu_166_p_opcode,
        grp_fu_166_p_dout0 => grp_fu_166_p2,
        grp_fu_166_p_ce => grp_bfs2_fu_130_grp_fu_166_p_ce,
        grp_fu_170_p_din0 => grp_bfs2_fu_130_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_bfs2_fu_130_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_bfs2_fu_130_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_bfs2_fu_130_grp_fu_170_p_ce,
        grp_fu_178_p_din0 => grp_bfs2_fu_130_grp_fu_178_p_din0,
        grp_fu_178_p_din1 => grp_bfs2_fu_130_grp_fu_178_p_din1,
        grp_fu_178_p_dout0 => grp_fu_178_p2,
        grp_fu_178_p_ce => grp_bfs2_fu_130_grp_fu_178_p_ce,
        grp_fu_182_p_din0 => grp_bfs2_fu_130_grp_fu_182_p_din0,
        grp_fu_182_p_din1 => grp_bfs2_fu_130_grp_fu_182_p_din1,
        grp_fu_182_p_dout0 => grp_fu_182_p2,
        grp_fu_182_p_ce => grp_bfs2_fu_130_grp_fu_182_p_ce);

    grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140 : component fft_8pt_fft_8pt_Pipeline_VITIS_LOOP_36_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_start,
        ap_done => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_done,
        ap_idle => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_idle,
        ap_ready => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_ready,
        temp2_0_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_address0,
        temp2_0_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_ce0,
        temp2_0_q0 => temp2_0_q0,
        temp2_0_address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_address1,
        temp2_0_ce1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_ce1,
        temp2_0_q1 => temp2_0_q1,
        temp2_1_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_address0,
        temp2_1_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_ce0,
        temp2_1_q0 => temp2_1_q0,
        temp2_1_address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_address1,
        temp2_1_ce1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_ce1,
        temp2_1_q1 => temp2_1_q1,
        FFT_output_0_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_address0,
        FFT_output_0_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_ce0,
        FFT_output_0_we0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_we0,
        FFT_output_0_d0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_d0,
        FFT_output_0_address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_address1,
        FFT_output_0_ce1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_ce1,
        FFT_output_0_we1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_we1,
        FFT_output_0_d1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_d1,
        FFT_output_1_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_address0,
        FFT_output_1_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_ce0,
        FFT_output_1_we0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_we0,
        FFT_output_1_d0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_d0,
        FFT_output_1_address1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_address1,
        FFT_output_1_ce1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_ce1,
        FFT_output_1_we1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_we1,
        FFT_output_1_d1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_d1,
        grp_fu_162_p_din0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_din0,
        grp_fu_162_p_din1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_din1,
        grp_fu_162_p_opcode => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_opcode,
        grp_fu_162_p_dout0 => grp_fu_162_p2,
        grp_fu_162_p_ce => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_ce,
        grp_fu_166_p_din0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_din0,
        grp_fu_166_p_din1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_din1,
        grp_fu_166_p_opcode => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_opcode,
        grp_fu_166_p_dout0 => grp_fu_166_p2,
        grp_fu_166_p_ce => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_ce,
        grp_fu_170_p_din0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_din0,
        grp_fu_170_p_din1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_din1,
        grp_fu_170_p_opcode => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_opcode,
        grp_fu_170_p_dout0 => grp_fu_170_p2,
        grp_fu_170_p_ce => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_ce,
        grp_fu_174_p_din0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_din0,
        grp_fu_174_p_din1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_din1,
        grp_fu_174_p_opcode => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_opcode,
        grp_fu_174_p_dout0 => grp_fu_174_p2,
        grp_fu_174_p_ce => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_ce,
        grp_fu_178_p_din0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_din0,
        grp_fu_178_p_din1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_din1,
        grp_fu_178_p_dout0 => grp_fu_178_p2,
        grp_fu_178_p_ce => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_ce,
        grp_fu_182_p_din0 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_din0,
        grp_fu_182_p_din1 => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_din1,
        grp_fu_182_p_dout0 => grp_fu_182_p2,
        grp_fu_182_p_ce => grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_ce);

    grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152 : component fft_8pt_fft_8pt_Pipeline_VITIS_LOOP_72_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_start,
        ap_done => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_done,
        ap_idle => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_idle,
        ap_ready => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_ready,
        out_stream_TREADY => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_out_stream_TREADY,
        out_stream_TDATA => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_out_stream_TDATA,
        out_stream_TVALID => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_out_stream_TVALID,
        FFT_output_0_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_0_address0,
        FFT_output_0_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_0_ce0,
        FFT_output_0_q0 => FFT_output_0_q0,
        FFT_output_1_address0 => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_1_address0,
        FFT_output_1_ce0 => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_1_ce0,
        FFT_output_1_q0 => FFT_output_1_q0);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U53 : component fft_8pt_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_162_p0,
        din1 => grp_fu_162_p1,
        opcode => grp_fu_162_opcode,
        ce => grp_fu_162_ce,
        dout => grp_fu_162_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U54 : component fft_8pt_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_166_p0,
        din1 => grp_fu_166_p1,
        ce => grp_fu_166_ce,
        dout => grp_fu_166_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U55 : component fft_8pt_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_170_p0,
        din1 => grp_fu_170_p1,
        opcode => grp_fu_170_opcode,
        ce => grp_fu_170_ce,
        dout => grp_fu_170_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U56 : component fft_8pt_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_174_p0,
        din1 => grp_fu_174_p1,
        opcode => grp_fu_174_opcode,
        ce => grp_fu_174_ce,
        dout => grp_fu_174_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U57 : component fft_8pt_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_178_p0,
        din1 => grp_fu_178_p1,
        ce => grp_fu_178_ce,
        dout => grp_fu_178_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U58 : component fft_8pt_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_182_p0,
        din1 => grp_fu_182_p1,
        ce => grp_fu_182_ce,
        dout => grp_fu_182_p2);

    regslice_both_in_stream_U : component fft_8pt_regslice_both
    generic map (
        DataWidth => 96)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_U_apdone_blk);

    regslice_both_out_stream_U : component fft_8pt_regslice_both
    generic map (
        DataWidth => 96)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_out_stream_TDATA,
        vld_in => grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_out_stream_TVALID,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_bfs2_fu_130_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_bfs2_fu_130_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_bfs2_fu_130_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bfs2_fu_130_ap_ready = ap_const_logic_1)) then 
                    grp_bfs2_fu_130_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_8pt_Pipeline_1_fu_82_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_8pt_Pipeline_1_fu_82_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    grp_fft_8pt_Pipeline_1_fu_82_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_8pt_Pipeline_1_fu_82_ap_ready = ap_const_logic_1)) then 
                    grp_fft_8pt_Pipeline_1_fu_82_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_8pt_Pipeline_2_fu_90_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_8pt_Pipeline_2_fu_90_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
                    grp_fft_8pt_Pipeline_2_fu_90_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_8pt_Pipeline_2_fu_90_ap_ready = ap_const_logic_1)) then 
                    grp_fft_8pt_Pipeline_2_fu_90_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_8pt_Pipeline_4_fu_106_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_8pt_Pipeline_4_fu_106_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_fft_8pt_Pipeline_4_fu_106_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_8pt_Pipeline_4_fu_106_ap_ready = ap_const_logic_1)) then 
                    grp_fft_8pt_Pipeline_4_fu_106_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_ready = ap_const_logic_1)) then 
                    grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_ready = ap_const_logic_1)) then 
                    grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_ready = ap_const_logic_1)) then 
                    grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_ready = ap_const_logic_1)) then 
                    grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_ready = ap_const_logic_1)) then 
                    grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_done, grp_fft_8pt_Pipeline_4_fu_106_ap_done, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_done, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_done, grp_bfs2_fu_130_ap_done, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_done, grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_done, ap_CS_fsm, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_block_state2_on_subcall_done, regslice_both_out_stream_U_apdone_blk, ap_CS_fsm_state17)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_fft_8pt_Pipeline_4_fu_106_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_bfs2_fu_130_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((regslice_both_out_stream_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;

    FFT_output_0_address0_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_0_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            FFT_output_0_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            FFT_output_0_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_address0;
        else 
            FFT_output_0_address0 <= "XXX";
        end if; 
    end process;


    FFT_output_0_ce0_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_0_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            FFT_output_0_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            FFT_output_0_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_ce0;
        else 
            FFT_output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FFT_output_0_ce1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_ce1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            FFT_output_0_ce1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_ce1;
        else 
            FFT_output_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    FFT_output_0_we0_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            FFT_output_0_we0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_we0;
        else 
            FFT_output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    FFT_output_0_we1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_we1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            FFT_output_0_we1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_0_we1;
        else 
            FFT_output_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    FFT_output_1_address0_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_1_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            FFT_output_1_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            FFT_output_1_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_address0;
        else 
            FFT_output_1_address0 <= "XXX";
        end if; 
    end process;


    FFT_output_1_ce0_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_1_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            FFT_output_1_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_FFT_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            FFT_output_1_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_ce0;
        else 
            FFT_output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FFT_output_1_ce1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_ce1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            FFT_output_1_ce1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_ce1;
        else 
            FFT_output_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    FFT_output_1_we0_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            FFT_output_1_we0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_we0;
        else 
            FFT_output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    FFT_output_1_we1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_we1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            FFT_output_1_we1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_FFT_output_1_we1;
        else 
            FFT_output_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_done)
    begin
        if ((grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_bfs2_fu_130_ap_done)
    begin
        if ((grp_bfs2_fu_130_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_done)
    begin
        if ((grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_done)
    begin
        if ((grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state17_blk_assign_proc : process(regslice_both_out_stream_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state1_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_done)
    begin
        if ((grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_fft_8pt_Pipeline_4_fu_106_ap_done)
    begin
        if ((grp_fft_8pt_Pipeline_4_fu_106_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_done)
    begin
        if ((grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state2_on_subcall_done_assign_proc : process(grp_fft_8pt_Pipeline_1_fu_82_ap_done, grp_fft_8pt_Pipeline_2_fu_90_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_fft_8pt_Pipeline_2_fu_90_ap_done = ap_const_logic_0) or (grp_fft_8pt_Pipeline_1_fu_82_ap_done = ap_const_logic_0));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    buffer_M_value_1_address0_assign_proc : process(grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_M_value_1_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_M_value_1_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_M_value_1_address0 <= grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_address0;
        else 
            buffer_M_value_1_address0 <= "XXX";
        end if; 
    end process;


    buffer_M_value_1_ce0_assign_proc : process(grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_M_value_1_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_M_value_1_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_M_value_1_ce0 <= grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_ce0;
        else 
            buffer_M_value_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_M_value_1_d0_assign_proc : process(grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_d0, grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_M_value_1_d0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_M_value_1_d0 <= grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_d0;
        else 
            buffer_M_value_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buffer_M_value_1_we0_assign_proc : process(grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_we0, grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_M_value_1_we0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_M_value_1_we0 <= grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_1_we0;
        else 
            buffer_M_value_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_M_value_address0_assign_proc : process(grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_M_value_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_M_value_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_M_value_address0 <= grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_address0;
        else 
            buffer_M_value_address0 <= "XXX";
        end if; 
    end process;


    buffer_M_value_ce0_assign_proc : process(grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buffer_M_value_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_buffer_M_value_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_M_value_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_M_value_ce0 <= grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_ce0;
        else 
            buffer_M_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buffer_M_value_d0_assign_proc : process(grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_d0, grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_M_value_d0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_M_value_d0 <= grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_d0;
        else 
            buffer_M_value_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buffer_M_value_we0_assign_proc : process(grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_we0, grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buffer_M_value_we0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_buffer_M_value_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buffer_M_value_we0 <= grp_fft_8pt_Pipeline_1_fu_82_buffer_M_value_we0;
        else 
            buffer_M_value_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_bfs2_fu_130_ap_start <= grp_bfs2_fu_130_ap_start_reg;
    grp_fft_8pt_Pipeline_1_fu_82_ap_start <= grp_fft_8pt_Pipeline_1_fu_82_ap_start_reg;
    grp_fft_8pt_Pipeline_2_fu_90_ap_start <= grp_fft_8pt_Pipeline_2_fu_90_ap_start_reg;
    grp_fft_8pt_Pipeline_4_fu_106_ap_start <= grp_fft_8pt_Pipeline_4_fu_106_ap_start_reg;
    grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_start <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_ap_start_reg;
    grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_start <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_ap_start_reg;
    grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_start <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_ap_start_reg;
    grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_start <= grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_ap_start_reg;
    grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_start <= grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_ap_start_reg;
    grp_fft_8pt_Pipeline_VITIS_LOOP_72_2_fu_152_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state16);

    grp_fu_162_ce_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_ce, grp_bfs2_fu_130_grp_fu_162_p_ce, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_ce, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_162_ce <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_162_ce <= grp_bfs2_fu_130_grp_fu_162_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_162_ce <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_ce;
        else 
            grp_fu_162_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_162_opcode_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_opcode, grp_bfs2_fu_130_grp_fu_162_p_opcode, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_opcode, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_162_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_162_opcode <= grp_bfs2_fu_130_grp_fu_162_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_162_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_opcode),2));
        else 
            grp_fu_162_opcode <= "XX";
        end if; 
    end process;


    grp_fu_162_p0_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_din0, grp_bfs2_fu_130_grp_fu_162_p_din0, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_din0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_162_p0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_162_p0 <= grp_bfs2_fu_130_grp_fu_162_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_162_p0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_din0;
        else 
            grp_fu_162_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_162_p1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_din1, grp_bfs2_fu_130_grp_fu_162_p_din1, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_din1, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_162_p1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_162_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_162_p1 <= grp_bfs2_fu_130_grp_fu_162_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_162_p1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_162_p_din1;
        else 
            grp_fu_162_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_166_ce_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_ce, grp_bfs2_fu_130_grp_fu_166_p_ce, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_ce, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_166_ce <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_166_ce <= grp_bfs2_fu_130_grp_fu_166_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_166_ce <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_ce;
        else 
            grp_fu_166_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_166_p0_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_din0, grp_bfs2_fu_130_grp_fu_166_p_din0, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_din0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_166_p0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_166_p0 <= grp_bfs2_fu_130_grp_fu_166_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_166_p0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_din0;
        else 
            grp_fu_166_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_166_p1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_din1, grp_bfs2_fu_130_grp_fu_166_p_din1, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_din1, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_166_p1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_166_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_166_p1 <= grp_bfs2_fu_130_grp_fu_166_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_166_p1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_166_p_din1;
        else 
            grp_fu_166_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_170_ce_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_ce, grp_bfs2_fu_130_grp_fu_170_p_ce, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_ce, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_170_ce <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_170_ce <= grp_bfs2_fu_130_grp_fu_170_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_170_ce <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_ce;
        else 
            grp_fu_170_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_170_opcode_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_opcode, grp_bfs2_fu_130_grp_fu_170_p_opcode, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_opcode, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_170_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_170_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_bfs2_fu_130_grp_fu_170_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_170_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_opcode),2));
        else 
            grp_fu_170_opcode <= "XX";
        end if; 
    end process;


    grp_fu_170_p0_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_din0, grp_bfs2_fu_130_grp_fu_170_p_din0, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_din0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_170_p0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_170_p0 <= grp_bfs2_fu_130_grp_fu_170_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_170_p0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_din0;
        else 
            grp_fu_170_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_170_p1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_din1, grp_bfs2_fu_130_grp_fu_170_p_din1, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_din1, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_170_p1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_170_p1 <= grp_bfs2_fu_130_grp_fu_170_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_170_p1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_170_p_din1;
        else 
            grp_fu_170_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_174_ce_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_ce, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_ce, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_174_ce <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_174_ce <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_ce;
        else 
            grp_fu_174_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_174_opcode_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_opcode, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_opcode, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_174_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_174_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_opcode),2));
        else 
            grp_fu_174_opcode <= "XX";
        end if; 
    end process;


    grp_fu_174_p0_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_din0, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_din0, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_174_p0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_174_p0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_din0;
        else 
            grp_fu_174_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_174_p1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_din1, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_din1, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_174_p1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_174_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_174_p1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_grp_fu_174_p_din1;
        else 
            grp_fu_174_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_178_ce_assign_proc : process(grp_bfs2_fu_130_grp_fu_178_p_ce, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_178_ce <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_178_ce <= grp_bfs2_fu_130_grp_fu_178_p_ce;
        else 
            grp_fu_178_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_178_p0_assign_proc : process(grp_bfs2_fu_130_grp_fu_178_p_din0, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_178_p0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_178_p0 <= grp_bfs2_fu_130_grp_fu_178_p_din0;
        else 
            grp_fu_178_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_178_p1_assign_proc : process(grp_bfs2_fu_130_grp_fu_178_p_din1, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_178_p1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_178_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_178_p1 <= grp_bfs2_fu_130_grp_fu_178_p_din1;
        else 
            grp_fu_178_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_182_ce_assign_proc : process(grp_bfs2_fu_130_grp_fu_182_p_ce, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_182_ce <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_182_ce <= grp_bfs2_fu_130_grp_fu_182_p_ce;
        else 
            grp_fu_182_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_182_p0_assign_proc : process(grp_bfs2_fu_130_grp_fu_182_p_din0, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_182_p0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_182_p0 <= grp_bfs2_fu_130_grp_fu_182_p_din0;
        else 
            grp_fu_182_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_182_p1_assign_proc : process(grp_bfs2_fu_130_grp_fu_182_p_din1, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_182_p1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_grp_fu_182_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_182_p1 <= grp_bfs2_fu_130_grp_fu_182_p_din1;
        else 
            grp_fu_182_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    in_stream_TREADY <= regslice_both_in_stream_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_in_stream_TREADY, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_stream_TREADY_int_regslice <= grp_fft_8pt_Pipeline_VITIS_LOOP_55_1_fu_98_in_stream_TREADY;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_U_vld_out;

    reversed_buffer_M_value_1_address0_assign_proc : process(grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            reversed_buffer_M_value_1_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reversed_buffer_M_value_1_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reversed_buffer_M_value_1_address0 <= grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_address0;
        else 
            reversed_buffer_M_value_1_address0 <= "XXX";
        end if; 
    end process;


    reversed_buffer_M_value_1_ce0_assign_proc : process(grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            reversed_buffer_M_value_1_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reversed_buffer_M_value_1_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reversed_buffer_M_value_1_ce0 <= grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_ce0;
        else 
            reversed_buffer_M_value_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reversed_buffer_M_value_1_ce1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            reversed_buffer_M_value_1_ce1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_1_ce1;
        else 
            reversed_buffer_M_value_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reversed_buffer_M_value_1_d0_assign_proc : process(grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_d0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_d0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reversed_buffer_M_value_1_d0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reversed_buffer_M_value_1_d0 <= grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_d0;
        else 
            reversed_buffer_M_value_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reversed_buffer_M_value_1_we0_assign_proc : process(grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_we0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_we0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reversed_buffer_M_value_1_we0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reversed_buffer_M_value_1_we0 <= grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_1_we0;
        else 
            reversed_buffer_M_value_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reversed_buffer_M_value_address0_assign_proc : process(grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            reversed_buffer_M_value_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reversed_buffer_M_value_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reversed_buffer_M_value_address0 <= grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_address0;
        else 
            reversed_buffer_M_value_address0 <= "XXX";
        end if; 
    end process;


    reversed_buffer_M_value_ce0_assign_proc : process(grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            reversed_buffer_M_value_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reversed_buffer_M_value_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reversed_buffer_M_value_ce0 <= grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_ce0;
        else 
            reversed_buffer_M_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reversed_buffer_M_value_ce1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_ce1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            reversed_buffer_M_value_ce1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_reversed_buffer_M_value_ce1;
        else 
            reversed_buffer_M_value_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reversed_buffer_M_value_d0_assign_proc : process(grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_d0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_d0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reversed_buffer_M_value_d0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reversed_buffer_M_value_d0 <= grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_d0;
        else 
            reversed_buffer_M_value_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    reversed_buffer_M_value_we0_assign_proc : process(grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_we0, grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_we0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            reversed_buffer_M_value_we0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_14_1_fu_112_reversed_buffer_M_value_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            reversed_buffer_M_value_we0 <= grp_fft_8pt_Pipeline_4_fu_106_reversed_buffer_M_value_we0;
        else 
            reversed_buffer_M_value_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp1_M_value_1_address0_assign_proc : process(grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_address0, grp_bfs2_fu_130_temp1_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp1_M_value_1_address0 <= grp_bfs2_fu_130_temp1_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_1_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp1_M_value_1_address0 <= grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_address0;
        else 
            temp1_M_value_1_address0 <= "XXX";
        end if; 
    end process;


    temp1_M_value_1_address1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_address1, grp_bfs2_fu_130_temp1_1_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp1_M_value_1_address1 <= grp_bfs2_fu_130_temp1_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_1_address1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_address1;
        else 
            temp1_M_value_1_address1 <= "XXX";
        end if; 
    end process;


    temp1_M_value_1_ce0_assign_proc : process(grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_ce0, grp_bfs2_fu_130_temp1_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp1_M_value_1_ce0 <= grp_bfs2_fu_130_temp1_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_1_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp1_M_value_1_ce0 <= grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_ce0;
        else 
            temp1_M_value_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp1_M_value_1_ce1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_ce1, grp_bfs2_fu_130_temp1_1_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp1_M_value_1_ce1 <= grp_bfs2_fu_130_temp1_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_1_ce1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_ce1;
        else 
            temp1_M_value_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp1_M_value_1_d0_assign_proc : process(grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_d0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_1_d0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp1_M_value_1_d0 <= grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_d0;
        else 
            temp1_M_value_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp1_M_value_1_we0_assign_proc : process(grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_we0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_1_we0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp1_M_value_1_we0 <= grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_1_we0;
        else 
            temp1_M_value_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp1_M_value_1_we1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_1_we1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_1_we1;
        else 
            temp1_M_value_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    temp1_M_value_address0_assign_proc : process(grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_address0, grp_bfs2_fu_130_temp1_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp1_M_value_address0 <= grp_bfs2_fu_130_temp1_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp1_M_value_address0 <= grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_address0;
        else 
            temp1_M_value_address0 <= "XXX";
        end if; 
    end process;


    temp1_M_value_address1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_address1, grp_bfs2_fu_130_temp1_0_address1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp1_M_value_address1 <= grp_bfs2_fu_130_temp1_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_address1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_address1;
        else 
            temp1_M_value_address1 <= "XXX";
        end if; 
    end process;


    temp1_M_value_ce0_assign_proc : process(grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_ce0, grp_bfs2_fu_130_temp1_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp1_M_value_ce0 <= grp_bfs2_fu_130_temp1_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp1_M_value_ce0 <= grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_ce0;
        else 
            temp1_M_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp1_M_value_ce1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_ce1, grp_bfs2_fu_130_temp1_0_ce1, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp1_M_value_ce1 <= grp_bfs2_fu_130_temp1_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_ce1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_ce1;
        else 
            temp1_M_value_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp1_M_value_d0_assign_proc : process(grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_d0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_d0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_d0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp1_M_value_d0 <= grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_d0;
        else 
            temp1_M_value_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp1_M_value_we0_assign_proc : process(grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_we0, grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_we0, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_we0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp1_M_value_we0 <= grp_fft_8pt_Pipeline_2_fu_90_temp1_M_value_we0;
        else 
            temp1_M_value_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp1_M_value_we1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_we1, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            temp1_M_value_we1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_20_1_fu_122_temp1_M_value_we1;
        else 
            temp1_M_value_we1 <= ap_const_logic_0;
        end if; 
    end process;


    temp2_0_address0_assign_proc : process(grp_bfs2_fu_130_temp2_0_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp2_0_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp2_0_address0 <= grp_bfs2_fu_130_temp2_0_address0;
        else 
            temp2_0_address0 <= "XXX";
        end if; 
    end process;


    temp2_0_ce0_assign_proc : process(grp_bfs2_fu_130_temp2_0_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp2_0_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp2_0_ce0 <= grp_bfs2_fu_130_temp2_0_ce0;
        else 
            temp2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp2_0_ce1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_ce1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp2_0_ce1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_0_ce1;
        else 
            temp2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp2_0_we0_assign_proc : process(grp_bfs2_fu_130_temp2_0_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp2_0_we0 <= grp_bfs2_fu_130_temp2_0_we0;
        else 
            temp2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp2_1_address0_assign_proc : process(grp_bfs2_fu_130_temp2_1_address0, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp2_1_address0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp2_1_address0 <= grp_bfs2_fu_130_temp2_1_address0;
        else 
            temp2_1_address0 <= "XXX";
        end if; 
    end process;


    temp2_1_ce0_assign_proc : process(grp_bfs2_fu_130_temp2_1_ce0, grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp2_1_ce0 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp2_1_ce0 <= grp_bfs2_fu_130_temp2_1_ce0;
        else 
            temp2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp2_1_ce1_assign_proc : process(grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_ce1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            temp2_1_ce1 <= grp_fft_8pt_Pipeline_VITIS_LOOP_36_1_fu_140_temp2_1_ce1;
        else 
            temp2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp2_1_we0_assign_proc : process(grp_bfs2_fu_130_temp2_1_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            temp2_1_we0 <= grp_bfs2_fu_130_temp2_1_we0;
        else 
            temp2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
