Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"Code/MEMBANK" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\iseproj\Org\Project\M_datapath_IO.v" into library work
Parsing module <M_datapath>.
Analyzing Verilog file "D:\iseproj\Org\Project\mulit_ctrl_IO.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "D:\iseproj\Org\Project\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\iseproj\Org\Project\Code\MEMBANK\UARTER.v" into library work
Parsing module <UARTER>.
Analyzing Verilog file "D:\iseproj\Org\Project\Code\MEMBANK\BYTE2WORD.v" into library work
Parsing module <BYTE2WORD>.
Analyzing Verilog file "D:\iseproj\Org\Project\vgac.v" into library work
Parsing module <vgac>.
Analyzing Verilog file "D:\iseproj\Org\Project\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "D:\iseproj\Org\Project\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "D:\iseproj\Org\Project\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "D:\iseproj\Org\Project\Seg7_Dev_IO.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "D:\iseproj\Org\Project\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "D:\iseproj\Org\Project\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "D:\iseproj\Org\Project\Multi_CPU.vf" into library work
Parsing module <Multi_CPU>.
Analyzing Verilog file "D:\iseproj\Org\Project\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "D:\iseproj\Org\Project\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "D:\iseproj\Org\Project\ipcore_dir\wall.v" into library work
Parsing module <wall>.
Analyzing Verilog file "D:\iseproj\Org\Project\ipcore_dir\VRAM.v" into library work
Parsing module <VRAM>.
Analyzing Verilog file "D:\iseproj\Org\Project\ipcore_dir\ci.v" into library work
Parsing module <ci>.
Analyzing Verilog file "D:\iseproj\Org\Project\ipcore_dir\character.v" into library work
Parsing module <character>.
Analyzing Verilog file "D:\iseproj\Org\Project\ipcore_dir\background.v" into library work
Parsing module <background>.
Analyzing Verilog file "D:\iseproj\Org\Project\Counter_3_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "D:\iseproj\Org\Project\Code\ps2.v" into library work
Parsing module <ps2>.
Analyzing Verilog file "D:\iseproj\Org\Project\Code\MEMBANK\MEMBANK.v" into library work
Parsing module <MEMBANK>.
Analyzing Verilog file "D:\iseproj\Org\Project\Code\GPU.v" into library work
Parsing module <GPU>.
Analyzing Verilog file "D:\iseproj\Org\Project\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "D:\iseproj\Org\Project\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\iseproj\Org\Project\top.v" Line 84: Port CPU_MIO is not connected to this instance
WARNING:HDLCompiler:327 - "D:\iseproj\Org\Project\top.v" Line 90: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:1016 - "D:\iseproj\Org\Project\top.v" Line 108: Port counter_set is not connected to this instance

Elaborating module <top>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "D:\iseproj\Org\Project\top.v" Line 68: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <clk_div>.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "D:\iseproj\Org\Project\top.v" Line 79: Assignment to Ai ignored, since the identifier is never used

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <Multi_CPU>.

Elaborating module <M_datapath>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\M_datapath_IO.v" Line 21: Empty module <M_datapath> remains a black box.

Elaborating module <ctrl>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\mulit_ctrl_IO.v" Line 21: Empty module <ctrl> remains a black box.

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <MEMBANK>.

Elaborating module <UARTER>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\Code\MEMBANK\UARTER.v" Line 21: Empty module <UARTER> remains a black box.

Elaborating module <BYTE2WORD>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\Code\MEMBANK\BYTE2WORD.v" Line 21: Empty module <BYTE2WORD> remains a black box.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.
WARNING:HDLCompiler:189 - "D:\iseproj\Org\Project\Code\MEMBANK\MEMBANK.v" Line 95: Size mismatch in connection of port <addra>. Formal port size is 10-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "D:\iseproj\Org\Project\top.v" Line 90: Size mismatch in connection of port <Addr>. Formal port size is 12-bit while actual signal size is 77-bit.

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1127 - "D:\iseproj\Org\Project\Counter_3_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "D:\iseproj\Org\Project\Counter_3_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.

Elaborating module <Seg7_Dev>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\Seg7_Dev_IO.v" Line 21: Empty module <Seg7_Dev> remains a black box.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1127 - "D:\iseproj\Org\Project\top.v" Line 111: Assignment to ram_data_in ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "D:\iseproj\Org\Project\top.v" Line 112: Size mismatch in connection of port <ram_addr>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "D:\iseproj\Org\Project\top.v" Line 115: Size mismatch in connection of port <vram_data>. Formal port size is 12-bit while actual signal size is 1-bit.

Elaborating module <VRAM>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\ipcore_dir\VRAM.v" Line 39: Empty module <VRAM> remains a black box.
WARNING:HDLCompiler:189 - "D:\iseproj\Org\Project\top.v" Line 123: Size mismatch in connection of port <dina>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "D:\iseproj\Org\Project\top.v" Line 124: Size mismatch in connection of port <doutb>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <background>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\ipcore_dir\background.v" Line 39: Empty module <background> remains a black box.

Elaborating module <character>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\ipcore_dir\character.v" Line 39: Empty module <character> remains a black box.

Elaborating module <ci>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\ipcore_dir\ci.v" Line 39: Empty module <ci> remains a black box.

Elaborating module <wall>.
WARNING:HDLCompiler:1499 - "D:\iseproj\Org\Project\ipcore_dir\wall.v" Line 39: Empty module <wall> remains a black box.

Elaborating module <GPU>.
WARNING:HDLCompiler:413 - "D:\iseproj\Org\Project\Code\GPU.v" Line 32: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:189 - "D:\iseproj\Org\Project\top.v" Line 134: Size mismatch in connection of port <row>. Formal port size is 9-bit while actual signal size is 1-bit.

Elaborating module <vgac>.
WARNING:HDLCompiler:189 - "D:\iseproj\Org\Project\top.v" Line 137: Size mismatch in connection of port <d_in>. Formal port size is 12-bit while actual signal size is 1-bit.

Elaborating module <ps2>.
WARNING:HDLCompiler:634 - "D:\iseproj\Org\Project\top.v" Line 90: Net <MDi> does not have a driver.
WARNING:HDLCompiler:552 - "D:\iseproj\Org\Project\top.v" Line 89: Input port enm is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\iseproj\Org\Project\top.v".
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 67: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 78: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 78: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 78: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 84: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 89: Output port <MAddr> of the instance <U31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 89: Output port <MBDi> of the instance <U31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 89: Output port <TESTD> of the instance <U31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 89: Output port <TxEnd> of the instance <U31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 89: Output port <mclk> of the instance <U31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 89: Output port <MWR> of the instance <U31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 89: Output port <MEN> of the instance <U31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 101: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 108: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 108: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 110: Output port <ram_data_in> of the instance <U4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 137: Output port <rdn> of the instance <vga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\iseproj\Org\Project\top.v" line 140: Output port <ready> of the instance <ps2_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <MDi> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "D:\iseproj\Org\Project\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Multi_CPU>.
    Related source file is "D:\iseproj\Org\Project\Multi_CPU.vf".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Multi_CPU> synthesized.

Synthesizing Unit <MEMBANK>.
    Related source file is "D:\iseproj\Org\Project\Code\MEMBANK\MEMBANK.v".
        COUNTER_MSB = 9
        WIDTH = 8
        DEPTH_BITS = 7
        ADDR_WIDTH = 12
    Summary:
	inferred   1 Multiplexer(s).
Unit <MEMBANK> synthesized.

Synthesizing Unit <Counter_x>.
    Related source file is "D:\iseproj\Org\Project\Counter_3_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_17_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter_x> synthesized.

Synthesizing Unit <MIO_BUS>.
    Related source file is "D:\iseproj\Org\Project\MIO_BUS_IO.v".
WARNING:Xst:647 - Input <BTN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr_bus<27:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <led_out<15:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  35 Multiplexer(s).
Unit <MIO_BUS> synthesized.

Synthesizing Unit <GPU>.
    Related source file is "D:\iseproj\Org\Project\Code\GPU.v".
    Found 12-bit register for signal <vga_data>.
    Found 18-bit register for signal <vram_addr>.
    Found 18-bit adder for signal <GND_31_o_row[8]_add_2_OUT> created at line 32.
    Found 10-bit comparator greater for signal <col[9]_PWR_29_o_LessThan_2_o> created at line 31
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <GPU> synthesized.

Synthesizing Unit <vgac>.
    Related source file is "D:\iseproj\Org\Project\vgac.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 4-bit register for signal <r>.
    Found 4-bit register for signal <g>.
    Found 4-bit register for signal <b>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col> created at line 56.
    Found 10-bit adder for signal <h_count[9]_GND_32_o_add_2_OUT> created at line 38.
    Found 10-bit adder for signal <v_count[9]_GND_32_o_add_8_OUT> created at line 50.
    Found 9-bit subtractor for signal <row<8:0>> created at line 55.
    Found 10-bit comparator greater for signal <h_sync> created at line 57
    Found 10-bit comparator greater for signal <v_sync> created at line 58
    Found 10-bit comparator greater for signal <GND_32_o_h_count[9]_LessThan_17_o> created at line 59
    Found 10-bit comparator greater for signal <h_count[9]_PWR_30_o_LessThan_18_o> created at line 59
    Found 10-bit comparator greater for signal <GND_32_o_v_count[9]_LessThan_19_o> created at line 60
    Found 10-bit comparator greater for signal <v_count[9]_PWR_30_o_LessThan_20_o> created at line 60
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vgac> synthesized.

Synthesizing Unit <ps2>.
    Related source file is "D:\iseproj\Org\Project\Code\ps2.v".
    Found 4-bit register for signal <cnt>.
    Found 8-bit register for signal <data_in>.
    Found 10-bit register for signal <data>.
    Found 1-bit register for signal <ps2_clk_sign1>.
    Found 1-bit register for signal <ps2_clk_sign2>.
    Found 1-bit register for signal <ps2_clk_sign3>.
    Found 1-bit register for signal <key_break>.
    Found 1-bit register for signal <key_done>.
    Found 1-bit register for signal <key_expand>.
    Found 1-bit register for signal <ps2_clk_sign0>.
    Found 1-bit register for signal <negedge_ps2_clk_shift>.
    Found 4-bit adder for signal <cnt[3]_GND_33_o_add_1_OUT> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ps2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 2
 10-bit subtractor                                     : 1
 18-bit adder                                          : 1
 32-bit adder                                          : 1
 33-bit subtractor                                     : 1
 4-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 30
 1-bit register                                        : 14
 10-bit register                                       : 4
 12-bit register                                       : 1
 18-bit register                                       : 1
 24-bit register                                       : 1
 32-bit register                                       : 2
 33-bit register                                       : 1
 4-bit register                                        : 4
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 8
 1-bit comparator not equal                            : 1
 10-bit comparator greater                             : 7
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 19
 10-bit 2-to-1 multiplexer                             : 6
 12-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 11
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <SSeg7_Dev.ngc>.
Reading core <ipcore_dir/VRAM.ngc>.
Reading core <Multi_8CH32.ngc>.
Reading core <SPIO.ngc>.
Reading core <PIO.ngc>.
Reading core <ipcore_dir/background.ngc>.
Reading core <ipcore_dir/character.ngc>.
Reading core <ipcore_dir/ci.ngc>.
Reading core <ipcore_dir/wall.ngc>.
Reading core <Seg7_Dev.ngc>.
Reading core <Code/MEMBANK/BYTE2WORD.ngc>.
Reading core <Code/MEMBANK/UARTER.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <M_datapath.ngc>.
Reading core <ctrl.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <SSeg7_Dev> for timing and area information for instance <U6>.
Loading core <VRAM> for timing and area information for instance <frame>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <SPIO> for timing and area information for instance <U7>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <background> for timing and area information for instance <back>.
Loading core <character> for timing and area information for instance <player>.
Loading core <ci> for timing and area information for instance <cici>.
Loading core <wall> for timing and area information for instance <walls>.
Loading core <Seg7_Dev> for timing and area information for instance <U61>.
Loading core <BYTE2WORD> for timing and area information for instance <U103>.
Loading core <UARTER> for timing and area information for instance <MEM>.
Loading core <RAM_B> for timing and area information for instance <U105>.
Loading core <M_datapath> for timing and area information for instance <U1_2>.
Loading core <ctrl> for timing and area information for instance <U11>.
WARNING:Xst:1710 - FF/Latch <r_0> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_1> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_3> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_0> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_1> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_3> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_1> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_2> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <b_3> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <row_addr_1> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <row_addr_2> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <row_addr_3> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <row_addr_4> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <row_addr_5> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <row_addr_6> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <row_addr_7> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <row_addr_8> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <vga_data_1> of sequential type is unconnected in block <gpu>.
WARNING:Xst:2677 - Node <vga_data_2> of sequential type is unconnected in block <gpu>.
WARNING:Xst:2677 - Node <vga_data_3> of sequential type is unconnected in block <gpu>.
WARNING:Xst:2677 - Node <vga_data_4> of sequential type is unconnected in block <gpu>.
WARNING:Xst:2677 - Node <vga_data_5> of sequential type is unconnected in block <gpu>.
WARNING:Xst:2677 - Node <vga_data_6> of sequential type is unconnected in block <gpu>.
WARNING:Xst:2677 - Node <vga_data_7> of sequential type is unconnected in block <gpu>.
WARNING:Xst:2677 - Node <vga_data_8> of sequential type is unconnected in block <gpu>.
WARNING:Xst:2677 - Node <vga_data_9> of sequential type is unconnected in block <gpu>.
WARNING:Xst:2677 - Node <vga_data_10> of sequential type is unconnected in block <gpu>.
WARNING:Xst:2677 - Node <vga_data_11> of sequential type is unconnected in block <gpu>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <ps2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <ps2> synthesized (advanced).

Synthesizing (advanced) Unit <vgac>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vgac> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter_x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 18-bit adder                                          : 1
 33-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 160
 Flip-Flops                                            : 160
# Comparators                                          : 8
 1-bit comparator not equal                            : 1
 10-bit comparator greater                             : 7
# Multiplexers                                         : 105
 1-bit 2-to-1 multiplexer                              : 84
 10-bit 2-to-1 multiplexer                             : 5
 12-bit 2-to-1 multiplexer                             : 1
 18-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 11
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <r_0> in Unit <vgac> is equivalent to the following 10 FFs/Latches, which will be removed : <r_1> <r_2> <r_3> <g_0> <g_1> <g_2> <g_3> <b_1> <b_2> <b_3> 
INFO:Xst:2261 - The FF/Latch <vga_data_1> in Unit <GPU> is equivalent to the following 10 FFs/Latches, which will be removed : <vga_data_2> <vga_data_3> <vga_data_4> <vga_data_5> <vga_data_6> <vga_data_7> <vga_data_8> <vga_data_9> <vga_data_10> <vga_data_11> 
WARNING:Xst:1710 - FF/Latch <r_0> (without init value) has a constant value of 0 in block <vgac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vga_data_1> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vram_addr_11> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vram_addr_12> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vram_addr_13> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vram_addr_14> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vram_addr_15> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vram_addr_16> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vram_addr_17> (without init value) has a constant value of 0 in block <GPU>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <MIO_BUS> ...

Optimizing unit <ps2> ...

Optimizing unit <Counter_x> ...

Optimizing unit <vgac> ...

Optimizing unit <GPU> ...
WARNING:Xst:2677 - Node <ps2_2/key_done> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga/row_addr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga/row_addr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga/row_addr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga/row_addr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga/row_addr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga/row_addr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga/row_addr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vga/row_addr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <gpu/vram_addr_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 6.
INFO:Xst:2260 - The FF/Latch <U104/rdPtr_0> in Unit <U31/MEM> is equivalent to the following 27 FFs/Latches : <U104/rdPtr_0_1> <U104/rdPtr_0_2> <U104/rdPtr_0_3> <U104/rdPtr_0_4> <U104/rdPtr_0_5> <U104/rdPtr_0_6> <U104/rdPtr_0_7> <U104/rdPtr_0_8> <U104/rdPtr_0_9> <U104/rdPtr_0_10> <U104/rdPtr_0_11> <U104/rdPtr_0_12> <U104/rdPtr_0_13> <U104/rdPtr_0_14> <U104/rdPtr_0_15> <U104/rdPtr_0_16> <U104/rdPtr_0_17> <U104/rdPtr_0_18> <U104/rdPtr_0_19> <U104/rdPtr_0_20> <U104/rdPtr_0_21> <U104/rdPtr_0_22> <U104/rdPtr_0_23> <U104/rdPtr_0_24> <U104/rdPtr_0_25> <U104/rdPtr_0_26> <U104/rdPtr_0_27> 
INFO:Xst:2260 - The FF/Latch <U104/wrPtr_3> in Unit <U31/MEM> is equivalent to the following FF/Latch : <U104/wrPtr_3_1> 
INFO:Xst:2260 - The FF/Latch <U104/rdPtr_1> in Unit <U31/MEM> is equivalent to the following 8 FFs/Latches : <U104/rdPtr_1_1> <U104/rdPtr_1_2> <U104/rdPtr_1_3> <U104/rdPtr_1_4> <U104/rdPtr_1_5> <U104/rdPtr_1_6> <U104/rdPtr_1_7> <U104/rdPtr_1_8> 
INFO:Xst:2260 - The FF/Latch <U104/wrPtr_6> in Unit <U31/MEM> is equivalent to the following FF/Latch : <U104/wrPtr_6_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_20> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_20_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_21> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_21_1> <IR/Q_21_2> <IR/Q_21_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_16> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_16_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_22> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_22_1> <IR/Q_22_2> <IR/Q_22_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_17> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_17_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_25> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_25_1> 
INFO:Xst:2260 - The FF/Latch <U104/rdPtr_0> in Unit <U31/MEM> is equivalent to the following 27 FFs/Latches : <U104/rdPtr_0_1> <U104/rdPtr_0_2> <U104/rdPtr_0_3> <U104/rdPtr_0_4> <U104/rdPtr_0_5> <U104/rdPtr_0_6> <U104/rdPtr_0_7> <U104/rdPtr_0_8> <U104/rdPtr_0_9> <U104/rdPtr_0_10> <U104/rdPtr_0_11> <U104/rdPtr_0_12> <U104/rdPtr_0_13> <U104/rdPtr_0_14> <U104/rdPtr_0_15> <U104/rdPtr_0_16> <U104/rdPtr_0_17> <U104/rdPtr_0_18> <U104/rdPtr_0_19> <U104/rdPtr_0_20> <U104/rdPtr_0_21> <U104/rdPtr_0_22> <U104/rdPtr_0_23> <U104/rdPtr_0_24> <U104/rdPtr_0_25> <U104/rdPtr_0_26> <U104/rdPtr_0_27> 
INFO:Xst:2260 - The FF/Latch <U104/wrPtr_3> in Unit <U31/MEM> is equivalent to the following FF/Latch : <U104/wrPtr_3_1> 
INFO:Xst:2260 - The FF/Latch <U104/rdPtr_1> in Unit <U31/MEM> is equivalent to the following 8 FFs/Latches : <U104/rdPtr_1_1> <U104/rdPtr_1_2> <U104/rdPtr_1_3> <U104/rdPtr_1_4> <U104/rdPtr_1_5> <U104/rdPtr_1_6> <U104/rdPtr_1_7> <U104/rdPtr_1_8> 
INFO:Xst:2260 - The FF/Latch <U104/wrPtr_6> in Unit <U31/MEM> is equivalent to the following FF/Latch : <U104/wrPtr_6_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_20> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_20_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_21> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_21_1> <IR/Q_21_2> <IR/Q_21_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_16> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_16_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_22> in Unit <U1/U1_2> is equivalent to the following 3 FFs/Latches : <IR/Q_22_1> <IR/Q_22_2> <IR/Q_22_3> 
INFO:Xst:2260 - The FF/Latch <IR/Q_17> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_17_1> 
INFO:Xst:2260 - The FF/Latch <IR/Q_25> in Unit <U1/U1_2> is equivalent to the following FF/Latch : <IR/Q_25_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 177
 Flip-Flops                                            : 177

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11263
#      AND2                        : 13
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 9
#      INV                         : 113
#      LUT1                        : 138
#      LUT2                        : 86
#      LUT3                        : 1318
#      LUT4                        : 466
#      LUT5                        : 4582
#      LUT6                        : 3433
#      MUXCY                       : 256
#      MUXF7                       : 216
#      MUXF8                       : 71
#      OR2                         : 64
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 10
#      XOR2                        : 1
#      XORCY                       : 244
# FlipFlops/Latches                : 6128
#      FD                          : 283
#      FDC                         : 118
#      FDCE                        : 1122
#      FDCE_1                      : 22
#      FDE                         : 4340
#      FDE_1                       : 36
#      FDP                         : 7
#      FDPE                        : 2
#      FDPE_1                      : 6
#      FDR                         : 18
#      FDRE                        : 150
#      FDSE                        : 24
# RAMS                             : 115
#      RAMB18E1                    : 2
#      RAMB36E1                    : 113
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 77
#      IBUF                        : 25
#      OBUF                        : 52

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            6128  out of  202800     3%  
 Number of Slice LUTs:                10136  out of  101400     9%  
    Number used as Logic:             10136  out of  101400     9%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  11509
   Number with an unused Flip Flop:    5381  out of  11509    46%  
   Number with an unused LUT:          1373  out of  11509    11%  
   Number of fully used LUT-FF pairs:  4755  out of  11509    41%  
   Number of unique control sets:       192

IO Utilization: 
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    400    19%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              114  out of    325    35%  
    Number using Block RAM only:        114
 Number of BUFG/BUFGCTRLs:                6  out of     32    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)                                                                                                                            | Load  |
-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk_100mhz                           | IBUF+BUFG                                                                                                                                        | 4772  |
U8/clkdiv_6                          | BUFG                                                                                                                                             | 35    |
IO_clk(IO_clk1:O)                    | BUFG(*)(U10/counter_Ctrl_2)                                                                                                                      | 173   |
U8/clkdiv_1                          | BUFG                                                                                                                                             | 165   |
U9/clk1                              | BUFG                                                                                                                                             | 41    |
M4/push(M4/push1:O)                  | NONE(*)(M4/state_0)                                                                                                                              | 3     |
U31/U103/mclk(U31/U103/Mmux_mclk11:O)| NONE(*)(U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 1     |
Clk_CPU(U8/Mmux_Clk_CPU11:O)         | BUFG(*)(U1/U1_2/PC/Q_31)                                                                                                                         | 1166  |
-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                                  | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+
frame/N1(frame/XST_GND:G)                                                                                                                                                                                                                                                     | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram)    | 364   |
U31/MEM/N0(U31/MEM/XST_GND:G)                                                                                                                                                                                                                                                 | NONE(U31/MEM/U102/Mram_data)                                                                                                                     | 4     |
U31/MEM/N1(U31/MEM/XST_VCC:P)                                                                                                                                                                                                                                                 | NONE(U31/MEM/U102/Mram_data)                                                                                                                     | 4     |
U31/MEM/U102/BUS_0002(U31/MEM/U102/Mmux_BUS_000211:O)                                                                                                                                                                                                                         | NONE(U31/MEM/U102/Mram_data)                                                                                                                     | 2     |
U31/U105/N1(U31/U105/XST_GND:G)                                                                                                                                                                                                                                               | NONE(U31/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)   | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T)| 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelata_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelatb_tmp(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T) | 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 9.900ns (Maximum Frequency: 101.015MHz)
   Minimum input arrival time before clock: 2.542ns
   Maximum output required time after clock: 11.246ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 7.413ns (frequency: 134.903MHz)
  Total number of paths / destination ports: 129014 / 9335
-------------------------------------------------------------------------
Delay:               7.413ns (Levels of Logic = 13)
  Source:            U9/SW_OK_0 (FF)
  Destination:       U6/M2/buffer_60 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: U9/SW_OK_0 to U6/M2/buffer_60
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             74   0.282   0.647  SW_OK_0 (SW_OK<0>)
     end scope: 'U9:SW_OK<0>'
     LUT3:I1->O            1   0.053   0.725  U4/Mmux_Cpu_data4bus112 (U4/Mmux_Cpu_data4bus14)
     LUT6:I1->O            1   0.053   0.635  U4/Mmux_Cpu_data4bus113 (U4/Mmux_Cpu_data4bus15)
     LUT6:I2->O            3   0.053   0.649  U4/Mmux_Cpu_data4bus114 (Data_in<0>)
     begin scope: 'U5:data6<0>'
     LUT6:I2->O            1   0.053   0.000  MUX1_DispData/Mmux_o_3 (MUX1_DispData/Mmux_o_3)
     MUXF7:I1->O          16   0.217   0.497  MUX1_DispData/Mmux_o_2_f7 (Disp_num<0>)
     end scope: 'U5:Disp_num<0>'
     begin scope: 'U6:Hexs<0>'
     INV:I->O              6   0.067   0.772  SM1/HTS7/MSEG/XLXI_4 (SM1/HTS7/MSEG/XLXN_24)
     AND4:I0->O            1   0.053   0.739  SM1/HTS7/MSEG/XLXI_28 (SM1/HTS7/MSEG/XLXN_141)
     OR4:I0->O             1   0.053   0.725  SM1/HTS7/MSEG/XLXI_29 (SM1/HTS7/MSEG/XLXN_211)
     OR2:I1->O             1   0.053   0.485  SM1/HTS7/MSEG/XLXI_50 (XLXN_390<60>)
     LUT6:I4->O            1   0.053   0.485  M2/mux12011 (M2/state[1]_GND_3_o_wide_mux_15_OUT<60>)
     LUT3:I1->O            1   0.053   0.000  M2/buffer_60_rstpot (M2/buffer_60_rstpot)
     FD:D                      0.011          M2/buffer_60
    ----------------------------------------
    Total                      7.413ns (1.054ns logic, 6.359ns route)
                                       (14.2% logic, 85.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_6'
  Clock period: 2.647ns (frequency: 377.786MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               2.647ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_6 rising
  Destination Clock: U8/clkdiv_6 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.433  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.053   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.291   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.015   0.000  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.320   0.739  U10/Msub_counter0[32]_GND_17_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_17_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.053   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                     0.011          U10/counter0_32
    ----------------------------------------
    Total                      2.647ns (1.475ns logic, 1.172ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IO_clk'
  Clock period: 3.678ns (frequency: 271.924MHz)
  Total number of paths / destination ports: 351 / 80
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 2)
  Source:            U7/counter_set_1 (FF)
  Destination:       U10/counter0_Lock_31 (FF)
  Source Clock:      IO_clk falling
  Destination Clock: IO_clk rising

  Data Path: U7/counter_set_1 to U10/counter0_Lock_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.289   0.745  counter_set_1 (counter_set<1>)
     end scope: 'U7:counter_set<1>'
     LUT6:I0->O           33   0.053   0.552  U10/_n0096<1>11 (U10/_n0096<1>1)
     FDCE:CE                   0.200          U10/counter0_Lock_0
    ----------------------------------------
    Total                      1.839ns (0.542ns logic, 1.297ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_1'
  Clock period: 3.822ns (frequency: 261.643MHz)
  Total number of paths / destination ports: 1098 / 86
-------------------------------------------------------------------------
Delay:               3.822ns (Levels of Logic = 4)
  Source:            frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       gpu/vga_data_0 (FF)
  Source Clock:      U8/clkdiv_1 rising
  Destination Clock: U8/clkdiv_1 rising

  Data Path: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram to gpu/vga_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO0    1   2.080   0.485  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb)
     LUT4:I2->O            1   0.053   0.602  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux1)
     LUT6:I3->O            1   0.053   0.485  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux12 (doutb<0>)
     end scope: 'frame:doutb<0>'
     LUT2:I0->O            1   0.053   0.000  gpu/vga_data_0_rstpot (gpu/vga_data_0_rstpot)
     FD:D                      0.011          gpu/vga_data_0
    ----------------------------------------
    Total                      3.822ns (2.250ns logic, 1.572ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.576ns (frequency: 388.199MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.576ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.739  counter_8 (counter<8>)
     LUT5:I0->O            1   0.053   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.015   0.445  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.067   0.439  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.200          Key_x_0
    ----------------------------------------
    Total                      2.576ns (0.953ns logic, 1.623ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.277ns (frequency: 783.085MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.277ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.282   0.518  state_0 (state<0>)
     INV:I->O              1   0.067   0.399  Result<0>1_INV_0 (Result<0>)
     FDE:D                     0.011          state_0
    ----------------------------------------
    Total                      1.277ns (0.360ns logic, 0.917ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 9.900ns (frequency: 101.015MHz)
  Total number of paths / destination ports: 3824292 / 2233
-------------------------------------------------------------------------
Delay:               9.900ns (Levels of Logic = 41)
  Source:            U1/U1_2/U2/register_31_224 (FF)
  Destination:       U1/U1_2/PC/Q_31 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U1/U1_2/U2/register_31_224 to U1/U1_2/PC/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.282   0.753  U2/register_31_224 (U2/register_31<224>)
     LUT6:I0->O            1   0.053   0.635  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_81)
     LUT6:I2->O            1   0.053   0.485  U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3 (U2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_3)
     LUT6:I4->O            4   0.053   0.505  MUX4/Mmux_o11 (XLXN_746<0>)
     LUT3:I1->O            1   0.053   0.000  U1/ADC_32/Madd_S_Madd_lut<0> (U1/ADC_32/Madd_S_Madd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  U1/ADC_32/Madd_S_Madd_cy<0> (U1/ADC_32/Madd_S_Madd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<1> (U1/ADC_32/Madd_S_Madd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<2> (U1/ADC_32/Madd_S_Madd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<3> (U1/ADC_32/Madd_S_Madd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<4> (U1/ADC_32/Madd_S_Madd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<5> (U1/ADC_32/Madd_S_Madd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<6> (U1/ADC_32/Madd_S_Madd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<7> (U1/ADC_32/Madd_S_Madd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<8> (U1/ADC_32/Madd_S_Madd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<9> (U1/ADC_32/Madd_S_Madd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<10> (U1/ADC_32/Madd_S_Madd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<11> (U1/ADC_32/Madd_S_Madd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<12> (U1/ADC_32/Madd_S_Madd_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<13> (U1/ADC_32/Madd_S_Madd_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<14> (U1/ADC_32/Madd_S_Madd_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<15> (U1/ADC_32/Madd_S_Madd_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<16> (U1/ADC_32/Madd_S_Madd_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<17> (U1/ADC_32/Madd_S_Madd_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<18> (U1/ADC_32/Madd_S_Madd_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<19> (U1/ADC_32/Madd_S_Madd_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<20> (U1/ADC_32/Madd_S_Madd_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<21> (U1/ADC_32/Madd_S_Madd_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<22> (U1/ADC_32/Madd_S_Madd_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<23> (U1/ADC_32/Madd_S_Madd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<24> (U1/ADC_32/Madd_S_Madd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<25> (U1/ADC_32/Madd_S_Madd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<26> (U1/ADC_32/Madd_S_Madd_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  U1/ADC_32/Madd_S_Madd_cy<27> (U1/ADC_32/Madd_S_Madd_cy<27>)
     XORCY:CI->O           2   0.320   0.641  U1/ADC_32/Madd_S_Madd_xor<28> (U1/S<28>)
     LUT6:I2->O            1   0.053   0.413  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>4 (U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>3)
     LUT6:I5->O            1   0.053   0.413  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>2_SW0_SW0_SW0 (N70)
     LUT6:I5->O            1   0.053   0.739  U1/ALU_Zero/A[31]_GND_15_o_equal_1_o<31>8 (zero)
     XOR2:I0->O            1   0.053   0.399  XLXI_4 (XLXN_911)
     INV:I->O              1   0.067   0.739  XLXI_7 (XLXN_887)
     AND2:I0->O            1   0.053   0.739  XLXI_5 (XLXN_905)
     OR2:I0->O             1   0.053   0.739  XLXI_11 (XLXN_910)
     AND2:I0->O           32   0.053   0.552  XLXI_6 (XLXN_929)
     FDCE:CE                   0.200          PC/Q_0
    ----------------------------------------
    Total                      9.900ns (2.148ns logic, 7.752ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1217 / 122
-------------------------------------------------------------------------
Offset:              2.498ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.753  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.053   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.015   0.554  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.067   0.505  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.200          SW_OK_0
    ----------------------------------------
    Total                      2.498ns (0.686ns logic, 1.812ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.668  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.053   0.811  out1 (n0016)
     LUT6:I0->O            3   0.053   0.427  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.053   0.413  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.053   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                     0.011          Key_x_4
    ----------------------------------------
    Total                      2.542ns (0.223ns logic, 2.319ns route)
                                       (8.8% logic, 91.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IO_clk'
  Total number of paths / destination ports: 1087 / 19
-------------------------------------------------------------------------
Offset:              6.553ns (Levels of Logic = 14)
  Source:            U7/LED_8 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      IO_clk falling

  Data Path: U7/LED_8 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           2   0.289   0.491  LED_8 (LED_out<8>)
     end scope: 'U7:LED_out<8>'
     LUT6:I4->O            3   0.053   0.649  U4/Mmux_Cpu_data4bus17 (Data_in<24>)
     begin scope: 'U5:data6<24>'
     LUT6:I2->O            1   0.053   0.000  MUX1_DispData/Mmux_o_316 (MUX1_DispData/Mmux_o_316)
     MUXF7:I1->O          16   0.217   0.733  MUX1_DispData/Mmux_o_2_f7_15 (Disp_num<24>)
     end scope: 'U5:Disp_num<24>'
     begin scope: 'U61:Hexs<24>'
     LUT6:I2->O            1   0.053   0.000  M2/Mmux_Hexo_3 (M2/Mmux_Hexo_3)
     MUXF7:I1->O          12   0.217   0.471  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.067   0.772  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.053   0.739  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.053   0.725  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.053   0.413  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.053   0.399  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      6.553ns (1.161ns logic, 5.392ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_6'
  Total number of paths / destination ports: 1463 / 8
-------------------------------------------------------------------------
Offset:              7.684ns (Levels of Logic = 15)
  Source:            U10/counter0_10 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      U8/clkdiv_6 rising

  Data Path: U10/counter0_10 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.655  U10/counter0_10 (U10/counter0_10)
     LUT4:I0->O            1   0.053   0.413  U4/Mmux_Cpu_data4bus23 (U4/Mmux_Cpu_data4bus21)
     LUT6:I5->O            1   0.053   0.485  U4/Mmux_Cpu_data4bus24 (U4/Mmux_Cpu_data4bus22)
     LUT5:I3->O            3   0.053   0.649  U4/Mmux_Cpu_data4bus27 (Data_in<10>)
     begin scope: 'U5:data6<10>'
     LUT6:I2->O            1   0.053   0.000  MUX1_DispData/Mmux_o_31 (MUX1_DispData/Mmux_o_31)
     MUXF7:I1->O          15   0.217   0.727  MUX1_DispData/Mmux_o_2_f7_0 (Disp_num<10>)
     end scope: 'U5:Disp_num<10>'
     begin scope: 'U61:Hexs<10>'
     LUT6:I2->O            1   0.053   0.000  M2/Mmux_Hexo_42 (M2/Mmux_Hexo_42)
     MUXF7:I0->O          11   0.214   0.465  M2/Mmux_Hexo_2_f7_1 (Hex<2>)
     INV:I->O              8   0.067   0.771  M1/XLXI_2 (M1/XLXN_61)
     AND3:I1->O            1   0.053   0.725  M1/XLXI_38 (M1/XLXN_185)
     OR4:I1->O             1   0.053   0.725  M1/XLXI_41 (M1/XLXN_213)
     OR2:I1->O             1   0.053   0.413  M1/XLXI_52 (SEG_TXT<5>)
     LUT3:I2->O            1   0.053   0.399  MUXHM/Mmux_o6 (SEGMENT<5>)
     end scope: 'U61:SEGMENT<5>'
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.684ns (1.257ns logic, 6.427ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 1310977 / 8
-------------------------------------------------------------------------
Offset:              11.246ns (Levels of Logic = 22)
  Source:            U1/U11/IorD (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: U1/U11/IorD to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             33   0.282   0.755  IorD (IorD)
     end scope: 'U1/U11:IorD'
     begin scope: 'U1/U1_2:IorD'
     LUT3:I0->O          130   0.053   0.899  MUX5/Mmux_o211 (M_addr<28>)
     end scope: 'U1/U1_2:M_addr<28>'
     LUT5:I0->O           89   0.053   0.904  U4/Mmux_ci_addr21 (ci_addr<1>)
     begin scope: 'cici:a<1>'
     LUT6:I0->O            1   0.053   0.635  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int921 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int92)
     LUT6:I2->O            1   0.053   0.635  U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int991_7 (U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int991_7)
     LUT6:I2->O            1   0.053   0.413  a<9>51 (spo<8>)
     end scope: 'cici:spo<8>'
     LUT6:I5->O            1   0.053   0.635  U4/Mmux_Cpu_data4bus315 (U4/Mmux_Cpu_data4bus314)
     LUT6:I2->O            3   0.053   0.649  U4/Mmux_Cpu_data4bus316 (Data_in<8>)
     begin scope: 'U5:data6<8>'
     LUT6:I2->O            1   0.053   0.000  MUX1_DispData/Mmux_o_330 (MUX1_DispData/Mmux_o_330)
     MUXF7:I1->O          16   0.217   0.733  MUX1_DispData/Mmux_o_2_f7_29 (Disp_num<8>)
     end scope: 'U5:Disp_num<8>'
     begin scope: 'U61:Hexs<8>'
     LUT6:I2->O            1   0.053   0.000  M2/Mmux_Hexo_4 (M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.214   0.471  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.067   0.772  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.053   0.739  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.053   0.725  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.053   0.413  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.053   0.399  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                     11.246ns (1.469ns logic, 9.777ns route)
                                       (13.1% logic, 86.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 5294 / 18
-------------------------------------------------------------------------
Offset:              8.009ns (Levels of Logic = 16)
  Source:            U9/SW_OK_8 (FF)
  Destination:       SEGMENT<6> (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: U9/SW_OK_8 to SEGMENT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.491  SW_OK_8 (SW_OK<8>)
     end scope: 'U9:SW_OK<8>'
     LUT3:I1->O            1   0.053   0.725  U4/Mmux_Cpu_data4bus314 (U4/Mmux_Cpu_data4bus313)
     LUT6:I1->O            1   0.053   0.635  U4/Mmux_Cpu_data4bus315 (U4/Mmux_Cpu_data4bus314)
     LUT6:I2->O            3   0.053   0.649  U4/Mmux_Cpu_data4bus316 (Data_in<8>)
     begin scope: 'U5:data6<8>'
     LUT6:I2->O            1   0.053   0.000  MUX1_DispData/Mmux_o_330 (MUX1_DispData/Mmux_o_330)
     MUXF7:I1->O          16   0.217   0.733  MUX1_DispData/Mmux_o_2_f7_29 (Disp_num<8>)
     end scope: 'U5:Disp_num<8>'
     begin scope: 'U61:Hexs<8>'
     LUT6:I2->O            1   0.053   0.000  M2/Mmux_Hexo_4 (M2/Mmux_Hexo_4)
     MUXF7:I0->O          12   0.214   0.471  M2/Mmux_Hexo_2_f7 (Hex<0>)
     INV:I->O              6   0.067   0.772  M1/XLXI_4 (M1/XLXN_24)
     AND4:I0->O            1   0.053   0.739  M1/XLXI_28 (M1/XLXN_141)
     OR4:I0->O             1   0.053   0.725  M1/XLXI_29 (M1/XLXN_211)
     OR2:I1->O             1   0.053   0.413  M1/XLXI_50 (SEG_TXT<3>)
     LUT3:I2->O            1   0.053   0.399  MUXHM/Mmux_o4 (SEGMENT<3>)
     end scope: 'U61:SEGMENT<3>'
     OBUF:I->O                 0.000          SEGMENT_3_OBUF (SEGMENT<3>)
    ----------------------------------------
    Total                      8.009ns (1.257ns logic, 6.752ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.779ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.282   0.497  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.779ns (0.282ns logic, 0.497ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            vga/b_0 (FF)
  Destination:       Blue<0> (PAD)
  Source Clock:      U8/clkdiv_1 rising

  Data Path: vga/b_0 to Blue<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  vga/b_0 (vga/b_0)
     OBUF:I->O                 0.000          Blue_0_OBUF (Blue<0>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_CPU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    9.900|         |         |         |
IO_clk         |         |    0.844|         |         |
U8/clkdiv_6    |    2.005|         |         |         |
clk_100mhz     |    2.467|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IO_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |    3.470|         |    4.068|         |
IO_clk         |    2.243|    1.839|         |         |
U8/clkdiv_6    |    1.765|         |         |         |
clk_100mhz     |    2.068|         |    1.850|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M4/push        |    1.277|         |         |         |
U9/clk1        |    1.001|         |         |         |
clk_100mhz     |    1.603|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U31/U103/mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    2.993|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/clkdiv_1    |    3.822|         |         |         |
clk_100mhz     |    1.898|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_6
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IO_clk         |    2.496|         |         |         |
U8/clkdiv_6    |    2.647|         |         |         |
clk_100mhz     |    1.956|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U9/clk1        |    2.576|         |         |         |
clk_100mhz     |    1.557|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_CPU        |   10.710|         |         |         |
IO_clk         |    5.008|    5.810|         |         |
M4/push        |    2.339|         |         |         |
U8/clkdiv_6    |    6.938|         |         |         |
U9/clk1        |    1.324|         |         |         |
clk_100mhz     |    7.413|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 111.00 secs
Total CPU time to Xst completion: 111.20 secs
 
--> 

Total memory usage is 4854340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  140 (   0 filtered)
Number of infos    :   41 (   0 filtered)

