// Seed: 760333256
`define pp_1 0
module module_0 (
    input  id_1,
    input  id_2,
    input  id_3,
    output id_4,
    input  id_5
);
  type_9 id_6 (
      1,
      1
  );
  assign id_6 = id_3[1];
  assign id_4 = id_2[1'b0];
  assign id_5 = id_5;
  logic id_7, id_8;
  assign id_6 = id_2;
endmodule
