;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-100
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	SPL -70, <332
	SPL -220, <512
	SPL 800, <332
	SPL 800, <332
	JMP 300, 90
	SLT #-700, -90
	CMP 210, 30
	SUB @121, 106
	ADD 210, 30
	JMP -9, @-20
	SLT #-700, -90
	JMP 300, 90
	SLT <-30, 9
	SUB #-270, <300
	ADD -220, @512
	SPL -220, <512
	SLT <300, 90
	JMZ -1, @-20
	SUB <0, @2
	SUB #0, -33
	ADD #360, -991
	SUB #0, -33
	SUB <0, @2
	ADD <-30, @309
	SPL <121, 106
	ADD <-30, @309
	MOV -1, <-320
	ADD -220, @512
	SPL 0, -33
	ADD 210, 30
	ADD -220, @512
	SUB #0, -33
	SUB @-121, 106
	SPL 0, -33
	SPL 0, -33
	CMP -207, <-100
	SPL -70, <332
	SUB <0, @2
	MOV -7, <-420
	MOV -7, <-20
	SUB #270, <1
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-21
	MOV -1, <-21
