In this folder we can find the output of running yosys synthesis in the parent directory.


There are both verilog netlists and .svg netlists to make it easier to understand the resultant netlist