0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.sim/sim_1/synth/timing/xsim/tb_Top_FFT_time_synth.v,1574235122,verilog,,C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sim_1/imports/Lab_SD2019_2_prob/tb_Top_FFT.v,,BF;BF__parameterized0;BF__parameterized1;BF__parameterized2;BF__parameterized3;BF__parameterized4;Counter;MULT;MULT__parameterized0;MULT__parameterized1;MULT__parameterized2;MULT__parameterized3;Reorder_Reg;Reorder_Reg_5;Reorder_Reg_6;Reorder_Reg_7;Reordering;Shift_Reg;Shift_Reg_4;Shift_Reg__parameterized0;Shift_Reg__parameterized0_3;Shift_Reg__parameterized1;Shift_Reg__parameterized1_2;Shift_Reg__parameterized2;Shift_Reg__parameterized2_1;Shift_Reg__parameterized3;Shift_Reg__parameterized3_0;Shift_Reg__parameterized4;Stage;Stage6;Stage__parameterized0;Stage__parameterized1;Stage__parameterized2;Stage__parameterized3;Top_FFT;glbl,,,,,,,,
C:/Users/mbin9/Documents/19-2-project/19_2_soc_design/work/FFFFFT/FFFFFT.srcs/sim_1/imports/Lab_SD2019_2_prob/tb_Top_FFT.v,1573111596,verilog,,,,tb_Top_FFT,,,,,,,,
