library verilog;
use verilog.vl_types.all;
entity processor_A_0 is
    port(
        r_1_1           : out    vl_logic;
        r_reg_0         : out    vl_logic;
        r_reg_1         : out    vl_logic;
        CLK             : in     vl_logic;
        rst_b_IBUF      : in     vl_logic;
        Q               : in     vl_logic_vector(0 downto 0);
        data_in_1_1     : in     vl_logic;
        data_in_1_2     : in     vl_logic;
        r_reg_2         : in     vl_logic
    );
end processor_A_0;
