<?xml version="1.0" encoding="UTF-8"?>
<drawing version="7">
    <attr value="spartan3e" name="DeviceFamilyName">
        <trait delete="all:0" />
        <trait editname="all:0" />
        <trait edittrait="all:0" />
    </attr>
    <netlist>
        <signal name="XLXN_43" />
        <signal name="XLXN_44" />
        <signal name="XLXN_82(7:0)" />
        <signal name="XLXN_83" />
        <signal name="XLXN_85" />
        <signal name="XLXN_89(7:0)" />
        <signal name="XLXN_93" />
        <signal name="XLXN_95(3:0)" />
        <signal name="XLXN_96(3:0)" />
        <signal name="XLXN_97" />
        <signal name="XLXN_98" />
        <signal name="XLXN_99" />
        <signal name="XLXN_100" />
        <signal name="XLXN_101" />
        <signal name="XLXN_102(7:0)" />
        <signal name="XLXN_105" />
        <signal name="XLXN_107(3:0)" />
        <signal name="XLXN_108(3:0)" />
        <signal name="XLXN_109" />
        <signal name="XLXN_110" />
        <signal name="XLXN_111" />
        <signal name="XLXN_112" />
        <signal name="XLXN_113" />
        <signal name="XLXN_114(7:0)" />
        <signal name="XLXN_117" />
        <signal name="XLXN_119(3:0)" />
        <signal name="XLXN_120(3:0)" />
        <signal name="XLXN_121" />
        <signal name="XLXN_122" />
        <signal name="XLXN_123" />
        <signal name="XLXN_124" />
        <signal name="XLXN_125" />
        <signal name="XLXN_126" />
        <signal name="XLXN_127" />
        <signal name="XLXN_128" />
        <signal name="XLXN_129" />
        <signal name="XLXN_130" />
        <signal name="XLXN_131" />
        <signal name="XLXN_132" />
        <signal name="XLXN_133" />
        <signal name="XLXN_134" />
        <signal name="XLXN_135" />
        <signal name="XLXN_136" />
        <signal name="XLXN_137" />
        <signal name="XLXN_138" />
        <signal name="XLXN_141" />
        <signal name="XLXN_142" />
        <signal name="XLXN_143" />
        <signal name="XLXN_144" />
        <signal name="XLXN_156" />
        <signal name="XLXN_157" />
        <signal name="XLXN_2(3:0)" />
        <signal name="XLXN_3(3:0)" />
        <signal name="XLXN_4(11:0)" />
        <signal name="XLXN_41(7:0)" />
        <signal name="XLXN_163(7:0)" />
        <signal name="PS2_Clk" />
        <signal name="PS2_Data" />
        <signal name="VGA_HS" />
        <signal name="VGA_VS" />
        <signal name="VGA_R" />
        <signal name="VGA_G" />
        <signal name="VGA_B" />
        <signal name="XLXN_86" />
        <signal name="XLXN_87" />
        <signal name="XLXN_88" />
        <signal name="XLXN_81" />
        <signal name="Clk" />
        <signal name="SPI_MOSI" />
        <signal name="SPI_MISO" />
        <signal name="SPI_SCK" />
        <signal name="DAC_CS" />
        <signal name="DAC_CLR" />
        <signal name="SPI_SS_B" />
        <signal name="AMP_CS" />
        <signal name="AD_CONV" />
        <signal name="SF_CE0" />
        <signal name="FPGA_INIT_B" />
        <signal name="XLXN_40" />
        <port polarity="Input" name="PS2_Clk" />
        <port polarity="Input" name="PS2_Data" />
        <port polarity="Output" name="VGA_HS" />
        <port polarity="Output" name="VGA_VS" />
        <port polarity="Output" name="VGA_R" />
        <port polarity="Output" name="VGA_G" />
        <port polarity="Output" name="VGA_B" />
        <port polarity="Input" name="Clk" />
        <port polarity="Output" name="SPI_MOSI" />
        <port polarity="Output" name="SPI_MISO" />
        <port polarity="Output" name="SPI_SCK" />
        <port polarity="Output" name="DAC_CS" />
        <port polarity="Output" name="DAC_CLR" />
        <port polarity="Output" name="SPI_SS_B" />
        <port polarity="Output" name="AMP_CS" />
        <port polarity="Output" name="AD_CONV" />
        <port polarity="Output" name="SF_CE0" />
        <port polarity="Output" name="FPGA_INIT_B" />
        <blockdef name="DACWrite">
            <timestamp>2022-3-16T10:37:55</timestamp>
            <line x2="0" y1="-544" y2="-544" x1="64" />
            <rect width="64" x="0" y="-492" height="24" />
            <line x2="0" y1="-480" y2="-480" x1="64" />
            <rect width="64" x="0" y="-428" height="24" />
            <line x2="0" y1="-416" y2="-416" x1="64" />
            <rect width="64" x="0" y="-364" height="24" />
            <line x2="0" y1="-352" y2="-352" x1="64" />
            <line x2="448" y1="-224" y2="-224" x1="384" />
            <line x2="448" y1="-160" y2="-160" x1="384" />
            <line x2="448" y1="-96" y2="-96" x1="384" />
            <line x2="448" y1="-32" y2="-32" x1="384" />
            <line x2="448" y1="32" y2="32" x1="384" />
            <line x2="448" y1="96" y2="96" x1="384" />
            <line x2="448" y1="-544" y2="-544" x1="384" />
            <line x2="448" y1="-416" y2="-416" x1="384" />
            <line x2="384" y1="-480" y2="-480" x1="448" />
            <line x2="448" y1="-352" y2="-352" x1="384" />
            <line x2="448" y1="-288" y2="-288" x1="384" />
            <line x2="0" y1="32" y2="32" x1="64" />
            <rect width="320" x="64" y="-576" height="760" />
            <line x2="0" y1="96" y2="96" x1="64" />
            <line x2="0" y1="160" y2="160" x1="64" />
        </blockdef>
        <blockdef name="PS2_Kbd">
            <timestamp>2022-4-7T14:44:11</timestamp>
            <line x2="384" y1="-160" y2="-160" x1="320" />
            <line x2="384" y1="-96" y2="-96" x1="320" />
            <line x2="0" y1="-224" y2="-224" x1="64" />
            <line x2="0" y1="-160" y2="-160" x1="64" />
            <line x2="0" y1="-96" y2="-96" x1="64" />
            <line x2="384" y1="-32" y2="-32" x1="320" />
            <rect width="64" x="320" y="-236" height="24" />
            <line x2="384" y1="-224" y2="-224" x1="320" />
            <rect width="256" x="64" y="-256" height="256" />
            <line x2="0" y1="-32" y2="-32" x1="64" />
        </blockdef>
        <blockdef name="MainComponent">
            <timestamp>2022-5-17T11:20:11</timestamp>
            <rect width="256" x="64" y="-576" height="576" />
            <line x2="384" y1="-544" y2="-544" x1="320" />
            <rect width="64" x="320" y="-492" height="24" />
            <line x2="384" y1="-480" y2="-480" x1="320" />
            <rect width="64" x="320" y="-428" height="24" />
            <line x2="384" y1="-416" y2="-416" x1="320" />
            <rect width="64" x="320" y="-364" height="24" />
            <line x2="384" y1="-352" y2="-352" x1="320" />
            <line x2="384" y1="-288" y2="-288" x1="320" />
            <line x2="384" y1="-224" y2="-224" x1="320" />
            <line x2="384" y1="-160" y2="-160" x1="320" />
            <line x2="384" y1="-96" y2="-96" x1="320" />
            <line x2="384" y1="-32" y2="-32" x1="320" />
            <line x2="0" y1="-80" y2="-80" x1="64" />
            <line x2="0" y1="-368" y2="-368" x1="64" />
            <line x2="0" y1="-160" y2="-160" x1="64" />
            <line x2="0" y1="-272" y2="-272" x1="64" />
            <rect width="64" x="0" y="-492" height="24" />
            <line x2="0" y1="-480" y2="-480" x1="64" />
        </blockdef>
        <block symbolname="PS2_Kbd" name="XLXI_3">
            <blockpin signalname="PS2_Clk" name="PS2_Clk" />
            <blockpin signalname="PS2_Data" name="PS2_Data" />
            <blockpin signalname="Clk" name="Clk_50MHz" />
            <blockpin signalname="XLXN_86" name="E0" />
            <blockpin signalname="XLXN_87" name="F0" />
            <blockpin signalname="XLXN_88" name="DO_Rdy" />
            <blockpin signalname="XLXN_41(7:0)" name="DO(7:0)" />
            <blockpin signalname="Clk" name="Clk_Sys" />
        </block>
        <block symbolname="MainComponent" name="XLXI_4">
            <blockpin signalname="XLXN_81" name="Start" />
            <blockpin signalname="XLXN_2(3:0)" name="Cmd(3:0)" />
            <blockpin signalname="XLXN_3(3:0)" name="Addr(3:0)" />
            <blockpin signalname="XLXN_4(11:0)" name="DATA(11:0)" />
            <blockpin signalname="VGA_HS" name="VGA_HS" />
            <blockpin signalname="VGA_VS" name="VGA_VS" />
            <blockpin signalname="VGA_R" name="VGA_R" />
            <blockpin signalname="VGA_G" name="VGA_G" />
            <blockpin signalname="VGA_B" name="VGA_B" />
            <blockpin signalname="Clk" name="Clk" />
            <blockpin signalname="XLXN_86" name="E0" />
            <blockpin signalname="XLXN_88" name="DO_Rdy" />
            <blockpin signalname="XLXN_87" name="F0" />
            <blockpin signalname="XLXN_41(7:0)" name="DO(7:0)" />
        </block>
        <block symbolname="DACWrite" name="XLXI_1">
            <blockpin name="Reset" />
            <blockpin signalname="XLXN_81" name="Start" />
            <blockpin signalname="SPI_MISO" name="SPI_MISO" />
            <blockpin signalname="XLXN_2(3:0)" name="Cmd(3:0)" />
            <blockpin signalname="XLXN_3(3:0)" name="Addr(3:0)" />
            <blockpin signalname="XLXN_4(11:0)" name="DATA(11:0)" />
            <blockpin signalname="DAC_CLR" name="DAC_CLR" />
            <blockpin signalname="DAC_CS" name="DAC_CS" />
            <blockpin signalname="SPI_MOSI" name="SPI_MOSI" />
            <blockpin signalname="SPI_SCK" name="SPI_SCK" />
            <blockpin signalname="SPI_SS_B" name="SPI_SS_B" />
            <blockpin signalname="AMP_CS" name="AMP_CS" />
            <blockpin signalname="AD_CONV" name="AD_CONV" />
            <blockpin signalname="SF_CE0" name="SF_CE0" />
            <blockpin signalname="FPGA_INIT_B" name="FPGA_INIT_B" />
            <blockpin signalname="XLXN_40" name="Busy" />
            <blockpin signalname="Clk" name="Clk_50MHz" />
            <blockpin signalname="Clk" name="Clk_Sys" />
        </block>
    </netlist>
    <sheet sheetnum="1" width="3520" height="2720">
        <branch name="XLXN_2(3:0)">
            <wire x2="1232" y1="592" y2="592" x1="1088" />
        </branch>
        <branch name="XLXN_3(3:0)">
            <wire x2="1232" y1="656" y2="656" x1="1088" />
        </branch>
        <branch name="XLXN_4(11:0)">
            <wire x2="1232" y1="720" y2="720" x1="1088" />
        </branch>
        <branch name="XLXN_41(7:0)">
            <wire x2="688" y1="640" y2="640" x1="672" />
            <wire x2="704" y1="592" y2="592" x1="688" />
            <wire x2="688" y1="592" y2="640" x1="688" />
        </branch>
        <instance x="288" y="864" name="XLXI_3" orien="R0">
        </instance>
        <branch name="PS2_Clk">
            <wire x2="288" y1="640" y2="640" x1="256" />
        </branch>
        <branch name="PS2_Data">
            <wire x2="288" y1="704" y2="704" x1="256" />
        </branch>
        <branch name="VGA_HS">
            <wire x2="1120" y1="784" y2="784" x1="1088" />
        </branch>
        <branch name="VGA_VS">
            <wire x2="1120" y1="848" y2="848" x1="1088" />
        </branch>
        <branch name="VGA_R">
            <wire x2="1120" y1="912" y2="912" x1="1088" />
        </branch>
        <branch name="VGA_G">
            <wire x2="1120" y1="976" y2="976" x1="1088" />
        </branch>
        <branch name="VGA_B">
            <wire x2="1120" y1="1040" y2="1040" x1="1088" />
        </branch>
        <branch name="XLXN_86">
            <wire x2="704" y1="704" y2="704" x1="672" />
        </branch>
        <instance x="704" y="1072" name="XLXI_4" orien="R0">
        </instance>
        <branch name="XLXN_87">
            <wire x2="688" y1="768" y2="768" x1="672" />
            <wire x2="688" y1="768" y2="800" x1="688" />
            <wire x2="704" y1="800" y2="800" x1="688" />
        </branch>
        <branch name="XLXN_88">
            <wire x2="688" y1="832" y2="832" x1="672" />
            <wire x2="688" y1="832" y2="912" x1="688" />
            <wire x2="704" y1="912" y2="912" x1="688" />
        </branch>
        <branch name="XLXN_81">
            <wire x2="1232" y1="528" y2="528" x1="1088" />
        </branch>
        <branch name="Clk">
            <wire x2="256" y1="768" y2="768" x1="240" />
            <wire x2="256" y1="768" y2="832" x1="256" />
            <wire x2="288" y1="832" y2="832" x1="256" />
            <wire x2="256" y1="832" y2="992" x1="256" />
            <wire x2="672" y1="992" y2="992" x1="256" />
            <wire x2="704" y1="992" y2="992" x1="672" />
            <wire x2="672" y1="992" y2="1168" x1="672" />
            <wire x2="1168" y1="1168" y2="1168" x1="672" />
            <wire x2="1232" y1="1168" y2="1168" x1="1168" />
            <wire x2="1168" y1="1168" y2="1232" x1="1168" />
            <wire x2="1232" y1="1232" y2="1232" x1="1168" />
            <wire x2="288" y1="768" y2="768" x1="256" />
        </branch>
        <branch name="SPI_MOSI">
            <wire x2="1776" y1="528" y2="528" x1="1680" />
        </branch>
        <branch name="SPI_MISO">
            <wire x2="1776" y1="592" y2="592" x1="1680" />
        </branch>
        <branch name="SPI_SCK">
            <wire x2="1776" y1="656" y2="656" x1="1680" />
        </branch>
        <branch name="DAC_CS">
            <wire x2="1776" y1="720" y2="720" x1="1680" />
        </branch>
        <branch name="DAC_CLR">
            <wire x2="1776" y1="784" y2="784" x1="1680" />
        </branch>
        <branch name="SPI_SS_B">
            <wire x2="1776" y1="848" y2="848" x1="1680" />
        </branch>
        <branch name="AMP_CS">
            <wire x2="1776" y1="912" y2="912" x1="1680" />
        </branch>
        <branch name="AD_CONV">
            <wire x2="1776" y1="976" y2="976" x1="1680" />
        </branch>
        <branch name="SF_CE0">
            <wire x2="1776" y1="1040" y2="1040" x1="1680" />
        </branch>
        <branch name="FPGA_INIT_B">
            <wire x2="1776" y1="1104" y2="1104" x1="1680" />
        </branch>
        <instance x="1232" y="1072" name="XLXI_1" orien="R0">
        </instance>
        <branch name="XLXN_40">
            <wire x2="1696" y1="1168" y2="1168" x1="1680" />
        </branch>
        <iomarker fontsize="28" x="256" y="640" name="PS2_Clk" orien="R180" />
        <iomarker fontsize="28" x="256" y="704" name="PS2_Data" orien="R180" />
        <iomarker fontsize="28" x="1120" y="784" name="VGA_HS" orien="R0" />
        <iomarker fontsize="28" x="1120" y="848" name="VGA_VS" orien="R0" />
        <iomarker fontsize="28" x="1120" y="912" name="VGA_R" orien="R0" />
        <iomarker fontsize="28" x="1120" y="976" name="VGA_G" orien="R0" />
        <iomarker fontsize="28" x="1120" y="1040" name="VGA_B" orien="R0" />
        <iomarker fontsize="28" x="240" y="768" name="Clk" orien="R180" />
        <iomarker fontsize="28" x="1776" y="528" name="SPI_MOSI" orien="R0" />
        <iomarker fontsize="28" x="1776" y="656" name="SPI_SCK" orien="R0" />
        <iomarker fontsize="28" x="1776" y="784" name="DAC_CLR" orien="R0" />
        <iomarker fontsize="28" x="1776" y="848" name="SPI_SS_B" orien="R0" />
        <iomarker fontsize="28" x="1776" y="912" name="AMP_CS" orien="R0" />
        <iomarker fontsize="28" x="1776" y="976" name="AD_CONV" orien="R0" />
        <iomarker fontsize="28" x="1776" y="1040" name="SF_CE0" orien="R0" />
        <iomarker fontsize="28" x="1776" y="1104" name="FPGA_INIT_B" orien="R0" />
        <iomarker fontsize="28" x="1776" y="592" name="SPI_MISO" orien="R0" />
        <iomarker fontsize="28" x="1776" y="720" name="DAC_CS" orien="R0" />
    </sheet>
</drawing>