
    Selected circuits
    ===================
     - **Bitwidth**: 11
     - **Pareto filtration critera**: pwr - ep
    
    
    Parameters of selected circuits
    ----------------------------
    
    | Circuit name | MAE | WCE | EP | MRE | Download |
    | --- |  --- | --- | --- | --- | --- | 
| mul11u_pwr_0_930_ep_00 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul11u_pwr_0_930_ep_00_gen.v) [Verilog PDK45](mul11u_pwr_0_930_ep_00_pdk45.v)  [C](mul11u_pwr_0_930_ep_00.c) |
| mul11u_pwr_0_834_ep_98 | 4294.34438 | 8369 | 98.2769012451 | 1.8403410498 |  [Verilog generic](mul11u_pwr_0_834_ep_98_gen.v) [Verilog PDK45](mul11u_pwr_0_834_ep_98_pdk45.v)  [C](mul11u_pwr_0_834_ep_98.c) |
| mul11u_pwr_0_084_ep_99 | 140134.75906 | 588559 | 99.9018669128 | 62.9040345803 |  [Verilog generic](mul11u_pwr_0_084_ep_99_gen.v) [Verilog PDK45](mul11u_pwr_0_084_ep_99_pdk45.v)  [C](mul11u_pwr_0_084_ep_99.c) |
    
    Parameters
    --------------
    ![Parameters figure](fig.png)
             