Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 24 12:22:21 2019
| Host         : DESKTOP-9SIE6QA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ALU/control/ALUctr_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ALU/control/ALUctr_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: ALU/control/ALUctr_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: IR_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: IorD_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.678        0.000                      0                 2861        0.034        0.000                      0                 2861        3.000        0.000                       0                  1470  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.678        0.000                      0                 2861        0.034        0.000                      0                 2861        8.750        0.000                       0                  1466  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 IorD_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segc/seg_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.219ns  (logic 1.855ns (18.153%)  route 8.364ns (81.847%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          2.124    -0.416    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.292 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.584     0.292    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.388 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.640     2.029    cpuclk_BUFG
    SLICE_X29Y95         FDCE                                         r  IorD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDCE (Prop_fdce_C_Q)         0.456     2.485 r  IorD_reg/Q
                         net (fo=10, routed)          0.990     3.475    ALU/IorD
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.124     3.599 r  ALU/memory_i_39/O
                         net (fo=128, routed)         2.919     6.518    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_6_6/DPRA1
    SLICE_X30Y98         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.642 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_6_6/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.642    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_6_6/DPO1
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214     6.856 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_6_6/F7.DP/O
                         net (fo=1, routed)           1.592     8.448    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_6_6_n_0
    SLICE_X31Y98         LUT3 (Prop_lut3_I0_O)        0.297     8.745 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[6]_INST_0/O
                         net (fo=3, routed)           1.926    10.671    REGFILE/bbstub_dpo[31][6]
    SLICE_X32Y101        LUT6 (Prop_lut6_I0_O)        0.124    10.795 r  REGFILE/seg_din[2]_i_13/O
                         net (fo=1, routed)           0.000    10.795    REGFILE/data1[2]
    SLICE_X32Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    11.012 r  REGFILE/seg_din_reg[2]_i_5/O
                         net (fo=1, routed)           0.936    11.948    REGFILE/seg_din_reg[2]_i_5_n_1
    SLICE_X39Y94         LUT6 (Prop_lut6_I5_O)        0.299    12.247 r  REGFILE/seg_din[2]_i_1/O
                         net (fo=1, routed)           0.000    12.247    segc/D[2]
    SLICE_X39Y94         FDRE                                         r  segc/seg_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518    18.498    segc/clk_out1
    SLICE_X39Y94         FDRE                                         r  segc/seg_din_reg[2]/C
                         clock pessimism              0.480    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.031    18.926    segc/seg_din_reg[2]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             7.043ns  (required time - arrival time)
  Source:                 IorD_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segc/seg_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 2.078ns (21.091%)  route 7.774ns (78.909%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          2.124    -0.416    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.292 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.584     0.292    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.388 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.640     2.029    cpuclk_BUFG
    SLICE_X29Y95         FDCE                                         r  IorD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDCE (Prop_fdce_C_Q)         0.456     2.485 r  IorD_reg/Q
                         net (fo=10, routed)          0.990     3.475    ALU/IorD
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.124     3.599 r  ALU/memory_i_39/O
                         net (fo=128, routed)         2.935     6.534    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/DPRA1
    SLICE_X38Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.658 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.658    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/DPO1
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.214     6.872 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.DP/O
                         net (fo=1, routed)           1.549     8.421    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_0
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.323     8.744 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[17]_INST_0/O
                         net (fo=6, routed)           1.517    10.261    REGFILE/bbstub_dpo[31][17]
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.326    10.587 r  REGFILE/seg_din[1]_i_8/O
                         net (fo=1, routed)           0.000    10.587    REGFILE/data4[1]
    SLICE_X45Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    10.799 r  REGFILE/seg_din_reg[1]_i_3/O
                         net (fo=1, routed)           0.783    11.582    REGFILE/seg_din_reg[1]_i_3_n_1
    SLICE_X39Y94         LUT6 (Prop_lut6_I1_O)        0.299    11.881 r  REGFILE/seg_din[1]_i_1/O
                         net (fo=1, routed)           0.000    11.881    segc/D[1]
    SLICE_X39Y94         FDRE                                         r  segc/seg_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518    18.498    segc/clk_out1
    SLICE_X39Y94         FDRE                                         r  segc/seg_din_reg[1]/C
                         clock pessimism              0.480    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.029    18.924    segc/seg_din_reg[1]
  -------------------------------------------------------------------
                         required time                         18.924    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  7.043    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 IorD_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segc/seg_din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 2.078ns (21.421%)  route 7.623ns (78.579%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          2.124    -0.416    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.292 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.584     0.292    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.388 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.640     2.029    cpuclk_BUFG
    SLICE_X29Y95         FDCE                                         r  IorD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDCE (Prop_fdce_C_Q)         0.456     2.485 r  IorD_reg/Q
                         net (fo=10, routed)          0.990     3.475    ALU/IorD
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.124     3.599 r  ALU/memory_i_39/O
                         net (fo=128, routed)         2.982     6.581    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11/DPRA1
    SLICE_X30Y95         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.705 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.705    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11/DPO1
    SLICE_X30Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     6.919 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11/F7.DP/O
                         net (fo=1, routed)           1.533     8.452    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_11_11_n_0
    SLICE_X32Y94         LUT3 (Prop_lut3_I2_O)        0.323     8.775 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[11]_INST_0/O
                         net (fo=3, routed)           1.129     9.904    REGFILE/bbstub_dpo[31][11]
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.326    10.230 r  REGFILE/seg_din[3]_i_10/O
                         net (fo=1, routed)           0.000    10.230    REGFILE/data2[3]
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    10.442 r  REGFILE/seg_din_reg[3]_i_4/O
                         net (fo=1, routed)           0.988    11.430    REGFILE/seg_din_reg[3]_i_4_n_1
    SLICE_X39Y94         LUT6 (Prop_lut6_I3_O)        0.299    11.729 r  REGFILE/seg_din[3]_i_1/O
                         net (fo=1, routed)           0.000    11.729    segc/D[3]
    SLICE_X39Y94         FDRE                                         r  segc/seg_din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518    18.498    segc/clk_out1
    SLICE_X39Y94         FDRE                                         r  segc/seg_din_reg[3]/C
                         clock pessimism              0.480    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.031    18.926    segc/seg_din_reg[3]
  -------------------------------------------------------------------
                         required time                         18.926    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 IorD_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            segc/seg_din_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 1.850ns (19.872%)  route 7.460ns (80.128%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          2.124    -0.416    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.292 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.584     0.292    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.388 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.640     2.029    cpuclk_BUFG
    SLICE_X29Y95         FDCE                                         r  IorD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDCE (Prop_fdce_C_Q)         0.456     2.485 r  IorD_reg/Q
                         net (fo=10, routed)          0.990     3.475    ALU/IorD
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.124     3.599 r  ALU/memory_i_39/O
                         net (fo=128, routed)         2.914     6.513    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24/DPRA1
    SLICE_X38Y100        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.637 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.637    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24/DPO1
    SLICE_X38Y100        MUXF7 (Prop_muxf7_I1_O)      0.214     6.851 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24/F7.DP/O
                         net (fo=1, routed)           1.404     8.255    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_24_24_n_0
    SLICE_X39Y101        LUT3 (Prop_lut3_I0_O)        0.297     8.552 r  memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[24]_INST_0/O
                         net (fo=3, routed)           0.772     9.324    REGFILE/bbstub_dpo[31][24]
    SLICE_X48Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.448 r  REGFILE/seg_din[0]_i_6/O
                         net (fo=1, routed)           0.000     9.448    REGFILE/data6[0]
    SLICE_X48Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     9.660 r  REGFILE/seg_din_reg[0]_i_2/O
                         net (fo=1, routed)           1.379    11.039    REGFILE/seg_din_reg[0]_i_2_n_1
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.299    11.338 r  REGFILE/seg_din[0]_i_1/O
                         net (fo=1, routed)           0.000    11.338    segc/D[0]
    SLICE_X39Y94         FDRE                                         r  segc/seg_din_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518    18.498    segc/clk_out1
    SLICE_X39Y94         FDRE                                         r  segc/seg_din_reg[0]/C
                         clock pessimism              0.480    18.978    
                         clock uncertainty           -0.084    18.895    
    SLICE_X39Y94         FDRE (Setup_fdre_C_D)        0.032    18.927    segc/seg_din_reg[0]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             9.182ns  (required time - arrival time)
  Source:                 IR_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REGFILE/register_reg[15][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.722ns  (logic 1.185ns (11.052%)  route 9.537ns (88.948%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 21.115 - 20.000 ) 
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.868ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          2.124    -0.416    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.292 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.584     0.292    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.388 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.638     2.027    cpuclk_BUFG
    SLICE_X41Y97         FDRE                                         r  IR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     2.483 r  IR_reg[26]/Q
                         net (fo=16, routed)          1.625     4.107    REGFILE/IR_reg[31]_4[21]
    SLICE_X31Y96         LUT6 (Prop_lut6_I3_O)        0.124     4.231 r  REGFILE/register[0][31]_i_11/O
                         net (fo=17, routed)          0.539     4.770    REGFILE/register[0][31]_i_11_n_1
    SLICE_X39Y92         LUT3 (Prop_lut3_I2_O)        0.124     4.894 r  REGFILE/register[0][31]_i_7/O
                         net (fo=142, routed)         3.999     8.893    REGFILE/register_reg[5][0]_0
    SLICE_X53Y107        LUT4 (Prop_lut4_I0_O)        0.154     9.047 f  REGFILE/register[15][31]_i_3/O
                         net (fo=32, routed)          3.375    12.422    ALU/IR_reg[13]
    SLICE_X32Y90         LUT5 (Prop_lut5_I4_O)        0.327    12.749 r  ALU/register[15][9]_i_1/O
                         net (fo=1, routed)           0.000    12.749    REGFILE/register_reg[15][31]_1[9]
    SLICE_X32Y90         FDCE                                         r  REGFILE/register_reg[15][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.904    18.883    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.983 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525    19.509    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.600 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.515    21.115    REGFILE/cpuclk_BUFG
    SLICE_X32Y90         FDCE                                         r  REGFILE/register_reg[15][9]/C
                         clock pessimism              0.868    21.984    
                         clock uncertainty           -0.084    21.900    
    SLICE_X32Y90         FDCE (Setup_fdce_C_D)        0.031    21.931    REGFILE/register_reg[15][9]
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                         -12.749    
  -------------------------------------------------------------------
                         slack                                  9.182    

Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 IR_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REGFILE/register_reg[15][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.718ns  (logic 1.185ns (11.056%)  route 9.533ns (88.944%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 21.115 - 20.000 ) 
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.868ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          2.124    -0.416    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.292 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.584     0.292    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.388 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.638     2.027    cpuclk_BUFG
    SLICE_X41Y97         FDRE                                         r  IR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     2.483 r  IR_reg[26]/Q
                         net (fo=16, routed)          1.625     4.107    REGFILE/IR_reg[31]_4[21]
    SLICE_X31Y96         LUT6 (Prop_lut6_I3_O)        0.124     4.231 r  REGFILE/register[0][31]_i_11/O
                         net (fo=17, routed)          0.539     4.770    REGFILE/register[0][31]_i_11_n_1
    SLICE_X39Y92         LUT3 (Prop_lut3_I2_O)        0.124     4.894 r  REGFILE/register[0][31]_i_7/O
                         net (fo=142, routed)         3.999     8.893    REGFILE/register_reg[5][0]_0
    SLICE_X53Y107        LUT4 (Prop_lut4_I0_O)        0.154     9.047 f  REGFILE/register[15][31]_i_3/O
                         net (fo=32, routed)          3.371    12.418    ALU/IR_reg[13]
    SLICE_X32Y90         LUT5 (Prop_lut5_I4_O)        0.327    12.745 r  ALU/register[15][8]_i_1/O
                         net (fo=1, routed)           0.000    12.745    REGFILE/register_reg[15][31]_1[8]
    SLICE_X32Y90         FDCE                                         r  REGFILE/register_reg[15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.904    18.883    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.983 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525    19.509    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.600 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.515    21.115    REGFILE/cpuclk_BUFG
    SLICE_X32Y90         FDCE                                         r  REGFILE/register_reg[15][8]/C
                         clock pessimism              0.868    21.984    
                         clock uncertainty           -0.084    21.900    
    SLICE_X32Y90         FDCE (Setup_fdce_C_D)        0.029    21.929    REGFILE/register_reg[15][8]
  -------------------------------------------------------------------
                         required time                         21.929    
                         arrival time                         -12.745    
  -------------------------------------------------------------------
                         slack                                  9.184    

Slack (MET) :             9.301ns  (required time - arrival time)
  Source:                 IR_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REGFILE/register_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 1.151ns (10.858%)  route 9.450ns (89.142%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 21.114 - 20.000 ) 
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.868ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          2.124    -0.416    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.292 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.584     0.292    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.388 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.638     2.027    cpuclk_BUFG
    SLICE_X41Y97         FDRE                                         r  IR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     2.483 r  IR_reg[26]/Q
                         net (fo=16, routed)          1.625     4.107    REGFILE/IR_reg[31]_4[21]
    SLICE_X31Y96         LUT6 (Prop_lut6_I3_O)        0.124     4.231 r  REGFILE/register[0][31]_i_11/O
                         net (fo=17, routed)          0.539     4.770    REGFILE/register[0][31]_i_11_n_1
    SLICE_X39Y92         LUT3 (Prop_lut3_I2_O)        0.124     4.894 f  REGFILE/register[0][31]_i_7/O
                         net (fo=142, routed)         4.218     9.112    REGFILE/register_reg[5][0]_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.120     9.232 f  REGFILE/register[2][31]_i_3/O
                         net (fo=32, routed)          3.069    12.300    ALU/IR_reg[13]_2
    SLICE_X29Y87         LUT4 (Prop_lut4_I3_O)        0.327    12.627 r  ALU/register[2][9]_i_1/O
                         net (fo=1, routed)           0.000    12.627    REGFILE/register_reg[2][31]_2[9]
    SLICE_X29Y87         FDCE                                         r  REGFILE/register_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.904    18.883    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.983 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525    19.509    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.600 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.514    21.114    REGFILE/cpuclk_BUFG
    SLICE_X29Y87         FDCE                                         r  REGFILE/register_reg[2][9]/C
                         clock pessimism              0.868    21.983    
                         clock uncertainty           -0.084    21.899    
    SLICE_X29Y87         FDCE (Setup_fdce_C_D)        0.029    21.928    REGFILE/register_reg[2][9]
  -------------------------------------------------------------------
                         required time                         21.928    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                  9.301    

Slack (MET) :             9.302ns  (required time - arrival time)
  Source:                 IR_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REGFILE/register_reg[3][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.602ns  (logic 1.188ns (11.205%)  route 9.414ns (88.795%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 21.115 - 20.000 ) 
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.868ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          2.124    -0.416    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.292 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.584     0.292    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.388 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.638     2.027    cpuclk_BUFG
    SLICE_X41Y97         FDRE                                         r  IR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     2.483 r  IR_reg[26]/Q
                         net (fo=16, routed)          1.625     4.107    REGFILE/IR_reg[31]_4[21]
    SLICE_X31Y96         LUT6 (Prop_lut6_I3_O)        0.124     4.231 r  REGFILE/register[0][31]_i_11/O
                         net (fo=17, routed)          0.609     4.840    REGFILE/register[0][31]_i_11_n_1
    SLICE_X32Y95         LUT3 (Prop_lut3_I2_O)        0.124     4.964 f  REGFILE/register[0][31]_i_6/O
                         net (fo=147, routed)         4.109     9.073    REGFILE/writereg_mux[4]
    SLICE_X52Y97         LUT4 (Prop_lut4_I1_O)        0.152     9.225 f  REGFILE/register[3][31]_i_3/O
                         net (fo=32, routed)          3.072    12.297    ALU/IR_reg[12]
    SLICE_X32Y89         LUT4 (Prop_lut4_I3_O)        0.332    12.629 r  ALU/register[3][8]_i_1/O
                         net (fo=1, routed)           0.000    12.629    REGFILE/register_reg[3][31]_1[8]
    SLICE_X32Y89         FDCE                                         r  REGFILE/register_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.904    18.883    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.983 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525    19.509    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.600 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.515    21.115    REGFILE/cpuclk_BUFG
    SLICE_X32Y89         FDCE                                         r  REGFILE/register_reg[3][8]/C
                         clock pessimism              0.868    21.984    
                         clock uncertainty           -0.084    21.900    
    SLICE_X32Y89         FDCE (Setup_fdce_C_D)        0.031    21.931    REGFILE/register_reg[3][8]
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                  9.302    

Slack (MET) :             9.307ns  (required time - arrival time)
  Source:                 IR_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REGFILE/register_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.598ns  (logic 1.188ns (11.210%)  route 9.410ns (88.790%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 21.115 - 20.000 ) 
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.868ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          2.124    -0.416    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.292 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.584     0.292    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.388 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.638     2.027    cpuclk_BUFG
    SLICE_X41Y97         FDRE                                         r  IR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     2.483 r  IR_reg[26]/Q
                         net (fo=16, routed)          1.625     4.107    REGFILE/IR_reg[31]_4[21]
    SLICE_X31Y96         LUT6 (Prop_lut6_I3_O)        0.124     4.231 r  REGFILE/register[0][31]_i_11/O
                         net (fo=17, routed)          0.609     4.840    REGFILE/register[0][31]_i_11_n_1
    SLICE_X32Y95         LUT3 (Prop_lut3_I2_O)        0.124     4.964 f  REGFILE/register[0][31]_i_6/O
                         net (fo=147, routed)         4.109     9.073    REGFILE/writereg_mux[4]
    SLICE_X52Y97         LUT4 (Prop_lut4_I1_O)        0.152     9.225 f  REGFILE/register[3][31]_i_3/O
                         net (fo=32, routed)          3.068    12.293    ALU/IR_reg[12]
    SLICE_X32Y89         LUT4 (Prop_lut4_I3_O)        0.332    12.625 r  ALU/register[3][9]_i_1/O
                         net (fo=1, routed)           0.000    12.625    REGFILE/register_reg[3][31]_1[9]
    SLICE_X32Y89         FDCE                                         r  REGFILE/register_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.904    18.883    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.983 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525    19.509    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.600 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.515    21.115    REGFILE/cpuclk_BUFG
    SLICE_X32Y89         FDCE                                         r  REGFILE/register_reg[3][9]/C
                         clock pessimism              0.868    21.984    
                         clock uncertainty           -0.084    21.900    
    SLICE_X32Y89         FDCE (Setup_fdce_C_D)        0.032    21.932    REGFILE/register_reg[3][9]
  -------------------------------------------------------------------
                         required time                         21.932    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                  9.307    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 IR_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REGFILE/register_reg[2][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 1.151ns (10.889%)  route 9.420ns (89.111%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 21.117 - 20.000 ) 
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.868ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          2.124    -0.416    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.124    -0.292 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.584     0.292    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.388 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.638     2.027    cpuclk_BUFG
    SLICE_X41Y97         FDRE                                         r  IR_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.456     2.483 r  IR_reg[26]/Q
                         net (fo=16, routed)          1.625     4.107    REGFILE/IR_reg[31]_4[21]
    SLICE_X31Y96         LUT6 (Prop_lut6_I3_O)        0.124     4.231 r  REGFILE/register[0][31]_i_11/O
                         net (fo=17, routed)          0.539     4.770    REGFILE/register[0][31]_i_11_n_1
    SLICE_X39Y92         LUT3 (Prop_lut3_I2_O)        0.124     4.894 f  REGFILE/register[0][31]_i_7/O
                         net (fo=142, routed)         4.218     9.112    REGFILE/register_reg[5][0]_0
    SLICE_X48Y108        LUT4 (Prop_lut4_I0_O)        0.120     9.232 f  REGFILE/register[2][31]_i_3/O
                         net (fo=32, routed)          3.039    12.270    ALU/IR_reg[13]_2
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.327    12.597 r  ALU/register[2][8]_i_1/O
                         net (fo=1, routed)           0.000    12.597    REGFILE/register_reg[2][31]_2[8]
    SLICE_X29Y91         FDCE                                         r  REGFILE/register_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.904    18.883    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.100    18.983 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.525    19.509    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.600 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        1.517    21.117    REGFILE/cpuclk_BUFG
    SLICE_X29Y91         FDCE                                         r  REGFILE/register_reg[2][8]/C
                         clock pessimism              0.868    21.986    
                         clock uncertainty           -0.084    21.902    
    SLICE_X29Y91         FDCE (Setup_fdce_C_D)        0.029    21.931    REGFILE/register_reg[2][8]
  -------------------------------------------------------------------
                         required time                         21.931    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  9.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 shift_left2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ALUsrcB_mux_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.405%)  route 0.206ns (52.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.521ns
    Source Clock Delay      (SCD):    0.419ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.727    -0.437    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.392 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.215    -0.176    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.570     0.419    cpuclk_BUFG
    SLICE_X33Y99         FDRE                                         r  shift_left2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     0.560 r  shift_left2_reg[28]/Q
                         net (fo=1, routed)           0.206     0.767    REGFILE/shift_left2_reg[31][27]
    SLICE_X39Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.812 r  REGFILE/ALUsrcB_mux[28]_i_1/O
                         net (fo=1, routed)           0.000     0.812    REGFILE_n_1173
    SLICE_X39Y100        FDRE                                         r  ALUsrcB_mux_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.033    -0.640    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.584 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239    -0.344    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.315 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.837     0.521    cpuclk_BUFG
    SLICE_X39Y100        FDRE                                         r  ALUsrcB_mux_reg[28]/C
                         clock pessimism              0.165     0.686    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.091     0.777    ALUsrcB_mux_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 PC_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_left2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.355ns (80.306%)  route 0.087ns (19.694%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns
    Source Clock Delay      (SCD):    0.419ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.727    -0.437    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.392 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.215    -0.176    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.570     0.419    cpuclk_BUFG
    SLICE_X32Y99         FDCE                                         r  PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.141     0.560 r  PC_reg[27]/Q
                         net (fo=4, routed)           0.086     0.647    PC[27]
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.692 r  shift_left2[28]_i_3/O
                         net (fo=1, routed)           0.000     0.692    shift_left2[28]_i_3_n_1
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.807 r  shift_left2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.807    shift_left2_reg[28]_i_1_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.861 r  shift_left2_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.000     0.861    shift_left2_reg[31]_i_2_n_8
    SLICE_X33Y100        FDRE                                         r  shift_left2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.033    -0.640    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.584 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239    -0.344    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.315 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.838     0.523    cpuclk_BUFG
    SLICE_X33Y100        FDRE                                         r  shift_left2_reg[29]/C
                         clock pessimism              0.165     0.688    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.102     0.790    shift_left2_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 PC_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_left2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.366ns (80.784%)  route 0.087ns (19.216%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns
    Source Clock Delay      (SCD):    0.419ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.727    -0.437    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.392 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.215    -0.176    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.570     0.419    cpuclk_BUFG
    SLICE_X32Y99         FDCE                                         r  PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.141     0.560 r  PC_reg[27]/Q
                         net (fo=4, routed)           0.086     0.647    PC[27]
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.692 r  shift_left2[28]_i_3/O
                         net (fo=1, routed)           0.000     0.692    shift_left2[28]_i_3_n_1
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.807 r  shift_left2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.807    shift_left2_reg[28]_i_1_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.872 r  shift_left2_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.000     0.872    shift_left2_reg[31]_i_2_n_6
    SLICE_X33Y100        FDRE                                         r  shift_left2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.033    -0.640    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.584 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239    -0.344    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.315 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.838     0.523    cpuclk_BUFG
    SLICE_X33Y100        FDRE                                         r  shift_left2_reg[31]/C
                         clock pessimism              0.165     0.688    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.102     0.790    shift_left2_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PC_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_left2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.391ns (81.789%)  route 0.087ns (18.211%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.523ns
    Source Clock Delay      (SCD):    0.419ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.727    -0.437    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.392 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.215    -0.176    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.570     0.419    cpuclk_BUFG
    SLICE_X32Y99         FDCE                                         r  PC_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.141     0.560 r  PC_reg[27]/Q
                         net (fo=4, routed)           0.086     0.647    PC[27]
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.692 r  shift_left2[28]_i_3/O
                         net (fo=1, routed)           0.000     0.692    shift_left2[28]_i_3_n_1
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.807 r  shift_left2_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.807    shift_left2_reg[28]_i_1_n_1
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.897 r  shift_left2_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.000     0.897    shift_left2_reg[31]_i_2_n_7
    SLICE_X33Y100        FDRE                                         r  shift_left2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.033    -0.640    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.584 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239    -0.344    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.315 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.838     0.523    cpuclk_BUFG
    SLICE_X33Y100        FDRE                                         r  shift_left2_reg[30]/C
                         clock pessimism              0.165     0.688    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.102     0.790    shift_left2_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 shift_left2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ALUsrcB_mux_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.822%)  route 0.348ns (65.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.727    -0.437    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.392 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.215    -0.176    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.568     0.417    cpuclk_BUFG
    SLICE_X33Y100        FDRE                                         r  shift_left2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     0.558 r  shift_left2_reg[31]/Q
                         net (fo=1, routed)           0.348     0.906    REGFILE/shift_left2_reg[31][30]
    SLICE_X36Y98         LUT5 (Prop_lut5_I0_O)        0.045     0.951 r  REGFILE/ALUsrcB_mux[31]_i_1/O
                         net (fo=1, routed)           0.000     0.951    REGFILE_n_1176
    SLICE_X36Y98         FDRE                                         r  ALUsrcB_mux_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.033    -0.640    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.584 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239    -0.344    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.315 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.840     0.524    cpuclk_BUFG
    SLICE_X36Y98         FDRE                                         r  ALUsrcB_mux_reg[31]/C
                         clock pessimism              0.165     0.689    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.092     0.781    ALUsrcB_mux_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 PC_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_left2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.249ns (44.794%)  route 0.307ns (55.206%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    0.417ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.727    -0.437    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.392 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.215    -0.176    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.568     0.417    cpuclk_BUFG
    SLICE_X33Y101        FDCE                                         r  PC_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.141     0.558 r  PC_reg[28]/Q
                         net (fo=4, routed)           0.307     0.865    PC[28]
    SLICE_X33Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.910 r  shift_left2[28]_i_2/O
                         net (fo=1, routed)           0.000     0.910    shift_left2[28]_i_2_n_1
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.973 r  shift_left2_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.973    shift_left2_reg[28]_i_1_n_5
    SLICE_X33Y99         FDRE                                         r  shift_left2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.033    -0.640    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.584 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239    -0.344    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.315 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.841     0.525    cpuclk_BUFG
    SLICE_X33Y99         FDRE                                         r  shift_left2_reg[28]/C
                         clock pessimism              0.165     0.690    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.102     0.792    shift_left2_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 IR_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.582%)  route 0.368ns (66.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.727    -0.437    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.392 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.215    -0.176    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.567     0.416    cpuclk_BUFG
    SLICE_X36Y101        FDRE                                         r  IR_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.141     0.557 r  IR_reg[24]/Q
                         net (fo=3, routed)           0.368     0.925    rs[3]
    SLICE_X36Y99         LUT5 (Prop_lut5_I0_O)        0.045     0.970 r  PC[26]_i_1/O
                         net (fo=1, routed)           0.000     0.970    PC[26]_i_1_n_1
    SLICE_X36Y99         FDCE                                         r  PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.033    -0.640    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.584 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239    -0.344    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.315 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.840     0.524    cpuclk_BUFG
    SLICE_X36Y99         FDCE                                         r  PC_reg[26]/C
                         clock pessimism              0.165     0.689    
    SLICE_X36Y99         FDCE (Hold_fdce_C_D)         0.091     0.780    PC_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 IR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.897%)  route 0.379ns (67.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.524ns
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    -0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.727    -0.437    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.392 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.215    -0.176    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.567     0.416    cpuclk_BUFG
    SLICE_X35Y100        FDRE                                         r  IR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     0.557 r  IR_reg[5]/Q
                         net (fo=13, routed)          0.379     0.937    IR_reg_n_1_[5]
    SLICE_X31Y94         LUT5 (Prop_lut5_I0_O)        0.045     0.982 r  PC[7]_i_1/O
                         net (fo=1, routed)           0.000     0.982    PC[7]_i_1_n_1
    SLICE_X31Y94         FDCE                                         r  PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.033    -0.640    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.584 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239    -0.344    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.315 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.840     0.524    cpuclk_BUFG
    SLICE_X31Y94         FDCE                                         r  PC_reg[7]/C
                         clock pessimism              0.165     0.689    
    SLICE_X31Y94         FDCE (Hold_fdce_C_D)         0.092     0.781    PC_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 REGFILE/register_reg[15][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            REGFILE/register_reg[15][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.727    -0.437    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.392 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.215    -0.176    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.562     0.411    REGFILE/cpuclk_BUFG
    SLICE_X49Y104        FDCE                                         r  REGFILE/register_reg[15][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDCE (Prop_fdce_C_Q)         0.141     0.552 r  REGFILE/register_reg[15][26]/Q
                         net (fo=3, routed)           0.115     0.667    ALU/Q[26]
    SLICE_X49Y104        LUT5 (Prop_lut5_I2_O)        0.045     0.712 r  ALU/register[15][26]_i_1/O
                         net (fo=1, routed)           0.000     0.712    REGFILE/register_reg[15][31]_1[26]
    SLICE_X49Y104        FDCE                                         r  REGFILE/register_reg[15][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.033    -0.640    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.584 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239    -0.344    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.315 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.832     0.517    REGFILE/cpuclk_BUFG
    SLICE_X49Y104        FDCE                                         r  REGFILE/register_reg[15][26]/C
                         clock pessimism             -0.106     0.411    
    SLICE_X49Y104        FDCE (Hold_fdce_C_D)         0.091     0.502    REGFILE/register_reg[15][26]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 PC_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_left2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.249ns (76.086%)  route 0.078ns (23.914%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    0.419ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.727    -0.437    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.045    -0.392 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.215    -0.176    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.150 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.570     0.419    cpuclk_BUFG
    SLICE_X32Y97         FDCE                                         r  PC_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.141     0.560 r  PC_reg[20]/Q
                         net (fo=4, routed)           0.078     0.638    PC[20]
    SLICE_X33Y97         LUT2 (Prop_lut2_I1_O)        0.045     0.683 r  shift_left2[20]_i_3/O
                         net (fo=1, routed)           0.000     0.683    shift_left2[20]_i_3_n_1
    SLICE_X33Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.746 r  shift_left2_reg[20]_i_1/O[3]
                         net (fo=2, routed)           0.000     0.746    shift_left2_reg[20]_i_1_n_5
    SLICE_X33Y97         FDRE                                         r  shift_left2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.033    -0.640    clk_50
    SLICE_X52Y95         LUT3 (Prop_lut3_I0_O)        0.056    -0.584 r  cpuclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.239    -0.344    cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.315 r  cpuclk_BUFG_inst/O
                         net (fo=1418, routed)        0.841     0.525    cpuclk_BUFG
    SLICE_X33Y97         FDRE                                         r  shift_left2_reg[20]/C
                         clock pessimism             -0.093     0.432    
    SLICE_X33Y97         FDRE (Hold_fdre_C_D)         0.102     0.534    shift_left2_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    cpuclk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y97     PC_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y96     PC_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y97     PC_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y96     PC_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y97     PC_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y97     PC_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y97     PC_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_27_27/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_27_27/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_27_27/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y100    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_27_27/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y103    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y103    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y103    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y103    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_29_29/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y104    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_30_30/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y104    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_30_30/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y92     memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_18_18/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y92     memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_18_18/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y92     memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_18_18/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y93     memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_19_19/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y93     memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_19_19/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y100    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y100    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_4_4/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y105    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_5_5/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y105    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_5_5/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y105    memory/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_5_5/SP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



