# CacheMemory
This project is an implementation of cache memory with load and store instructions in verilog
