INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'osm' on host 'debian' (Linux_x86_64 version 5.10.0-15-amd64) on Thu Jul 07 00:03:55 CEST 2022
INFO: [HLS 200-10] On os Debian GNU/Linux 11 (bullseye)
INFO: [HLS 200-10] In directory '/home/osm/Documents/SECT-MAYO/MAYO/HLS'
Sourcing Tcl script '/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good/export.tcl'
INFO: [HLS 200-1510] Running: open_project hls_linear_combination 
INFO: [HLS 200-10] Opening project '/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination'.
INFO: [HLS 200-1510] Running: set_top hls_linear_combination 
INFO: [HLS 200-1510] Running: add_files hls_linear_combination/hls_linear_combination.h 
INFO: [HLS 200-10] Adding design file 'hls_linear_combination/hls_linear_combination.h' to the project
INFO: [HLS 200-1510] Running: add_files hls_linear_combination/hls_linear_combination.cpp 
INFO: [HLS 200-10] Adding design file 'hls_linear_combination/hls_linear_combination.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_linear_combination/test_sample_la -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hls_linear_combination/test_sample_la' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_linear_combination/hls_linear_combinations_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'hls_linear_combination/hls_linear_combinations_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution good -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/osm/Documents/SECT-MAYO/MAYO/HLS/hls_linear_combination/good'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -display_name=Linear_combination
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor {TU Berlin}
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -display_name Linear_combination -format ip_catalog -output /home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip -rtl vhdl -vendor TU Berlin 
INFO: [HLS 200-1510] Running: set_directive_top -name hls_linear_combination hls_linear_combination 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination vecs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination coeffs 
INFO: [HLS 200-1510] Running: set_directive_interface -mode axis -register -register_mode both hls_linear_combination out 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 16 -dim 1 hls_linear_combination accumulators 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 6 -dim 2 hls_linear_combination vec_l 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off hls_linear_combination/READ_LOOP_VEC1 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 hls_linear_combination/READ_LOOP_VEC1 
INFO: [HLS 200-1510] Running: set_directive_pipeline hls_linear_combination/READ_LOOP_VEC2 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog -vendor TU_Berlin -display_name Linear_combination -output /home/osm/Documents/SECT-MAYO/MAYO/HLS/ips/hls_linear_combination.zip 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jul  7 00:04:53 2022...
INFO: [HLS 200-802] Generated output file ips/hls_linear_combination.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 26.53 seconds. CPU system time: 2.38 seconds. Elapsed time: 54.67 seconds; current allocated memory: 190.866 MB.
