# --- EDA / simulation outputs ---
sim/out/
sim/work/
sim/runs/
sim/reports/
sim/logs/
sim/waves/

# common generated files
*.log
*.jou
*.rpt
*.vcd
*.vpd
*.fsdb
*.wlf
*.tmp
*.bak
*.swp

# --- editor / OS ---
.vscode/
.obsidian/
.claude/
Thumbs.db
.DS_Store

# local/generated
obj_dir/
nul
.venv/
**/.venv/
__pycache__/
*.pyc
oldverision/

# local sim binaries generated by ad-hoc checks
sim/*_check.out
sim/*_fix_check.out
sim/*_final_check.out
sim/axi_bridge_test
sim/uart_test
sim/spi_test
