<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="blinky_led.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="blinky_led.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="blinky_led.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="blinky_led.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="blinky_led.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="blinky_led.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="blinky_led.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="blinky_led.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="blinky_led.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="blinky_led.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="blinky_led.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="blinky_led.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="blinky_led.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blinky_led.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="blinky_led.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="blinky_led.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="blinky_led.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="blinky_led.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="blinky_led.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="blinky_led.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="blinky_led.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="blinky_led.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="blinky_led.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="blinky_led_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="blinky_led_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="blinky_led_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="blinky_led_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="blinky_led_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="blinky_led_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="blinky_led_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="blinky_led_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="blinky_led_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="blinky_led_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="blinky_led_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="blinky_led_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="blinky_led_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="blinky_led_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="blinky_led_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blinky_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blinky_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="blinky_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="combinational_gates_muxed.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="combinational_gates_muxed.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="combinational_gates_muxed.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="combinational_gates_muxed.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="combinational_gates_muxed.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="combinational_gates_muxed.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="combinational_gates_muxed.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="combinational_gates_muxed.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="combinational_gates_muxed.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="combinational_gates_muxed.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="combinational_gates_muxed.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="combinational_gates_muxed.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="combinational_gates_muxed.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="combinational_gates_muxed.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="combinational_gates_muxed.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="combinational_gates_muxed.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="combinational_gates_muxed.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="combinational_gates_muxed.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="combinational_gates_muxed.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="combinational_gates_muxed.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="combinational_gates_muxed.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="combinational_gates_muxed.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="combinational_gates_muxed.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="combinational_gates_muxed_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="combinational_gates_muxed_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="combinational_gates_muxed_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="combinational_gates_muxed_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="combinational_gates_muxed_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="combinational_gates_muxed_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="combinational_gates_muxed_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="combinational_gates_muxed_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="combinational_gates_muxed_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="combinational_gates_muxed_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="combinational_gates_muxed_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="combinational_gates_muxed_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="combinational_gates_muxed_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="combinational_gates_muxed_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="combinational_gates_muxed_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="combinational_gates_muxed_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="combinational_gates_muxed_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="combinational_gates_muxed_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_counter_ez_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_counter_ez_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_counter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_counter_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/blinky_led_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/blinky_led_synthesis.v"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491418060" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1491418060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846173" xil_pn:in_ck="-1231739940020122826" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1491846173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../src/combinational_gates/combinational_gates_muxed.v"/>
      <outfile xil_pn:name="../src/combinational_gates/combinational_gates_muxed_TB.v"/>
      <outfile xil_pn:name="blinky_led.v"/>
      <outfile xil_pn:name="blinky_test.v"/>
      <outfile xil_pn:name="four_bit_counter.v"/>
      <outfile xil_pn:name="four_bit_counter_ez.v"/>
      <outfile xil_pn:name="four_bit_counter_ez_tb.v"/>
      <outfile xil_pn:name="four_bit_counter_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1491846173" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4847121265502203519" xil_pn:start_ts="1491846173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846173" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6738632975911314493" xil_pn:start_ts="1491846173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846173" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7757169134335955743" xil_pn:start_ts="1491846173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846173" xil_pn:in_ck="-1231739940020122826" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1491846173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../src/combinational_gates/combinational_gates_muxed.v"/>
      <outfile xil_pn:name="../src/combinational_gates/combinational_gates_muxed_TB.v"/>
      <outfile xil_pn:name="blinky_led.v"/>
      <outfile xil_pn:name="blinky_test.v"/>
      <outfile xil_pn:name="four_bit_counter.v"/>
      <outfile xil_pn:name="four_bit_counter_ez.v"/>
      <outfile xil_pn:name="four_bit_counter_ez_tb.v"/>
      <outfile xil_pn:name="four_bit_counter_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1491846176" xil_pn:in_ck="-1231739940020122826" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8537932862524445309" xil_pn:start_ts="1491846173">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="blinky_test_beh.prj"/>
      <outfile xil_pn:name="blinky_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1491846177" xil_pn:in_ck="3799915344753262834" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8483498769376240864" xil_pn:start_ts="1491846176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="blinky_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1491416048" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1491416048">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846262" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1113469521168151602" xil_pn:start_ts="1491846262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846262" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7757169134335955743" xil_pn:start_ts="1491846262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846262" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1491846262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846262" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="648766443627552436" xil_pn:start_ts="1491846262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846262" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1491846262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846262" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5478533781436855403" xil_pn:start_ts="1491846262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846841" xil_pn:in_ck="-3876235699173070890" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3917485273708603280" xil_pn:start_ts="1491846831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="blinky_led.lso"/>
      <outfile xil_pn:name="blinky_led.ngc"/>
      <outfile xil_pn:name="blinky_led.ngr"/>
      <outfile xil_pn:name="blinky_led.prj"/>
      <outfile xil_pn:name="blinky_led.stx"/>
      <outfile xil_pn:name="blinky_led.syr"/>
      <outfile xil_pn:name="blinky_led.xst"/>
      <outfile xil_pn:name="blinky_led_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1491846303" xil_pn:in_ck="7609804106674908243" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767150351695898975" xil_pn:start_ts="1491846303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491846859" xil_pn:in_ck="1538927107145001329" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1420151912645791234" xil_pn:start_ts="1491846852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="blinky_led.bld"/>
      <outfile xil_pn:name="blinky_led.ngd"/>
      <outfile xil_pn:name="blinky_led_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491846869" xil_pn:in_ck="-4637149653342468845" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1491846859">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="blinky_led.pcf"/>
      <outfile xil_pn:name="blinky_led_map.map"/>
      <outfile xil_pn:name="blinky_led_map.mrp"/>
      <outfile xil_pn:name="blinky_led_map.ncd"/>
      <outfile xil_pn:name="blinky_led_map.ngm"/>
      <outfile xil_pn:name="blinky_led_map.xrpt"/>
      <outfile xil_pn:name="blinky_led_summary.xml"/>
      <outfile xil_pn:name="blinky_led_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1491846885" xil_pn:in_ck="8849890185209679717" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1491846869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="blinky_led.ncd"/>
      <outfile xil_pn:name="blinky_led.pad"/>
      <outfile xil_pn:name="blinky_led.par"/>
      <outfile xil_pn:name="blinky_led.ptwx"/>
      <outfile xil_pn:name="blinky_led.unroutes"/>
      <outfile xil_pn:name="blinky_led.xpi"/>
      <outfile xil_pn:name="blinky_led_pad.csv"/>
      <outfile xil_pn:name="blinky_led_pad.txt"/>
      <outfile xil_pn:name="blinky_led_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491846915" xil_pn:in_ck="-6985366121033791720" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1491846902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="blinky_led.bgn"/>
      <outfile xil_pn:name="blinky_led.bit"/>
      <outfile xil_pn:name="blinky_led.drc"/>
      <outfile xil_pn:name="blinky_led.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1491846384" xil_pn:in_ck="3965564012707221228" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1491846382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1491846885" xil_pn:in_ck="-1051756512216676981" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1491846878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="blinky_led.twr"/>
      <outfile xil_pn:name="blinky_led.twx"/>
    </transform>
    <transform xil_pn:end_ts="1491846850" xil_pn:in_ck="-4394682501672113410" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-3536549005995033263" xil_pn:start_ts="1491846846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/blinky_led_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/blinky_led_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
