# RNBIP-2-Processor
3 stage pipelined processor implementation of a RISC based instruction set of RNBIP-1 (Single Bus Architecture). 

# Architecture 

![alt text](blob:null/838ce07d-e3e3-8447-b50c-510f00678f7c)

