module logsineROM #(parameter SINEROMSIZE = 256)(
	input clk,
	input [$clog2(SINEROMSIZE) - 1:0] address,
	output  reg [15:0] svalue
);


always @(posedge clk)
begin
	case(address)

	
	endcase

end


endmodule
