5 8 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd gate1.vcd -o gate1.cdd -v gate1.v
3 0 main main gate1.v 1 101
1 a_o 0 3 30008 1 0 2
1 b_o 0 3 3000d 1 0 2
1 c_o 0 3 30012 1 0 102
1 d_o 0 3 30017 1 0 1002
1 e_o 0 3 3001c 1 0 102
1 f_o 0 3 30021 1 0 1002
1 g_o 0 3 30026 1 0 102
1 h_o 0 3 3002b 1 0 1002
1 i_o 0 3 30030 1 0 102
1 j_o 0 3 30035 1 0 2
1 k_o 0 3 3003a 1 0 1002
1 l_o 0 3 3003f 1 0 2
1 m_o 0 3 30044 1 0 2
1 n_o 0 3 30049 1 0 102
1 o_o 0 3 3004e 1 0 2
1 p_o 0 3 30053 1 0 102
1 a1 0 5 30008 1 0 102
1 a2 0 5 3000c 1 0 2
1 b1 0 6 30008 1 0 102
1 b2 0 6 3000c 1 0 2
1 c1 0 7 30008 1 0 102
1 c2 0 7 3000c 1 0 2
1 d1 0 8 30008 1 0 102
1 d2 0 8 3000c 1 0 2
1 e1 0 9 30008 1 0 102
1 e2 0 9 3000c 1 0 2
1 f1 0 10 30008 1 0 102
1 f2 0 10 3000c 1 0 2
1 g1 0 12 30008 1 0 102
1 h1 0 13 30008 1 0 102
1 i1 0 15 30008 1 0 102
1 i2 0 15 3000c 1 0 2
1 j1 0 16 30008 1 0 102
1 j2 0 16 3000c 1 0 2
1 k1 0 17 30008 1 0 102
1 k2 0 17 3000c 1 0 2
1 l1 0 18 30008 1 0 102
1 l2 0 18 3000c 1 0 2
1 m1 0 20 30008 1 0 102
1 m2 0 20 3000c 1 0 2
1 n1 0 21 30008 1 0 102
1 n2 0 21 3000c 1 0 2
1 o1 0 22 30008 1 0 102
1 o2 0 22 3000c 1 0 2
1 p1 0 23 30008 1 0 102
1 p2 0 23 3000c 1 0 2
