// Seed: 2035271382
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd33,
    parameter id_4 = 32'd57
) (
    _id_1,
    id_2,
    id_3,
    _id_4[id_1 : id_4==1],
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output logic [7:0] _id_4;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_3
  );
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic id_8;
  tri   id_9 = {-1'b0};
endmodule
