FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 8515.0.0 7629e3a08c7b */
/* bench 8515.0.1 019b387447dd */
/* bench 8515.0.2 21f315695173 */
/* bench 8515.0.3 ccbf30838502 */
/* bench 8515.0.4 f2d2fc9d729e */
/* bench 8515.0.5 0c5c114cc568 */
/* bench 8515.0.6 2b7fa2022079 */
/*
 *  arch/arm/mach-footbridge/include/mach/isa-dma.h
 *
 *  Architecture DMA routines
 *
 *  Copyright (C) 1998,1999 Russell King
 *  Copyright (C) 1998,1999 Philip Blundell
 */
#ifndef __ASM_ARCH_DMA_H
#define __ASM_ARCH_DMA_H

/*
 * The 21285 has two internal DMA channels; we call these 8 and 9.
 * On CATS hardware we have an additional eight ISA dma channels
 * numbered 0..7.
 */
#define _ISA_DMA(x)		(0+(x))
#define _DC21285_DMA(x)		(8+(x))

#define MAX_DMA_CHANNELS	10

/* bench 11135.0.0 30e43bd764ba */
/* bench 11135.0.1 8d6443697a35 */
/* bench 11135.0.2 4633644e420c */
/* bench 11135.0.3 3cf17ae3810a */
/* bench 11135.0.4 e0493184eaca */
/* bench 11135.0.5 8f8f2ea12d96 */
/* bench 11135.0.6 3026eaa5cfd5 */
/* bench 11135.0.7 3c0551d151a0 */
/* bench 11135.0.8 302e06839693 */
/* bench 11135.0.9 187e5fce5ce7 */
#define DMA_ISA_CASCADE		_ISA_DMA(4)

#endif /* _ASM_ARCH_DMA_H */
