// Seed: 767037294
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply0 id_3
);
  assign id_3 = id_2 == id_2;
endmodule
module module_1 (
    input  tri0  id_0
    , id_8, id_9,
    input  tri0  id_1,
    input  tri0  id_2,
    output tri   id_3,
    input  tri1  id_4,
    output tri   id_5,
    input  uwire id_6
);
  wire id_10;
  assign id_5 = id_9 == 1 * 1'h0;
  supply1 id_11 = 1;
  wire id_12;
  module_0(
      id_4, id_3, id_2, id_5
  );
endmodule
