Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/itzzinfinity/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'A3' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_010/project_1/project_1.srcs/sources_1/new/multiplier.v:32]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'Cin' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_010/project_1/project_1.srcs/sources_1/new/multiplier.v:34]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'Cin' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_010/project_1/project_1.srcs/sources_1/new/multiplier.v:41]
WARNING: [VRFC 10-9543] actual bit length 32 differs from formal bit length 1 for port 'Cin' [/home/itzzinfinity/Cozy Drive/100daysofRTL/day_010/project_1/project_1.srcs/sources_1/new/multiplier.v:48]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_010/project_1/project_1.srcs/sources_1/new/IC7483.v" Line 7. Module IC7483 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_010/project_1/project_1.srcs/sources_1/new/IC7483.v" Line 7. Module IC7483 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_010/project_1/project_1.srcs/sources_1/new/IC7483.v" Line 7. Module IC7483 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_010/project_1/project_1.srcs/sources_1/new/IC7483.v" Line 7. Module IC7483 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_010/project_1/project_1.srcs/sources_1/new/IC7483.v" Line 7. Module IC7483 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_010/project_1/project_1.srcs/sources_1/new/IC7483.v" Line 7. Module IC7483 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.IC7483
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
