# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../fyp.srcs/sources_1/new/clk_divider.vhd" \
"../../../../fyp.srcs/sources_1/new/ov_sccb.vhd" \
"../../../../fyp.srcs/sim_1/new/ov_sccb_tb.vhd" \

# Do not sort compile order
nosort
