<!DOCTYPE html>
<html lang="en">
<head>
    <title>Rassul Bairamkulov | CV</title>
    <link rel="stylesheet" href="css/style.css">
</head>

<body>

<h2>Experience</h2>
<ul>
    <li><strong>Postdoctoral scholar</strong><br>August 2022 – Present<br>EPFL Lausanne, Vaud, Switzerland
        <ul>
            <li>Developing logic synthesis tools for emerging computing technologies</li>
        </ul>
    </li>
    <li><strong>Intern (Design Automation)</strong><br>May 2020 – August 2020<br>Qualcomm Inc. Remote – Rochester, New York, USA
        <ul>
            <li>Automated PCB-level power delivery network layout synthesis in low-power high-performance integrated circuits</li>
            <li>Enables fast PCB prototype generation and comprehensive early power delivery exploration</li>
        </ul>
    </li>
    <li><strong>Intern (Power Integrity), Qualcomm Inc.</strong><br>May 2018 – August 2018<br>Qualcomm Inc. San Diego, California, USA
        <ul>
            <li>Developed software to optimize power delivery network parameters based on PPA specifications</li>
            <li>Efficient design space exploration for power delivery in high-performance integrated circuits</li>
        </ul>
    </li>
    <li><strong>Research Assistant</strong><br>June 2017 – June 2022<br>University of Rochester Rochester, New York, USA
        <ul>
            <li>Developed EDA methodologies and software for VLSI power delivery network design, early system-level exploration, and layout synthesis (funded by Qualcomm)</li>
            <li>Developed algorithms and software for clock distribution network synthesis for Superconductive Rapid Single Flux Quantum integrated circuits (funded by Synopsys)</li>
            <li>Developed Infinity Mirror Technique for fast and accurate analysis of voltage drop within large grids (funded by National Science Foundation)</li>
        </ul>
    </li>
    <li><strong>Teaching Assistant</strong><br>Fall 2017 – Fall 2022<br>University of Rochester Rochester, New York, USA
        <ul>
            <li>Graduate-level course ECE461 "Introduction to VLSI"</li>
        </ul>
    </li>
    <li><strong>Undergraduate Research Assistant</strong><br>November 2014 – May 2016<br>Nazarbayev University Astana, Kazakhstan
        <ul>
            <li>Developed software for minimizing the total harmonic distortion (THD) in multilevel voltage converters</li>
        </ul>
    </li>
</ul>

<h2>Education</h2>
<ul>
    <li><strong>University of Rochester Rochester, New York, USA</strong><br>M.S./Ph.D. in Electrical and Computer Engineering<br>June 2016 – June 2022
        <ul>
            <li>Thesis title: Graph Algorithms for VLSI Power and Clock Networks</li>
        </ul>
    </li>
    <li><strong>Nazarbayev University Astana, Kazakhstan</strong><br>B.Eng. in Electrical and Electronic Engineering<br>August 2012 – May 2016
        <ul>
            <li>Thesis title: Analysis of Natural Voltage Balancing in Single-Phase Multilevel Power Converters</li>
        </ul>
    </li>
</ul>

<h2>Technical Skills</h2>
<ul>
    <li><strong>Programming:</strong> Python, C++, Matlab/Octave, Mathematica, bash, Verilog</li>
    <li><strong>Tools:</strong> HSPICE, Spectre, Cadence Virtuoso, Ansys SIWave, Keysight ADS, Simulink</li>
    <li><strong>Languages:</strong> English – fluent, Russian – native, Kazakh – fluent</li>
</ul>

</body>
</html>
