 
****************************************
Report : cell
Design : four_bit_select_adder
Version: Q-2019.12-SP3
Date   : Thu Nov 23 00:36:55 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
A_reg_reg[0]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
A_reg_reg[1]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
A_reg_reg[2]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
A_reg_reg[3]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[0]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[1]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[2]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[3]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
Cout_reg_reg              DFFSR           osu05_stdcells  1584.000000
                                                                    n
U20                       AOI22X1         osu05_stdcells  360.000000
U21                       AOI22X1         osu05_stdcells  360.000000
U22                       AOI22X1         osu05_stdcells  360.000000
U23                       OR2X2           osu05_stdcells  288.000000
U24                       AND2X2          osu05_stdcells  288.000000
U25                       INVX2           osu05_stdcells  144.000000
U26                       INVX2           osu05_stdcells  144.000000
U27                       INVX1           osu05_stdcells  144.000000
U28                       INVX1           osu05_stdcells  144.000000
U29                       INVX1           osu05_stdcells  144.000000
U30                       INVX1           osu05_stdcells  144.000000
U31                       INVX2           osu05_stdcells  144.000000
U32                       INVX1           osu05_stdcells  144.000000
U33                       INVX2           osu05_stdcells  144.000000
U34                       INVX2           osu05_stdcells  144.000000
lower_adder/fa0/U2        XOR2X1          osu05_stdcells  504.000000
lower_adder/fa0/U3        AOI22X1         osu05_stdcells  360.000000
lower_adder/fa0/U4        XOR2X1          osu05_stdcells  504.000000
lower_adder/fa1/U2        XOR2X1          osu05_stdcells  504.000000
lower_adder/fa1/U3        AOI22X1         osu05_stdcells  360.000000
lower_adder/fa1/U4        XOR2X1          osu05_stdcells  504.000000
sum_reg_reg[0]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
sum_reg_reg[1]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
sum_reg_reg[2]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
sum_reg_reg[3]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
upper_adder_0/fa0/U2      XOR2X1          osu05_stdcells  504.000000
upper_adder_0/fa1/U1      INVX2           osu05_stdcells  144.000000
upper_adder_0/fa1/U2      XOR2X1          osu05_stdcells  504.000000
upper_adder_0/fa1/U3      AOI22X1         osu05_stdcells  360.000000
upper_adder_0/fa1/U4      XOR2X1          osu05_stdcells  504.000000
upper_adder_1/fa0/U2      XOR2X1          osu05_stdcells  504.000000
upper_adder_1/fa1/U1      INVX2           osu05_stdcells  144.000000
upper_adder_1/fa1/U2      XOR2X1          osu05_stdcells  504.000000
upper_adder_1/fa1/U3      AOI22X1         osu05_stdcells  360.000000
upper_adder_1/fa1/U4      XOR2X1          osu05_stdcells  504.000000
--------------------------------------------------------------------------------
Total 44 cells                                            30456.000000
1
