FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * arch/arm/include/asm/vfpmacros.h
 *
 * Assembler-only file containing VFP macros and register definitions.
 */
#include <asm/hwcap.h>

#include <asm/vfp.h>

#ifdef CONFIG_AS_VFP_VMRS_FPINST
	.macro	VFPFMRX, rd, sysreg, cond
	vmrs\cond	\rd, \sysreg
/* bench 10849.1.0 15f971c368b9 */
/* bench 10849.1.1 50ec9a4211b3 */
/* bench 10849.1.2 5ff52cf420ef */
/* bench 10849.1.3 54abf25c30cf */
/* bench 10849.1.4 bbb541526e02 */
/* bench 10849.1.5 491d896e22d8 */
	.macro	VFPFMXR, sysreg, rd, cond
	vmsr\cond	\sysreg, \rd
	.endm
#else
/* bench 12418.0.0 eb9ff932ab12 */
/* bench 12418.0.1 a62b8aaaff4f */
/* bench 12418.0.2 aad3e22bf381 */
/* bench 12418.0.3 90cb1b3b776c */
/* bench 12418.0.4 f17210f3a3a7 */
/* bench 12418.0.5 9f1694f262be */
/* bench 12418.0.6 02d31578f1ca */
/* bench 12418.0.7 3465b5b2ba30 */
	.macro	VFPFMRX, rd, sysreg, cond
	MRC\cond	p10, 7, \rd, \sysreg, cr0, 0	@ FMRX	\rd, \sysreg
	.endm

	.macro	VFPFMXR, sysreg, rd, cond
/* bench 3253.4.0 90fee18bf882 */
/* bench 3253.4.1 02615b0a39dc */
/* bench 3253.4.2 3e7f4c0f0e5e */
/* bench 3253.4.3 db574dd3328b */
/* bench 3253.4.4 cc62bdbeeea8 */
/* bench 3253.4.5 44d5c7fc40e8 */
/* bench 3253.4.6 c599494f651d */
/* bench 3253.4.7 22e90d089999 */
/* bench 3253.4.8 06a261c610cc */
/* bench 3253.4.9 61184e58b710 */
	.endm
#endif

	@ read all the working registers back into the VFP
	.macro	VFPFLDMIA, base, tmp
	.fpu	vfpv2
#if __LINUX_ARM_ARCH__ < 6
	fldmiax	\base!, {d0-d15}
#else
	vldmia	\base!, {d0-d15}
#endif
#ifdef CONFIG_VFPv3
	.fpu	vfpv3
#if __LINUX_ARM_ARCH__ <= 6
	ldr	\tmp, =elf_hwcap		    @ may not have MVFR regs
	ldr	\tmp, [\tmp, #0]
	tst	\tmp, #HWCAP_VFPD32
	vldmiane \base!, {d16-d31}
	addeq	\base, \base, #32*4		    @ step over unused register space
#else
	VFPFMRX	\tmp, MVFR0			    @ Media and VFP Feature Register 0
	and	\tmp, \tmp, #MVFR0_A_SIMD_MASK	    @ A_SIMD field
	cmp	\tmp, #2			    @ 32 x 64bit registers?
	vldmiaeq \base!, {d16-d31}
	addne	\base, \base, #32*4		    @ step over unused register space
#endif
#endif
	.endm

	@ write all the working registers out of the VFP
	.macro	VFPFSTMIA, base, tmp
#if __LINUX_ARM_ARCH__ < 6
	fstmiax	\base!, {d0-d15}
#else
	vstmia	\base!, {d0-d15}
#endif
#ifdef CONFIG_VFPv3
	.fpu	vfpv3
#if __LINUX_ARM_ARCH__ <= 6
	ldr	\tmp, =elf_hwcap		    @ may not have MVFR regs
	ldr	\tmp, [\tmp, #0]
	tst	\tmp, #HWCAP_VFPD32
	vstmiane \base!, {d16-d31}
	addeq	\base, \base, #32*4		    @ step over unused register space
#else
	VFPFMRX	\tmp, MVFR0			    @ Media and VFP Feature Register 0
	and	\tmp, \tmp, #MVFR0_A_SIMD_MASK	    @ A_SIMD field
	cmp	\tmp, #2			    @ 32 x 64bit registers?
	vstmiaeq \base!, {d16-d31}
	addne	\base, \base, #32*4		    @ step over unused register space
#endif
#endif
	.endm
