<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUInstructionSelector.cpp source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUInstructionSelector.cpp.html'>AMDGPUInstructionSelector.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUInstructionSelector.cpp ----------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file implements the targeting of the InstructionSelector class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMDGPU.</i></td></tr>
<tr><th id="11">11</th><td><i>/// \todo This should be generated by TableGen.</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AMDGPUInstructionSelector.h.html">"AMDGPUInstructionSelector.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPUInstrInfo.h.html">"AMDGPUInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPURegisterBankInfo.h.html">"AMDGPURegisterBankInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPURegisterInfo.h.html">"AMDGPURegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AMDGPUTargetMachine.h.html">"AMDGPUTargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h.html">"llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/Utils.h.html">"llvm/CodeGen/GlobalISel/Utils.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "amdgpu-isel"</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_IMPL" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</dfn></u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/AMDGPUSubtarget" data-ref="_M/AMDGPUSubtarget">AMDGPUSubtarget</dfn> GCNSubtarget</u></td></tr>
<tr><th id="40">40</th><td><u>#include <span class='error' title="&apos;AMDGPUGenGlobalISel.inc&apos; file not found">"AMDGPUGenGlobalISel.inc"</span></u></td></tr>
<tr><th id="41">41</th><td><u>#undef <a class="macro" href="#38" data-ref="_M/GET_GLOBALISEL_IMPL">GET_GLOBALISEL_IMPL</a></u></td></tr>
<tr><th id="42">42</th><td><u>#undef <a class="macro" href="#39" data-ref="_M/AMDGPUSubtarget">AMDGPUSubtarget</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE" title='llvm::AMDGPUInstructionSelector::AMDGPUInstructionSelector' data-ref="_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE">AMDGPUInstructionSelector</dfn>(</td></tr>
<tr><th id="45">45</th><td>    <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="71STI" title='STI' data-type='const llvm::GCNSubtarget &amp;' data-ref="71STI">STI</dfn>, <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a> &amp;<dfn class="local col2 decl" id="72RBI" title='RBI' data-type='const llvm::AMDGPURegisterBankInfo &amp;' data-ref="72RBI">RBI</dfn>,</td></tr>
<tr><th id="46">46</th><td>    <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a> &amp;<dfn class="local col3 decl" id="73TM" title='TM' data-type='const llvm::AMDGPUTargetMachine &amp;' data-ref="73TM">TM</dfn>)</td></tr>
<tr><th id="47">47</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a><a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#_ZN4llvm19InstructionSelectorC1Ev" title='llvm::InstructionSelector::InstructionSelector' data-ref="_ZN4llvm19InstructionSelectorC1Ev">(</a>), <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII">TII</a>(*<a class="local col1 ref" href="#71STI" title='STI' data-ref="71STI">STI</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>()),</td></tr>
<tr><th id="48">48</th><td>      <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI">TRI</a>(*<a class="local col1 ref" href="#71STI" title='STI' data-ref="71STI">STI</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget15getRegisterInfoEv" title='llvm::GCNSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12GCNSubtarget15getRegisterInfoEv">getRegisterInfo</a>()), <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI">RBI</a>(<a class="local col2 ref" href="#72RBI" title='RBI' data-ref="72RBI">RBI</a>), <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TM" title='llvm::AMDGPUInstructionSelector::TM' data-ref="llvm::AMDGPUInstructionSelector::TM">TM</a>(<a class="local col3 ref" href="#73TM" title='TM' data-ref="73TM">TM</a>),</td></tr>
<tr><th id="49">49</th><td>      <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI">STI</a>(<a class="local col1 ref" href="#71STI" title='STI' data-ref="71STI">STI</a>),</td></tr>
<tr><th id="50">50</th><td>      <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::EnableLateStructurizeCFG" title='llvm::AMDGPUInstructionSelector::EnableLateStructurizeCFG' data-ref="llvm::AMDGPUInstructionSelector::EnableLateStructurizeCFG">EnableLateStructurizeCFG</a>(<a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>::<a class="ref" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG" title='llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG' data-ref="llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG">EnableLateStructurizeCFG</a>),</td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_INIT" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</dfn></u></td></tr>
<tr><th id="52">52</th><td><u>#include "AMDGPUGenGlobalISel.inc"</u></td></tr>
<tr><th id="53">53</th><td><u>#undef <a class="macro" href="#51" data-ref="_M/GET_GLOBALISEL_PREDICATES_INIT">GET_GLOBALISEL_PREDICATES_INIT</a></u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_INIT" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</dfn></u></td></tr>
<tr><th id="55">55</th><td><u>#include "AMDGPUGenGlobalISel.inc"</u></td></tr>
<tr><th id="56">56</th><td><u>#undef <a class="macro" href="#54" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_INIT">GET_GLOBALISEL_TEMPORARIES_INIT</a></u></td></tr>
<tr><th id="57">57</th><td>{</td></tr>
<tr><th id="58">58</th><td>}</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><em>const</em> <em>char</em> *<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZN4llvm25AMDGPUInstructionSelector7getNameEv" title='llvm::AMDGPUInstructionSelector::getName' data-ref="_ZN4llvm25AMDGPUInstructionSelector7getNameEv">getName</dfn>() { <b>return</b> <a class="macro" href="#34" title="&quot;amdgpu-isel&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>; }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectCOPY' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE">selectCOPY</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="74I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="75BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="75BB">BB</dfn> = <a class="local col4 ref" href="#74I" title='I' data-ref="74I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="76MF" title='MF' data-type='llvm::MachineFunction *' data-ref="76MF">MF</dfn> = <a class="local col5 ref" href="#75BB" title='BB' data-ref="75BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="65">65</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="77MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="77MRI">MRI</dfn> = <a class="local col6 ref" href="#76MF" title='MF' data-ref="76MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="66">66</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::COPY));</td></tr>
<tr><th id="67">67</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="78MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="78MO">MO</dfn> : <a class="local col4 ref" href="#74I" title='I' data-ref="74I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="68">68</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col8 ref" href="#78MO" title='MO' data-ref="78MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="69">69</th><td>      <b>continue</b>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="79RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="79RC">RC</dfn> =</td></tr>
<tr><th id="72">72</th><td>            <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col8 ref" href="#78MO" title='MO' data-ref="78MO">MO</a>, <a class="local col7 ref" href="#77MRI" title='MRI' data-ref="77MRI">MRI</a>);</td></tr>
<tr><th id="73">73</th><td>    <b>if</b> (!<a class="local col9 ref" href="#79RC" title='RC' data-ref="79RC">RC</a>)</td></tr>
<tr><th id="74">74</th><td>      <b>continue</b>;</td></tr>
<tr><th id="75">75</th><td>    <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#78MO" title='MO' data-ref="78MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col9 ref" href="#79RC" title='RC' data-ref="79RC">RC</a>, <span class='refarg'><a class="local col7 ref" href="#77MRI" title='MRI' data-ref="77MRI">MRI</a></span>);</td></tr>
<tr><th id="76">76</th><td>  }</td></tr>
<tr><th id="77">77</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a></td></tr>
<tr><th id="81">81</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandEj" title='llvm::AMDGPUInstructionSelector::getSubOperand64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandEj">getSubOperand64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="80MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="80MO">MO</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                           <em>unsigned</em> <dfn class="local col1 decl" id="81SubIdx" title='SubIdx' data-type='unsigned int' data-ref="81SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="82MI" title='MI' data-type='llvm::MachineInstr *' data-ref="82MI">MI</dfn> = <a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="83BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="83BB">BB</dfn> = <a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="84MF" title='MF' data-type='llvm::MachineFunction *' data-ref="84MF">MF</dfn> = <a class="local col3 ref" href="#83BB" title='BB' data-ref="83BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="85MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="85MRI">MRI</dfn> = <a class="local col4 ref" href="#84MF" title='MF' data-ref="84MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="88">88</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="86DstReg" title='DstReg' data-type='unsigned int' data-ref="86DstReg">DstReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPR_32RegClass</span>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="91">91</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="87ComposedSubIdx" title='ComposedSubIdx' data-type='unsigned int' data-ref="87ComposedSubIdx">ComposedSubIdx</dfn> = TRI.<span class='error' title="no member named &apos;composeSubRegIndices&apos; in &apos;llvm::SIRegisterInfo&apos;">composeSubRegIndices</span>(MO.getSubReg(), SubIdx);</td></tr>
<tr><th id="92">92</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="88Reg" title='Reg' data-type='unsigned int' data-ref="88Reg">Reg</dfn> = <a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="93">93</th><td>    BuildMI(*BB, MI, MI-&gt;getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY), DstReg)</td></tr>
<tr><th id="94">94</th><td>            .addReg(Reg, <var>0</var>, ComposedSubIdx);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>    <b>return</b> MachineOperand::CreateReg(DstReg, MO.isDef(), MO.isImplicit(),</td></tr>
<tr><th id="97">97</th><td>                                     MO.isKill(), MO.isDead(), MO.isUndef(),</td></tr>
<tr><th id="98">98</th><td>                                     MO.isEarlyClobber(), <var>0</var>, MO.isDebug(),</td></tr>
<tr><th id="99">99</th><td>                                     MO.isInternalRead());</td></tr>
<tr><th id="100">100</th><td>  }</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isImm()) ? void (0) : __assert_fail (&quot;MO.isImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp&quot;, 102, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>());</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> <dfn class="local col9 decl" id="89Imm" title='Imm' data-type='llvm::APInt' data-ref="89Imm">Imm</dfn><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <a class="local col0 ref" href="#80MO" title='MO' data-ref="80MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <b>switch</b> (<a class="local col1 ref" href="#81SubIdx" title='SubIdx' data-ref="81SubIdx">SubIdx</a>) {</td></tr>
<tr><th id="107">107</th><td>  <b>default</b>:</td></tr>
<tr><th id="108">108</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;do not know to split immediate with this sub index.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp&quot;, 108)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"do not know to split immediate with this sub index."</q>);</td></tr>
<tr><th id="109">109</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>:</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> MachineOperand::CreateImm(Imm.getLoBits(<var>32</var>).getSExtValue());</td></tr>
<tr><th id="111">111</th><td>  <b>case</b> AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>:</td></tr>
<tr><th id="112">112</th><td>    <b>return</b> MachineOperand::CreateImm(Imm.getHiBits(<var>32</var>).getSExtValue());</td></tr>
<tr><th id="113">113</th><td>  }</td></tr>
<tr><th id="114">114</th><td>}</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><em>static</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="tu decl def" id="_ZL11getConstantPKN4llvm12MachineInstrE" title='getConstant' data-type='int64_t getConstant(const llvm::MachineInstr * MI)' data-ref="_ZL11getConstantPKN4llvm12MachineInstrE">getConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="90MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="90MI">MI</dfn>) {</td></tr>
<tr><th id="117">117</th><td>  <b>return</b> <a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="118">118</th><td>}</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector11selectG_ADDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_ADD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectG_ADDERNS_12MachineInstrE">selectG_ADD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="91I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="91I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="121">121</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="92BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="92BB">BB</dfn> = <a class="local col1 ref" href="#91I" title='I' data-ref="91I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="93MF" title='MF' data-type='llvm::MachineFunction *' data-ref="93MF">MF</dfn> = <a class="local col2 ref" href="#92BB" title='BB' data-ref="92BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="94MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="94MRI">MRI</dfn> = <a class="local col3 ref" href="#93MF" title='MF' data-ref="93MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="124">124</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95Size" title='Size' data-type='unsigned int' data-ref="95Size">Size</dfn> = RBI.getSizeInBits(I.getOperand(<var>0</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>);</td></tr>
<tr><th id="125">125</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96DstLo" title='DstLo' data-type='unsigned int' data-ref="96DstLo">DstLo</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>);</td></tr>
<tr><th id="126">126</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="97DstHi" title='DstHi' data-type='unsigned int' data-ref="97DstHi">DstHi</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32RegClass</span>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <b>if</b> (<a class="local col5 ref" href="#95Size" title='Size' data-ref="95Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="129">129</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="98DL" title='DL' data-type='llvm::DebugLoc' data-ref="98DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#91I" title='I' data-ref="91I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="99Lo1" title='Lo1' data-type='llvm::MachineOperand' data-ref="99Lo1">Lo1</dfn>(getSubOperand64(I.getOperand(<var>1</var>), AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>));</td></tr>
<tr><th id="134">134</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="100Lo2" title='Lo2' data-type='llvm::MachineOperand' data-ref="100Lo2">Lo2</dfn>(getSubOperand64(I.getOperand(<var>2</var>), AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>));</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADD_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADD_U32</span>), DstLo)</td></tr>
<tr><th id="137">137</th><td>          .add(Lo1)</td></tr>
<tr><th id="138">138</th><td>          .add(Lo2);</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="101Hi1" title='Hi1' data-type='llvm::MachineOperand' data-ref="101Hi1">Hi1</dfn>(getSubOperand64(I.getOperand(<var>1</var>), AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>));</td></tr>
<tr><th id="141">141</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> <dfn class="local col2 decl" id="102Hi2" title='Hi2' data-type='llvm::MachineOperand' data-ref="102Hi2">Hi2</dfn>(getSubOperand64(I.getOperand(<var>2</var>), AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>));</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>  BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_ADDC_U32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_ADDC_U32</span>), DstHi)</td></tr>
<tr><th id="144">144</th><td>          .add(Hi1)</td></tr>
<tr><th id="145">145</th><td>          .add(Hi2);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;TargetOpcode::REG_SEQUENCE&apos;?">AMDGPU</span>::REG_SEQUENCE), I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="148">148</th><td>          .addReg(DstLo)</td></tr>
<tr><th id="149">149</th><td>          .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="150">150</th><td>          .addReg(DstHi)</td></tr>
<tr><th id="151">151</th><td>          .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="103MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="103MO">MO</dfn> : <a class="local col1 ref" href="#91I" title='I' data-ref="91I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZN4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>()) {</td></tr>
<tr><th id="154">154</th><td>    <b>if</b> (!<a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#103MO" title='MO' data-ref="103MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="155">155</th><td>      <b>continue</b>;</td></tr>
<tr><th id="156">156</th><td>    RBI.constrainGenericRegister(MO.getReg(), AMDGPU::<span class='error' title="no member named &apos;SReg_64RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_64RegClass</span>, MRI);</td></tr>
<tr><th id="157">157</th><td>  }</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <a class="local col1 ref" href="#91I" title='I' data-ref="91I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="160">160</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_EXTRACT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE">selectG_EXTRACT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="104I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="104I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="164">164</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="105BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="105BB">BB</dfn> = <a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="165">165</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="106MF" title='MF' data-type='llvm::MachineFunction *' data-ref="106MF">MF</dfn> = <a class="local col5 ref" href="#105BB" title='BB' data-ref="105BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="107MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="107MRI">MRI</dfn> = <a class="local col6 ref" href="#106MF" title='MF' data-ref="106MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="167">167</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I.getOperand(2).getImm() % 32 == 0) ? void (0) : __assert_fail (&quot;I.getOperand(2).getImm() % 32 == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp&quot;, 167, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() % <var>32</var> == <var>0</var>);</td></tr>
<tr><th id="168">168</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="108SubReg" title='SubReg' data-type='unsigned int' data-ref="108SubReg">SubReg</dfn> = <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI">TRI</a>.<a class="ref" href="AMDGPURegisterInfo.h.html#_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj" title='llvm::AMDGPURegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj">getSubRegFromChannel</a>(<a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() / <var>32</var>);</td></tr>
<tr><th id="169">169</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="109DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="109DL">DL</dfn> = <a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="170">170</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="110Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="110Copy">Copy</dfn> = BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::COPY),</td></tr>
<tr><th id="171">171</th><td>                               I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="172">172</th><td>                               .addReg(I.getOperand(<var>1</var>).getReg(), <var>0</var>, SubReg);</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="111MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="111MO">MO</dfn> : <a class="local col0 ref" href="#110Copy" title='Copy' data-ref="110Copy">Copy</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="175">175</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="112RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="112RC">RC</dfn> =</td></tr>
<tr><th id="176">176</th><td>            <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col1 ref" href="#111MO" title='MO' data-ref="111MO">MO</a>, <a class="local col7 ref" href="#107MRI" title='MRI' data-ref="107MRI">MRI</a>);</td></tr>
<tr><th id="177">177</th><td>    <b>if</b> (!<a class="local col2 ref" href="#112RC" title='RC' data-ref="112RC">RC</a>)</td></tr>
<tr><th id="178">178</th><td>      <b>continue</b>;</td></tr>
<tr><th id="179">179</th><td>    <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col1 ref" href="#111MO" title='MO' data-ref="111MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col2 ref" href="#112RC" title='RC' data-ref="112RC">RC</a>, <span class='refarg'><a class="local col7 ref" href="#107MRI" title='MRI' data-ref="107MRI">MRI</a></span>);</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td>  <a class="local col4 ref" href="#104I" title='I' data-ref="104I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="182">182</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="183">183</th><td>}</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector11selectG_GEPERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_GEP' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectG_GEPERNS_12MachineInstrE">selectG_GEP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="113I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="113I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="186">186</th><td>  <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector11selectG_ADDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_ADD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectG_ADDERNS_12MachineInstrE">selectG_ADD</a>(<span class='refarg'><a class="local col3 ref" href="#113I" title='I' data-ref="113I">I</a></span>);</td></tr>
<tr><th id="187">187</th><td>}</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_IMPLICIT_DEF' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE">selectG_IMPLICIT_DEF</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="114I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="114I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="190">190</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="115BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="115BB">BB</dfn> = <a class="local col4 ref" href="#114I" title='I' data-ref="114I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="191">191</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="116MF" title='MF' data-type='llvm::MachineFunction *' data-ref="116MF">MF</dfn> = <a class="local col5 ref" href="#115BB" title='BB' data-ref="115BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="192">192</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="117MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="117MRI">MRI</dfn> = <a class="local col6 ref" href="#116MF" title='MF' data-ref="116MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="193">193</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="118MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="118MO">MO</dfn> = <a class="local col4 ref" href="#114I" title='I' data-ref="114I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="194">194</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="119RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="119RC">RC</dfn> =</td></tr>
<tr><th id="195">195</th><td>      <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col8 ref" href="#118MO" title='MO' data-ref="118MO">MO</a>, <a class="local col7 ref" href="#117MRI" title='MRI' data-ref="117MRI">MRI</a>);</td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (<a class="local col9 ref" href="#119RC" title='RC' data-ref="119RC">RC</a>)</td></tr>
<tr><th id="197">197</th><td>    <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col8 ref" href="#118MO" title='MO' data-ref="118MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col9 ref" href="#119RC" title='RC' data-ref="119RC">RC</a>, <span class='refarg'><a class="local col7 ref" href="#117MRI" title='MRI' data-ref="117MRI">MRI</a></span>);</td></tr>
<tr><th id="198">198</th><td>  I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::IMPLICIT_DEF));</td></tr>
<tr><th id="199">199</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="200">200</th><td>}</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INSERT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE">selectG_INSERT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="120I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="120I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="203">203</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="121BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="121BB">BB</dfn> = <a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="204">204</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="122MF" title='MF' data-type='llvm::MachineFunction *' data-ref="122MF">MF</dfn> = <a class="local col1 ref" href="#121BB" title='BB' data-ref="121BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="205">205</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="123MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="123MRI">MRI</dfn> = <a class="local col2 ref" href="#122MF" title='MF' data-ref="122MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="206">206</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="124SubReg" title='SubReg' data-type='unsigned int' data-ref="124SubReg">SubReg</dfn> = <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI">TRI</a>.<a class="ref" href="AMDGPURegisterInfo.h.html#_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj" title='llvm::AMDGPURegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj">getSubRegFromChannel</a>(<a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() / <var>32</var>);</td></tr>
<tr><th id="207">207</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col5 decl" id="125DL" title='DL' data-type='llvm::DebugLoc' data-ref="125DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="126Ins" title='Ins' data-type='llvm::MachineInstr *' data-ref="126Ins">Ins</dfn> = BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(TargetOpcode::INSERT_SUBREG))</td></tr>
<tr><th id="209">209</th><td>                               .addDef(I.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="210">210</th><td>                               .addReg(I.getOperand(<var>1</var>).getReg())</td></tr>
<tr><th id="211">211</th><td>                               .addReg(I.getOperand(<var>2</var>).getReg())</td></tr>
<tr><th id="212">212</th><td>                               .addImm(SubReg);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="127MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="127MO">MO</dfn> : <a class="local col6 ref" href="#126Ins" title='Ins' data-ref="126Ins">Ins</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="215">215</th><td>    <b>if</b> (!<a class="local col7 ref" href="#127MO" title='MO' data-ref="127MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="216">216</th><td>      <b>continue</b>;</td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col7 ref" href="#127MO" title='MO' data-ref="127MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="218">218</th><td>      <b>continue</b>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="128RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="128RC">RC</dfn> =</td></tr>
<tr><th id="221">221</th><td>            <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col7 ref" href="#127MO" title='MO' data-ref="127MO">MO</a>, <a class="local col3 ref" href="#123MRI" title='MRI' data-ref="123MRI">MRI</a>);</td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (!<a class="local col8 ref" href="#128RC" title='RC' data-ref="128RC">RC</a>)</td></tr>
<tr><th id="223">223</th><td>      <b>continue</b>;</td></tr>
<tr><th id="224">224</th><td>    <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col7 ref" href="#127MO" title='MO' data-ref="127MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), *<a class="local col8 ref" href="#128RC" title='RC' data-ref="128RC">RC</a>, <span class='refarg'><a class="local col3 ref" href="#123MRI" title='MRI' data-ref="123MRI">MRI</a></span>);</td></tr>
<tr><th id="225">225</th><td>  }</td></tr>
<tr><th id="226">226</th><td>  <a class="local col0 ref" href="#120I" title='I' data-ref="120I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="227">227</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="228">228</th><td>}</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectG_INTRINSIC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrERNS_15CodeGenCoverageE">selectG_INTRINSIC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="129I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="129I">I</dfn>,</td></tr>
<tr><th id="231">231</th><td>                                          <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col0 decl" id="130CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="130CoverageInfo">CoverageInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="232">232</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131IntrinsicID" title='IntrinsicID' data-type='unsigned int' data-ref="131IntrinsicID">IntrinsicID</dfn> =  <a class="local col9 ref" href="#129I" title='I' data-ref="129I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getIntrinsicIDEv" title='llvm::MachineOperand::getIntrinsicID' data-ref="_ZNK4llvm14MachineOperand14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <b>switch</b> (IntrinsicID) {</td></tr>
<tr><th id="235">235</th><td>  <b>default</b>:</td></tr>
<tr><th id="236">236</th><td>    <b>break</b>;</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> <span class='error' title="no member named &apos;maxnum&apos; in namespace &apos;llvm::Intrinsic&apos;; did you mean simply &apos;maxnum&apos;?">Intrinsic</span>::<span class='error' title="value of type &apos;llvm::APFloat (const llvm::APFloat &amp;, const llvm::APFloat &amp;)&apos; is not implicitly convertible to &apos;unsigned int&apos;">maxnum</span>:</td></tr>
<tr><th id="238">238</th><td>  <b>case</b> <span class='error' title="no member named &apos;minnum&apos; in namespace &apos;llvm::Intrinsic&apos;; did you mean simply &apos;minnum&apos;?">Intrinsic</span>::<span class='error' title="value of type &apos;llvm::APFloat (const llvm::APFloat &amp;, const llvm::APFloat &amp;)&apos; is not implicitly convertible to &apos;unsigned int&apos;">minnum</span>:</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_cvt_pkrtz&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_cvt_pkrtz</span>:</td></tr>
<tr><th id="240">240</th><td>    <b>return</b> selectImpl(I, CoverageInfo);</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_kernarg_segment_ptr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_kernarg_segment_ptr</span>: {</td></tr>
<tr><th id="243">243</th><td>    MachineFunction *MF = I.getParent()-&gt;getParent();</td></tr>
<tr><th id="244">244</th><td>    MachineRegisterInfo &amp;MRI = MF-&gt;getRegInfo();</td></tr>
<tr><th id="245">245</th><td>    <em>const</em> SIMachineFunctionInfo *MFI = MF-&gt;getInfo&lt;SIMachineFunctionInfo&gt;();</td></tr>
<tr><th id="246">246</th><td>    <em>const</em> ArgDescriptor *InputPtrReg;</td></tr>
<tr><th id="247">247</th><td>    <em>const</em> TargetRegisterClass *RC;</td></tr>
<tr><th id="248">248</th><td>    <em>const</em> DebugLoc &amp;DL = I.getDebugLoc();</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>    std::tie(InputPtrReg, RC)</td></tr>
<tr><th id="251">251</th><td>      = MFI-&gt;getPreloadedValue(AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR);</td></tr>
<tr><th id="252">252</th><td>    <b>if</b> (!InputPtrReg)</td></tr>
<tr><th id="253">253</th><td>      report_fatal_error(<q>"missing kernarg segment ptr"</q>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>    BuildMI(*I.getParent(), &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;COPY&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;TargetOpcode::COPY&apos;?">AMDGPU</span>::COPY))</td></tr>
<tr><th id="256">256</th><td>      .add(I.getOperand(<var>0</var>))</td></tr>
<tr><th id="257">257</th><td>      .addReg(MRI.getLiveInVirtReg(InputPtrReg-&gt;getRegister()));</td></tr>
<tr><th id="258">258</th><td>    I.eraseFromParent();</td></tr>
<tr><th id="259">259</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="260">260</th><td>  }</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="263">263</th><td>}</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="266">266</th><td><dfn class="tu decl def" id="_ZL8buildEXPRKN4llvm15TargetInstrInfoEPNS_12MachineInstrEjjjjjjbjb" title='buildEXP' data-type='llvm::MachineInstr * buildEXP(const llvm::TargetInstrInfo &amp; TII, llvm::MachineInstr * Insert, unsigned int Tgt, unsigned int Reg0, unsigned int Reg1, unsigned int Reg2, unsigned int Reg3, unsigned int VM, bool Compr, unsigned int Enabled, bool Done)' data-ref="_ZL8buildEXPRKN4llvm15TargetInstrInfoEPNS_12MachineInstrEjjjjjjbjb">buildEXP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col2 decl" id="132TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="132TII">TII</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="133Insert" title='Insert' data-type='llvm::MachineInstr *' data-ref="133Insert">Insert</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="134Tgt" title='Tgt' data-type='unsigned int' data-ref="134Tgt">Tgt</dfn>,</td></tr>
<tr><th id="267">267</th><td>         <em>unsigned</em> <dfn class="local col5 decl" id="135Reg0" title='Reg0' data-type='unsigned int' data-ref="135Reg0">Reg0</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="136Reg1" title='Reg1' data-type='unsigned int' data-ref="136Reg1">Reg1</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="137Reg2" title='Reg2' data-type='unsigned int' data-ref="137Reg2">Reg2</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="138Reg3" title='Reg3' data-type='unsigned int' data-ref="138Reg3">Reg3</dfn>,</td></tr>
<tr><th id="268">268</th><td>         <em>unsigned</em> <dfn class="local col9 decl" id="139VM" title='VM' data-type='unsigned int' data-ref="139VM">VM</dfn>, <em>bool</em> <dfn class="local col0 decl" id="140Compr" title='Compr' data-type='bool' data-ref="140Compr">Compr</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="141Enabled" title='Enabled' data-type='unsigned int' data-ref="141Enabled">Enabled</dfn>, <em>bool</em> <dfn class="local col2 decl" id="142Done" title='Done' data-type='bool' data-ref="142Done">Done</dfn>) {</td></tr>
<tr><th id="269">269</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col3 decl" id="143DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="143DL">DL</dfn> = <a class="local col3 ref" href="#133Insert" title='Insert' data-ref="133Insert">Insert</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="270">270</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="144BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="144BB">BB</dfn> = *<a class="local col3 ref" href="#133Insert" title='Insert' data-ref="133Insert">Insert</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="271">271</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="145Opcode" title='Opcode' data-type='unsigned int' data-ref="145Opcode">Opcode</dfn> = Done ? AMDGPU::<span class='error' title="no member named &apos;EXP_DONE&apos; in namespace &apos;llvm::AMDGPU&apos;">EXP_DONE</span> : AMDGPU::<span class='error' title="no member named &apos;EXP&apos; in namespace &apos;llvm::AMDGPU&apos;">EXP</span>;</td></tr>
<tr><th id="272">272</th><td>  <b>return</b> BuildMI(BB, Insert, DL, TII.get(Opcode))</td></tr>
<tr><th id="273">273</th><td>          .addImm(Tgt)</td></tr>
<tr><th id="274">274</th><td>          .addReg(Reg0)</td></tr>
<tr><th id="275">275</th><td>          .addReg(Reg1)</td></tr>
<tr><th id="276">276</th><td>          .addReg(Reg2)</td></tr>
<tr><th id="277">277</th><td>          .addReg(Reg3)</td></tr>
<tr><th id="278">278</th><td>          .addImm(VM)</td></tr>
<tr><th id="279">279</th><td>          .addImm(Compr)</td></tr>
<tr><th id="280">280</th><td>          .addImm(Enabled);</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectG_INTRINSIC_W_SIDE_EFFECTS' data-ref="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrERNS_15CodeGenCoverageE">selectG_INTRINSIC_W_SIDE_EFFECTS</dfn>(</td></tr>
<tr><th id="284">284</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="146I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="146I">I</dfn>,</td></tr>
<tr><th id="285">285</th><td>						 <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col7 decl" id="147CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="147CoverageInfo">CoverageInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="286">286</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="148BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="148BB">BB</dfn> = <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="287">287</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="149MF" title='MF' data-type='llvm::MachineFunction *' data-ref="149MF">MF</dfn> = <a class="local col8 ref" href="#148BB" title='BB' data-ref="148BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="288">288</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="150MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="150MRI">MRI</dfn> = <a class="local col9 ref" href="#149MF" title='MF' data-ref="149MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151IntrinsicID" title='IntrinsicID' data-type='unsigned int' data-ref="151IntrinsicID">IntrinsicID</dfn> = <a class="local col6 ref" href="#146I" title='I' data-ref="146I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getIntrinsicIDEv" title='llvm::MachineOperand::getIntrinsicID' data-ref="_ZNK4llvm14MachineOperand14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="291">291</th><td>  <b>switch</b> (<a class="local col1 ref" href="#151IntrinsicID" title='IntrinsicID' data-ref="151IntrinsicID">IntrinsicID</a>) {</td></tr>
<tr><th id="292">292</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_exp&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_exp</span>: {</td></tr>
<tr><th id="293">293</th><td>    int64_t Tgt = getConstant(MRI.getVRegDef(I.getOperand(<var>1</var>).getReg()));</td></tr>
<tr><th id="294">294</th><td>    int64_t Enabled = getConstant(MRI.getVRegDef(I.getOperand(<var>2</var>).getReg()));</td></tr>
<tr><th id="295">295</th><td>    int64_t Done = getConstant(MRI.getVRegDef(I.getOperand(<var>7</var>).getReg()));</td></tr>
<tr><th id="296">296</th><td>    int64_t VM = getConstant(MRI.getVRegDef(I.getOperand(<var>8</var>).getReg()));</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>    MachineInstr *Exp = <span class='error' title="no matching function for call to &apos;buildEXP&apos;">buildEXP</span>(TII, &amp;I, Tgt, I.getOperand(<var>3</var>).getReg(),</td></tr>
<tr><th id="299">299</th><td>                                 I.getOperand(<var>4</var>).getReg(),</td></tr>
<tr><th id="300">300</th><td>                                 I.getOperand(<var>5</var>).getReg(),</td></tr>
<tr><th id="301">301</th><td>                                 I.getOperand(<var>6</var>).getReg(),</td></tr>
<tr><th id="302">302</th><td>                                 VM, <b>false</b>, Enabled, Done);</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>    I.eraseFromParent();</td></tr>
<tr><th id="305">305</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Exp, TII, TRI, RBI);</td></tr>
<tr><th id="306">306</th><td>  }</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> Intrinsic::<span class='error' title="no member named &apos;amdgcn_exp_compr&apos; in namespace &apos;llvm::Intrinsic&apos;">amdgcn_exp_compr</span>: {</td></tr>
<tr><th id="308">308</th><td>    <em>const</em> DebugLoc &amp;DL = I.getDebugLoc();</td></tr>
<tr><th id="309">309</th><td>    int64_t Tgt = getConstant(MRI.getVRegDef(I.getOperand(<var>1</var>).getReg()));</td></tr>
<tr><th id="310">310</th><td>    int64_t Enabled = getConstant(MRI.getVRegDef(I.getOperand(<var>2</var>).getReg()));</td></tr>
<tr><th id="311">311</th><td>    <em>unsigned</em> Reg0 = I.getOperand(<var>3</var>).getReg();</td></tr>
<tr><th id="312">312</th><td>    <em>unsigned</em> Reg1 = I.getOperand(<var>4</var>).getReg();</td></tr>
<tr><th id="313">313</th><td>    <em>unsigned</em> Undef = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>);</td></tr>
<tr><th id="314">314</th><td>    int64_t Done = getConstant(MRI.getVRegDef(I.getOperand(<var>5</var>).getReg()));</td></tr>
<tr><th id="315">315</th><td>    int64_t VM = getConstant(MRI.getVRegDef(I.getOperand(<var>6</var>).getReg()));</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>    BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(<span class='error' title="no member named &apos;IMPLICIT_DEF&apos; in namespace &apos;llvm::AMDGPU&apos;; did you mean &apos;TargetOpcode::IMPLICIT_DEF&apos;?">AMDGPU</span>::IMPLICIT_DEF), Undef);</td></tr>
<tr><th id="318">318</th><td>    MachineInstr *Exp = buildEXP(TII, &amp;I, Tgt, Reg0, Reg1, Undef, Undef, VM,</td></tr>
<tr><th id="319">319</th><td>                                 <b>true</b>,  Enabled, Done);</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    I.eraseFromParent();</td></tr>
<tr><th id="322">322</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Exp, TII, TRI, RBI);</td></tr>
<tr><th id="323">323</th><td>  }</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="326">326</th><td>}</td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector13selectG_STOREERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_STORE' data-ref="_ZNK4llvm25AMDGPUInstructionSelector13selectG_STOREERNS_12MachineInstrE">selectG_STORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="152I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="152I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="329">329</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="153BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="153BB">BB</dfn> = <a class="local col2 ref" href="#152I" title='I' data-ref="152I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="330">330</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="154MF" title='MF' data-type='llvm::MachineFunction *' data-ref="154MF">MF</dfn> = <a class="local col3 ref" href="#153BB" title='BB' data-ref="153BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="331">331</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="155MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="155MRI">MRI</dfn> = <a class="local col4 ref" href="#154MF" title='MF' data-ref="154MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="332">332</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="156DL" title='DL' data-type='llvm::DebugLoc' data-ref="156DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#152I" title='I' data-ref="152I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="333">333</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="157StoreSize" title='StoreSize' data-type='unsigned int' data-ref="157StoreSize">StoreSize</dfn> = RBI.getSizeInBits(I.getOperand(<var>0</var>).getReg(), MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>);</td></tr>
<tr><th id="334">334</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158Opcode" title='Opcode' data-type='unsigned int' data-ref="158Opcode">Opcode</dfn>;</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td>  <i>// FIXME: Select store instruction based on address space</i></td></tr>
<tr><th id="337">337</th><td>  <b>switch</b> (<a class="local col7 ref" href="#157StoreSize" title='StoreSize' data-ref="157StoreSize">StoreSize</a>) {</td></tr>
<tr><th id="338">338</th><td>  <b>default</b>:</td></tr>
<tr><th id="339">339</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="340">340</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="341">341</th><td>    Opcode = AMDGPU::<span class='error' title="no member named &apos;FLAT_STORE_DWORD&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_STORE_DWORD</span>;</td></tr>
<tr><th id="342">342</th><td>    <b>break</b>;</td></tr>
<tr><th id="343">343</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="344">344</th><td>    Opcode = AMDGPU::<span class='error' title="no member named &apos;FLAT_STORE_DWORDX2&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_STORE_DWORDX2</span>;</td></tr>
<tr><th id="345">345</th><td>    <b>break</b>;</td></tr>
<tr><th id="346">346</th><td>  <b>case</b> <var>96</var>:</td></tr>
<tr><th id="347">347</th><td>    Opcode = AMDGPU::<span class='error' title="no member named &apos;FLAT_STORE_DWORDX3&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_STORE_DWORDX3</span>;</td></tr>
<tr><th id="348">348</th><td>    <b>break</b>;</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> <var>128</var>:</td></tr>
<tr><th id="350">350</th><td>    Opcode = AMDGPU::<span class='error' title="no member named &apos;FLAT_STORE_DWORDX4&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_STORE_DWORDX4</span>;</td></tr>
<tr><th id="351">351</th><td>    <b>break</b>;</td></tr>
<tr><th id="352">352</th><td>  }</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="159Flat" title='Flat' data-type='llvm::MachineInstr *' data-ref="159Flat">Flat</dfn> = BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode))</td></tr>
<tr><th id="355">355</th><td>          .add(I.getOperand(<var>1</var>))</td></tr>
<tr><th id="356">356</th><td>          .add(I.getOperand(<var>0</var>))</td></tr>
<tr><th id="357">357</th><td>          .addImm(<var>0</var>)  <i>// offset</i></td></tr>
<tr><th id="358">358</th><td>          .addImm(<var>0</var>)  <i>// glc</i></td></tr>
<tr><th id="359">359</th><td>          .addImm(<var>0</var>)  <i>// slc</i></td></tr>
<tr><th id="360">360</th><td>          .addImm(<var>0</var>); <i>// dlc</i></td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <i>// Now that we selected an opcode, we need to constrain the register</i></td></tr>
<tr><th id="364">364</th><td><i>  // operands to use appropriate classes.</i></td></tr>
<tr><th id="365">365</th><td>  <em>bool</em> <dfn class="local col0 decl" id="160Ret" title='Ret' data-type='bool' data-ref="160Ret">Ret</dfn> = <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Flat, TII, TRI, RBI);</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <a class="local col2 ref" href="#152I" title='I' data-ref="152I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="368">368</th><td>  <b>return</b> <a class="local col0 ref" href="#160Ret" title='Ret' data-ref="160Ret">Ret</a>;</td></tr>
<tr><th id="369">369</th><td>}</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_CONSTANT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE">selectG_CONSTANT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="161I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="372">372</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="162BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="162BB">BB</dfn> = <a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="373">373</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="163MF" title='MF' data-type='llvm::MachineFunction *' data-ref="163MF">MF</dfn> = <a class="local col2 ref" href="#162BB" title='BB' data-ref="162BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="374">374</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="164MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="164MRI">MRI</dfn> = <a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="375">375</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="165ImmOp" title='ImmOp' data-type='llvm::MachineOperand &amp;' data-ref="165ImmOp">ImmOp</dfn> = <a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <i>// The AMDGPU backend only supports Imm operands and not CImm or FPImm.</i></td></tr>
<tr><th id="378">378</th><td>  <b>if</b> (<a class="local col5 ref" href="#165ImmOp" title='ImmOp' data-ref="165ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isFPImmEv" title='llvm::MachineOperand::isFPImm' data-ref="_ZNK4llvm14MachineOperand7isFPImmEv">isFPImm</a>()) {</td></tr>
<tr><th id="379">379</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col6 decl" id="166Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="166Imm">Imm</dfn> = <a class="local col5 ref" href="#165ImmOp" title='ImmOp' data-ref="165ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getFPImmEv" title='llvm::MachineOperand::getFPImm' data-ref="_ZNK4llvm14MachineOperand8getFPImmEv">getFPImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>().<a class="ref" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>();</td></tr>
<tr><th id="380">380</th><td>    <a class="local col5 ref" href="#165ImmOp" title='ImmOp' data-ref="165ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col6 ref" href="#166Imm" title='Imm' data-ref="166Imm">Imm</a>.<a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="381">381</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#165ImmOp" title='ImmOp' data-ref="165ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isCImmEv" title='llvm::MachineOperand::isCImm' data-ref="_ZNK4llvm14MachineOperand6isCImmEv">isCImm</a>()) {</td></tr>
<tr><th id="382">382</th><td>    <a class="local col5 ref" href="#165ImmOp" title='ImmOp' data-ref="165ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col5 ref" href="#165ImmOp" title='ImmOp' data-ref="165ImmOp">ImmOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="167DstReg" title='DstReg' data-type='unsigned int' data-ref="167DstReg">DstReg</dfn> = <a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="386">386</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="168Size" title='Size' data-type='unsigned int' data-ref="168Size">Size</dfn>;</td></tr>
<tr><th id="387">387</th><td>  <em>bool</em> <dfn class="local col9 decl" id="169IsSgpr" title='IsSgpr' data-type='bool' data-ref="169IsSgpr">IsSgpr</dfn>;</td></tr>
<tr><th id="388">388</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="170RB" title='RB' data-type='const llvm::RegisterBank *' data-ref="170RB">RB</dfn> = <a class="local col4 ref" href="#164MRI" title='MRI' data-ref="164MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj" title='llvm::MachineRegisterInfo::getRegBankOrNull' data-ref="_ZNK4llvm19MachineRegisterInfo16getRegBankOrNullEj">getRegBankOrNull</a>(<a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<a class="local col0 ref" href="#170RB" title='RB' data-ref="170RB">RB</a>) {</td></tr>
<tr><th id="390">390</th><td>    IsSgpr = RB-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>;</td></tr>
<tr><th id="391">391</th><td>    <a class="local col8 ref" href="#168Size" title='Size' data-ref="168Size">Size</a> = <a class="local col4 ref" href="#164MRI" title='MRI' data-ref="164MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeEj" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeEj">getType</a>(<a class="local col7 ref" href="#167DstReg" title='DstReg' data-ref="167DstReg">DstReg</a>).<a class="ref" href="../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="392">392</th><td>  } <b>else</b> {</td></tr>
<tr><th id="393">393</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="171RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="171RC">RC</dfn> = <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::getRegClassForReg' data-ref="_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj">getRegClassForReg</a>(<a class="local col4 ref" href="#164MRI" title='MRI' data-ref="164MRI">MRI</a>, <a class="local col7 ref" href="#167DstReg" title='DstReg' data-ref="167DstReg">DstReg</a>);</td></tr>
<tr><th id="394">394</th><td>    <a class="local col9 ref" href="#169IsSgpr" title='IsSgpr' data-ref="169IsSgpr">IsSgpr</a> = <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE" title='llvm::SIRegisterInfo::isSGPRClass' data-ref="_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE">isSGPRClass</a>(<a class="local col1 ref" href="#171RC" title='RC' data-ref="171RC">RC</a>);</td></tr>
<tr><th id="395">395</th><td>    Size = TRI.<span class='error' title="no member named &apos;getRegSizeInBits&apos; in &apos;llvm::SIRegisterInfo&apos;">getRegSizeInBits</span>(*RC);</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (<a class="local col8 ref" href="#168Size" title='Size' data-ref="168Size">Size</a> != <var>32</var> &amp;&amp; <a class="local col8 ref" href="#168Size" title='Size' data-ref="168Size">Size</a> != <var>64</var>)</td></tr>
<tr><th id="399">399</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="172Opcode" title='Opcode' data-type='unsigned int' data-ref="172Opcode">Opcode</dfn> = IsSgpr ? AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span> : AMDGPU::<span class='error' title="no member named &apos;V_MOV_B32_e32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_MOV_B32_e32</span>;</td></tr>
<tr><th id="402">402</th><td>  <b>if</b> (<a class="local col8 ref" href="#168Size" title='Size' data-ref="168Size">Size</a> == <var>32</var>) {</td></tr>
<tr><th id="403">403</th><td>    I.setDesc(TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode));</td></tr>
<tr><th id="404">404</th><td>    <a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col3 ref" href="#163MF" title='MF' data-ref="163MF">MF</a></span>);</td></tr>
<tr><th id="405">405</th><td>    <b>return</b> <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(I, TII, TRI, RBI);</td></tr>
<tr><th id="406">406</th><td>  }</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col3 decl" id="173DL" title='DL' data-type='llvm::DebugLoc' data-ref="173DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="409">409</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="174RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="174RC">RC</dfn> = IsSgpr ? &amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span> :</td></tr>
<tr><th id="410">410</th><td>                                           &amp;AMDGPU::<span class='error' title="no member named &apos;VGPR_32RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">VGPR_32RegClass</span>;</td></tr>
<tr><th id="411">411</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="175LoReg" title='LoReg' data-type='unsigned int' data-ref="175LoReg">LoReg</dfn> = <a class="local col4 ref" href="#164MRI" title='MRI' data-ref="164MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC">RC</a>);</td></tr>
<tr><th id="412">412</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176HiReg" title='HiReg' data-type='unsigned int' data-ref="176HiReg">HiReg</dfn> = <a class="local col4 ref" href="#164MRI" title='MRI' data-ref="164MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#174RC" title='RC' data-ref="174RC">RC</a>);</td></tr>
<tr><th id="413">413</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col7 decl" id="177Imm" title='Imm' data-type='const llvm::APInt &amp;' data-ref="177Imm">Imm</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a><a class="ref" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col8 ref" href="#168Size" title='Size' data-ref="168Size">Size</a>, <a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode), LoReg)</td></tr>
<tr><th id="416">416</th><td>          .addImm(Imm.trunc(<var>32</var>).getZExtValue());</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode), HiReg)</td></tr>
<tr><th id="419">419</th><td>          .addImm(Imm.ashr(<var>32</var>).getZExtValue());</td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="178RS" title='RS' data-type='const llvm::MachineInstr *' data-ref="178RS">RS</dfn> =</td></tr>
<tr><th id="422">422</th><td>      BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;REG_SEQUENCE&apos; in namespace &apos;llvm::AMDGPU&apos;">REG_SEQUENCE</span>), DstReg)</td></tr>
<tr><th id="423">423</th><td>              .addReg(LoReg)</td></tr>
<tr><th id="424">424</th><td>              .addImm(AMDGPU::<span class='error' title="no member named &apos;sub0&apos; in namespace &apos;llvm::AMDGPU&apos;">sub0</span>)</td></tr>
<tr><th id="425">425</th><td>              .addReg(HiReg)</td></tr>
<tr><th id="426">426</th><td>              .addImm(AMDGPU::<span class='error' title="no member named &apos;sub1&apos; in namespace &apos;llvm::AMDGPU&apos;">sub1</span>);</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <i>// We can't call constrainSelectedInstRegOperands here, because it doesn't</i></td></tr>
<tr><th id="429">429</th><td><i>  // work for target independent opcodes</i></td></tr>
<tr><th id="430">430</th><td>  <a class="local col1 ref" href="#161I" title='I' data-ref="161I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="431">431</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="179DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="179DstRC">DstRC</dfn> =</td></tr>
<tr><th id="432">432</th><td>      <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI">TRI</a>.<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::SIRegisterInfo::getConstrainedRegClassForOperand' data-ref="_ZNK4llvm14SIRegisterInfo32getConstrainedRegClassForOperandERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">getConstrainedRegClassForOperand</a>(<a class="local col8 ref" href="#178RS" title='RS' data-ref="178RS">RS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col4 ref" href="#164MRI" title='MRI' data-ref="164MRI">MRI</a>);</td></tr>
<tr><th id="433">433</th><td>  <b>if</b> (!<a class="local col9 ref" href="#179DstRC" title='DstRC' data-ref="179DstRC">DstRC</a>)</td></tr>
<tr><th id="434">434</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="435">435</th><td>  <b>return</b> <a class="member" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI">RBI</a>.<a class="ref" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBankInfo.h.html#_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE" title='llvm::RegisterBankInfo::constrainGenericRegister' data-ref="_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE">constrainGenericRegister</a>(<a class="local col7 ref" href="#167DstReg" title='DstReg' data-ref="167DstReg">DstReg</a>, *<a class="local col9 ref" href="#179DstRC" title='DstRC' data-ref="179DstRC">DstRC</a>, <span class='refarg'><a class="local col4 ref" href="#164MRI" title='MRI' data-ref="164MRI">MRI</a></span>);</td></tr>
<tr><th id="436">436</th><td>}</td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10isConstantRKN4llvm12MachineInstrE" title='isConstant' data-type='bool isConstant(const llvm::MachineInstr &amp; MI)' data-ref="_ZL10isConstantRKN4llvm12MachineInstrE">isConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="180MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="180MI">MI</dfn>) {</td></tr>
<tr><th id="439">439</th><td>  <b>return</b> <a class="local col0 ref" href="#180MI" title='MI' data-ref="180MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>;</td></tr>
<tr><th id="440">440</th><td>}</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><em>void</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::getAddrModeInfo' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE">getAddrModeInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="181Load" title='Load' data-type='const llvm::MachineInstr &amp;' data-ref="181Load">Load</dfn>,</td></tr>
<tr><th id="443">443</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="182MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="182MRI">MRI</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a>&gt; &amp;<dfn class="local col3 decl" id="183AddrInfo" title='AddrInfo' data-type='SmallVectorImpl&lt;llvm::AMDGPUInstructionSelector::GEPInfo&gt; &amp;' data-ref="183AddrInfo">AddrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="184PtrMI" title='PtrMI' data-type='const llvm::MachineInstr *' data-ref="184PtrMI">PtrMI</dfn> = <a class="local col2 ref" href="#182MRI" title='MRI' data-ref="182MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col1 ref" href="#181Load" title='Load' data-ref="181Load">Load</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PtrMI) ? void (0) : __assert_fail (&quot;PtrMI&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp&quot;, 447, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#184PtrMI" title='PtrMI' data-ref="184PtrMI">PtrMI</a>);</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <b>if</b> (<a class="local col4 ref" href="#184PtrMI" title='PtrMI' data-ref="184PtrMI">PtrMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>)</td></tr>
<tr><th id="450">450</th><td>    <b>return</b>;</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a> <dfn class="local col5 decl" id="185GEPInfo" title='GEPInfo' data-type='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="185GEPInfo">GEPInfo</dfn><a class="ref" href="AMDGPUInstructionSelector.h.html#_ZN4llvm25AMDGPUInstructionSelector7GEPInfoC1ERKNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::GEPInfo::GEPInfo' data-ref="_ZN4llvm25AMDGPUInstructionSelector7GEPInfoC1ERKNS_12MachineInstrE">(</a>*<a class="local col4 ref" href="#184PtrMI" title='PtrMI' data-ref="184PtrMI">PtrMI</a>);</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="186i" title='i' data-type='unsigned int' data-ref="186i">i</dfn> = <var>1</var>, <dfn class="local col7 decl" id="187e" title='e' data-type='unsigned int' data-ref="187e">e</dfn> = <var>3</var>; <a class="local col6 ref" href="#186i" title='i' data-ref="186i">i</a> &lt; <a class="local col7 ref" href="#187e" title='e' data-ref="187e">e</a>; ++<a class="local col6 ref" href="#186i" title='i' data-ref="186i">i</a>) {</td></tr>
<tr><th id="455">455</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="188GEPOp" title='GEPOp' data-type='const llvm::MachineOperand &amp;' data-ref="188GEPOp">GEPOp</dfn> = <a class="local col4 ref" href="#184PtrMI" title='PtrMI' data-ref="184PtrMI">PtrMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#186i" title='i' data-ref="186i">i</a>);</td></tr>
<tr><th id="456">456</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="189OpDef" title='OpDef' data-type='const llvm::MachineInstr *' data-ref="189OpDef">OpDef</dfn> = <a class="local col2 ref" href="#182MRI" title='MRI' data-ref="182MRI">MRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col8 ref" href="#188GEPOp" title='GEPOp' data-ref="188GEPOp">GEPOp</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="457">457</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpDef) ? void (0) : __assert_fail (&quot;OpDef&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp&quot;, 457, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#189OpDef" title='OpDef' data-ref="189OpDef">OpDef</a>);</td></tr>
<tr><th id="458">458</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10isConstantRKN4llvm12MachineInstrE" title='isConstant' data-use='c' data-ref="_ZL10isConstantRKN4llvm12MachineInstrE">isConstant</a>(*<a class="local col9 ref" href="#189OpDef" title='OpDef' data-ref="189OpDef">OpDef</a>)) {</td></tr>
<tr><th id="459">459</th><td>      <i>// FIXME: Is it possible to have multiple Imm parts?  Maybe if we</i></td></tr>
<tr><th id="460">460</th><td><i>      // are lacking other optimizations.</i></td></tr>
<tr><th id="461">461</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (GEPInfo.Imm == 0) ? void (0) : __assert_fail (&quot;GEPInfo.Imm == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp&quot;, 461, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#185GEPInfo" title='GEPInfo' data-ref="185GEPInfo">GEPInfo</a>.<a class="ref" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm">Imm</a> == <var>0</var>);</td></tr>
<tr><th id="462">462</th><td>      <a class="local col5 ref" href="#185GEPInfo" title='GEPInfo' data-ref="185GEPInfo">GEPInfo</a>.<a class="ref" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm">Imm</a> = <a class="local col9 ref" href="#189OpDef" title='OpDef' data-ref="189OpDef">OpDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getCImmEv" title='llvm::MachineOperand::getCImm' data-ref="_ZNK4llvm14MachineOperand7getCImmEv">getCImm</a>()-&gt;<a class="ref" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="463">463</th><td>      <b>continue</b>;</td></tr>
<tr><th id="464">464</th><td>    }</td></tr>
<tr><th id="465">465</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank">RegisterBank</a> *<dfn class="local col0 decl" id="190OpBank" title='OpBank' data-type='const llvm::RegisterBank *' data-ref="190OpBank">OpBank</dfn> = RBI.<span class='error' title="no matching member function for call to &apos;getRegBank&apos;">getRegBank</span>(GEPOp.getReg(), MRI, TRI);</td></tr>
<tr><th id="466">466</th><td>    <b>if</b> (OpBank-&gt;getID() == AMDGPU::<span class='error' title="no member named &apos;SGPRRegBankID&apos; in namespace &apos;llvm::AMDGPU&apos;">SGPRRegBankID</span>)</td></tr>
<tr><th id="467">467</th><td>      GEPInfo.SgprParts.push_back(GEPOp.getReg());</td></tr>
<tr><th id="468">468</th><td>    <b>else</b></td></tr>
<tr><th id="469">469</th><td>      GEPInfo.VgprParts.push_back(GEPOp.getReg());</td></tr>
<tr><th id="470">470</th><td>  }</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <a class="local col3 ref" href="#183AddrInfo" title='AddrInfo' data-ref="183AddrInfo">AddrInfo</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backERKT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backERKT_">push_back</a>(<a class="local col5 ref" href="#185GEPInfo" title='GEPInfo' data-ref="185GEPInfo">GEPInfo</a>);</td></tr>
<tr><th id="473">473</th><td>  <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::getAddrModeInfo' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE">getAddrModeInfo</a>(*<a class="local col4 ref" href="#184PtrMI" title='PtrMI' data-ref="184PtrMI">PtrMI</a>, <a class="local col2 ref" href="#182MRI" title='MRI' data-ref="182MRI">MRI</a>, <span class='refarg'><a class="local col3 ref" href="#183AddrInfo" title='AddrInfo' data-ref="183AddrInfo">AddrInfo</a></span>);</td></tr>
<tr><th id="474">474</th><td>}</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::isInstrUniform' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE">isInstrUniform</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="191MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="191MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="477">477</th><td>  <b>if</b> (!<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="478">478</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="192MMO" title='MMO' data-type='const llvm::MachineMemOperand *' data-ref="192MMO">MMO</dfn> = *<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>();</td></tr>
<tr><th id="481">481</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="193Ptr" title='Ptr' data-type='const llvm::Value *' data-ref="193Ptr">Ptr</dfn> = <a class="local col2 ref" href="#192MMO" title='MMO' data-ref="192MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>();</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <i>// UndefValue means this is a load of a kernel input.  These are uniform.</i></td></tr>
<tr><th id="484">484</th><td><i>  // Sometimes LDS instructions have constant pointers.</i></td></tr>
<tr><th id="485">485</th><td><i>  // If Ptr is null, then that means this mem operand contains a</i></td></tr>
<tr><th id="486">486</th><td><i>  // PseudoSourceValue like GOT.</i></td></tr>
<tr><th id="487">487</th><td>  <b>if</b> (!<a class="local col3 ref" href="#193Ptr" title='Ptr' data-ref="193Ptr">Ptr</a> || <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue">UndefValue</a>&gt;(<a class="local col3 ref" href="#193Ptr" title='Ptr' data-ref="193Ptr">Ptr</a>) || <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument">Argument</a>&gt;(<a class="local col3 ref" href="#193Ptr" title='Ptr' data-ref="193Ptr">Ptr</a>) ||</td></tr>
<tr><th id="488">488</th><td>      <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a>&gt;(<a class="local col3 ref" href="#193Ptr" title='Ptr' data-ref="193Ptr">Ptr</a>) || <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue">GlobalValue</a>&gt;(<a class="local col3 ref" href="#193Ptr" title='Ptr' data-ref="193Ptr">Ptr</a>))</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>  <b>if</b> (<a class="local col2 ref" href="#192MMO" title='MMO' data-ref="192MMO">MMO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand12getAddrSpaceEv" title='llvm::MachineMemOperand::getAddrSpace' data-ref="_ZNK4llvm17MachineMemOperand12getAddrSpaceEv">getAddrSpace</a>() == <span class="namespace">AMDGPUAS::</span><a class="enum" href="AMDGPU.h.html#AMDGPUAS::CONSTANT_ADDRESS_32BIT" title='AMDGPUAS::CONSTANT_ADDRESS_32BIT' data-ref="AMDGPUAS::CONSTANT_ADDRESS_32BIT">CONSTANT_ADDRESS_32BIT</a>)</td></tr>
<tr><th id="492">492</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col4 decl" id="194I" title='I' data-type='const llvm::Instruction *' data-ref="194I">I</dfn> = <a class="ref" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a>&gt;(<a class="local col3 ref" href="#193Ptr" title='Ptr' data-ref="193Ptr">Ptr</a>);</td></tr>
<tr><th id="495">495</th><td>  <b>return</b> <a class="local col4 ref" href="#194I" title='I' data-ref="194I">I</a> &amp;&amp; <a class="local col4 ref" href="#194I" title='I' data-ref="194I">I</a>-&gt;<a class="ref" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getMetadataENS_9StringRefE" title='llvm::Instruction::getMetadata' data-ref="_ZNK4llvm11Instruction11getMetadataENS_9StringRefE">getMetadata</a>(<a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"amdgpu.uniform"</q>);</td></tr>
<tr><th id="496">496</th><td>}</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector12hasVgprPartsENS_8ArrayRefINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::hasVgprParts' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12hasVgprPartsENS_8ArrayRefINS0_7GEPInfoEEE">hasVgprParts</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a>&gt; <dfn class="local col5 decl" id="195AddrInfo" title='AddrInfo' data-type='ArrayRef&lt;llvm::AMDGPUInstructionSelector::GEPInfo&gt;' data-ref="195AddrInfo">AddrInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="499">499</th><td>  <b>for</b> (<em>const</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a> &amp;<dfn class="local col6 decl" id="196GEPInfo" title='GEPInfo' data-type='const llvm::AMDGPUInstructionSelector::GEPInfo &amp;' data-ref="196GEPInfo">GEPInfo</dfn> : <a class="local col5 ref" href="#195AddrInfo" title='AddrInfo' data-ref="195AddrInfo">AddrInfo</a>) {</td></tr>
<tr><th id="500">500</th><td>    <b>if</b> (!GEPInfo.VgprParts.empty())</td></tr>
<tr><th id="501">501</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="502">502</th><td>  }</td></tr>
<tr><th id="503">503</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="504">504</th><td>}</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector12selectG_LOADERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_LOAD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_LOADERNS_12MachineInstrE">selectG_LOAD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="197I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="197I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="507">507</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="198BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="198BB">BB</dfn> = <a class="local col7 ref" href="#197I" title='I' data-ref="197I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="508">508</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="199MF" title='MF' data-type='llvm::MachineFunction *' data-ref="199MF">MF</dfn> = <a class="local col8 ref" href="#198BB" title='BB' data-ref="198BB">BB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="509">509</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="200MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="200MRI">MRI</dfn> = <a class="local col9 ref" href="#199MF" title='MF' data-ref="199MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="510">510</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="201DL" title='DL' data-type='llvm::DebugLoc' data-ref="201DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col7 ref" href="#197I" title='I' data-ref="197I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="511">511</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="202DstReg" title='DstReg' data-type='unsigned int' data-ref="202DstReg">DstReg</dfn> = <a class="local col7 ref" href="#197I" title='I' data-ref="197I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="512">512</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="203PtrReg" title='PtrReg' data-type='unsigned int' data-ref="203PtrReg">PtrReg</dfn> = <a class="local col7 ref" href="#197I" title='I' data-ref="197I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="513">513</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="204LoadSize" title='LoadSize' data-type='unsigned int' data-ref="204LoadSize">LoadSize</dfn> = RBI.getSizeInBits(DstReg, MRI, <span class='error' title="no viable conversion from &apos;const llvm::SIRegisterInfo&apos; to &apos;const llvm::TargetRegisterInfo&apos;">TRI</span>);</td></tr>
<tr><th id="514">514</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="205Opcode" title='Opcode' data-type='unsigned int' data-ref="205Opcode">Opcode</dfn>;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a>, <var>4</var>&gt; <dfn class="local col6 decl" id="206AddrInfo" title='AddrInfo' data-type='SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;' data-ref="206AddrInfo">AddrInfo</dfn>;</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  getAddrModeInfo(I, MRI, AddrInfo);</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <b>switch</b> (<a class="local col4 ref" href="#204LoadSize" title='LoadSize' data-ref="204LoadSize">LoadSize</a>) {</td></tr>
<tr><th id="521">521</th><td>  <b>default</b>:</td></tr>
<tr><th id="522">522</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Load size not supported\n&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp&quot;, 522)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Load size not supported\n"</q>);</td></tr>
<tr><th id="523">523</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="524">524</th><td>    Opcode = AMDGPU::<span class='error' title="no member named &apos;FLAT_LOAD_DWORD&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_LOAD_DWORD</span>;</td></tr>
<tr><th id="525">525</th><td>    <b>break</b>;</td></tr>
<tr><th id="526">526</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="527">527</th><td>    Opcode = AMDGPU::<span class='error' title="no member named &apos;FLAT_LOAD_DWORDX2&apos; in namespace &apos;llvm::AMDGPU&apos;">FLAT_LOAD_DWORDX2</span>;</td></tr>
<tr><th id="528">528</th><td>    <b>break</b>;</td></tr>
<tr><th id="529">529</th><td>  }</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="207Flat" title='Flat' data-type='llvm::MachineInstr *' data-ref="207Flat">Flat</dfn> = BuildMI(*BB, &amp;I, DL, TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(Opcode))</td></tr>
<tr><th id="532">532</th><td>                               .add(I.getOperand(<var>0</var>))</td></tr>
<tr><th id="533">533</th><td>                               .addReg(PtrReg)</td></tr>
<tr><th id="534">534</th><td>                               .addImm(<var>0</var>)  <i>// offset</i></td></tr>
<tr><th id="535">535</th><td>                               .addImm(<var>0</var>)  <i>// glc</i></td></tr>
<tr><th id="536">536</th><td>                               .addImm(<var>0</var>)  <i>// slc</i></td></tr>
<tr><th id="537">537</th><td>                               .addImm(<var>0</var>); <i>// dlc</i></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td>  <em>bool</em> <dfn class="local col8 decl" id="208Ret" title='Ret' data-type='bool' data-ref="208Ret">Ret</dfn> = <span class='error' title="no matching function for call to &apos;constrainSelectedInstRegOperands&apos;">constrainSelectedInstRegOperands</span>(*Flat, TII, TRI, RBI);</td></tr>
<tr><th id="540">540</th><td>  <a class="local col7 ref" href="#197I" title='I' data-ref="197I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="541">541</th><td>  <b>return</b> <a class="local col8 ref" href="#208Ret" title='Ret' data-ref="208Ret">Ret</a>;</td></tr>
<tr><th id="542">542</th><td>}</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><em>bool</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="virtual decl def" id="_ZNK4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::select' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrERNS_15CodeGenCoverageE">select</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="209I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="209I">I</dfn>,</td></tr>
<tr><th id="545">545</th><td>                                       <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col0 decl" id="210CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="210CoverageInfo">CoverageInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/CodeGen/TargetOpcodes.h.html#_ZN4llvm22isPreISelGenericOpcodeEj" title='llvm::isPreISelGenericOpcode' data-ref="_ZN4llvm22isPreISelGenericOpcodeEj">isPreISelGenericOpcode</a>(<a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="548">548</th><td>    <b>if</b> (<a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="549">549</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectCOPY' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE">selectCOPY</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>);</td></tr>
<tr><th id="550">550</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="551">551</th><td>  }</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <b>switch</b> (<a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="554">554</th><td>  <b>default</b>:</td></tr>
<tr><th id="555">555</th><td>    <b>return</b> <a class="member" href="AMDGPUInstructionSelector.h.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>, <span class='refarg'><a class="local col0 ref" href="#210CoverageInfo" title='CoverageInfo' data-ref="210CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#204" title='llvm::TargetOpcode::G_ADD' data-ref="llvm::TargetOpcode::G_ADD">G_ADD</a>:</td></tr>
<tr><th id="557">557</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector11selectG_ADDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_ADD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectG_ADDERNS_12MachineInstrE">selectG_ADD</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>);</td></tr>
<tr><th id="558">558</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_INTTOPTR' data-ref="llvm::TargetOpcode::G_INTTOPTR">G_INTTOPTR</a>:</td></tr>
<tr><th id="559">559</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#280" title='llvm::TargetOpcode::G_BITCAST' data-ref="llvm::TargetOpcode::G_BITCAST">G_BITCAST</a>:</td></tr>
<tr><th id="560">560</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectCOPY' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE">selectCOPY</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>);</td></tr>
<tr><th id="561">561</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#341" title='llvm::TargetOpcode::G_CONSTANT' data-ref="llvm::TargetOpcode::G_CONSTANT">G_CONSTANT</a>:</td></tr>
<tr><th id="562">562</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#344" title='llvm::TargetOpcode::G_FCONSTANT' data-ref="llvm::TargetOpcode::G_FCONSTANT">G_FCONSTANT</a>:</td></tr>
<tr><th id="563">563</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_CONSTANT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE">selectG_CONSTANT</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>);</td></tr>
<tr><th id="564">564</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#249" title='llvm::TargetOpcode::G_EXTRACT' data-ref="llvm::TargetOpcode::G_EXTRACT">G_EXTRACT</a>:</td></tr>
<tr><th id="565">565</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_EXTRACT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE">selectG_EXTRACT</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>);</td></tr>
<tr><th id="566">566</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#494" title='llvm::TargetOpcode::G_GEP' data-ref="llvm::TargetOpcode::G_GEP">G_GEP</a>:</td></tr>
<tr><th id="567">567</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector11selectG_GEPERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_GEP' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectG_GEPERNS_12MachineInstrE">selectG_GEP</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>);</td></tr>
<tr><th id="568">568</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#235" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>:</td></tr>
<tr><th id="569">569</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_IMPLICIT_DEF' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE">selectG_IMPLICIT_DEF</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>);</td></tr>
<tr><th id="570">570</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#255" title='llvm::TargetOpcode::G_INSERT' data-ref="llvm::TargetOpcode::G_INSERT">G_INSERT</a>:</td></tr>
<tr><th id="571">571</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INSERT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE">selectG_INSERT</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>);</td></tr>
<tr><th id="572">572</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#326" title='llvm::TargetOpcode::G_INTRINSIC' data-ref="llvm::TargetOpcode::G_INTRINSIC">G_INTRINSIC</a>:</td></tr>
<tr><th id="573">573</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectG_INTRINSIC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrERNS_15CodeGenCoverageE">selectG_INTRINSIC</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>, <span class='refarg'><a class="local col0 ref" href="#210CoverageInfo" title='CoverageInfo' data-ref="210CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="574">574</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#329" title='llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS' data-ref="llvm::TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS">G_INTRINSIC_W_SIDE_EFFECTS</a>:</td></tr>
<tr><th id="575">575</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectG_INTRINSIC_W_SIDE_EFFECTS' data-ref="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrERNS_15CodeGenCoverageE">selectG_INTRINSIC_W_SIDE_EFFECTS</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>, <span class='refarg'><a class="local col0 ref" href="#210CoverageInfo" title='CoverageInfo' data-ref="210CoverageInfo">CoverageInfo</a></span>);</td></tr>
<tr><th id="576">576</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#289" title='llvm::TargetOpcode::G_LOAD' data-ref="llvm::TargetOpcode::G_LOAD">G_LOAD</a>:</td></tr>
<tr><th id="577">577</th><td>    <b>if</b> (<a class="member" href="AMDGPUInstructionSelector.h.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>, <span class='refarg'><a class="local col0 ref" href="#210CoverageInfo" title='CoverageInfo' data-ref="210CoverageInfo">CoverageInfo</a></span>))</td></tr>
<tr><th id="578">578</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="579">579</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector12selectG_LOADERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_LOAD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_LOADERNS_12MachineInstrE">selectG_LOAD</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>);</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#298" title='llvm::TargetOpcode::G_STORE' data-ref="llvm::TargetOpcode::G_STORE">G_STORE</a>:</td></tr>
<tr><th id="581">581</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm25AMDGPUInstructionSelector13selectG_STOREERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_STORE' data-ref="_ZNK4llvm25AMDGPUInstructionSelector13selectG_STOREERNS_12MachineInstrE">selectG_STORE</a>(<span class='refarg'><a class="local col9 ref" href="#209I" title='I' data-ref="209I">I</a></span>);</td></tr>
<tr><th id="582">582</th><td>  }</td></tr>
<tr><th id="583">583</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="584">584</th><td>}</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="587">587</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector11selectVCSRCERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVCSRC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectVCSRCERNS_14MachineOperandE">selectVCSRC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="211Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="211Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="588">588</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="589">589</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="212MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="212MIB">MIB</dfn>) { <a class="local col2 ref" href="#212MIB" title='MIB' data-ref="212MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#211Root" title='Root' data-ref="211Root">Root</a>); }</td></tr>
<tr><th id="590">590</th><td>  }};</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>}</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><i class="doc">///</i></td></tr>
<tr><th id="595">595</th><td><i class="doc">/// This will select either an SGPR or VGPR operand and will save us from</i></td></tr>
<tr><th id="596">596</th><td><i class="doc">/// having to write an extra tablegen pattern.</i></td></tr>
<tr><th id="597">597</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="598">598</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector11selectVSRC0ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVSRC0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectVSRC0ERNS_14MachineOperandE">selectVSRC0</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="213Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="213Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="599">599</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="600">600</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="214MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="214MIB">MIB</dfn>) { <a class="local col4 ref" href="#214MIB" title='MIB' data-ref="214MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#213Root" title='Root' data-ref="213Root">Root</a>); }</td></tr>
<tr><th id="601">601</th><td>  }};</td></tr>
<tr><th id="602">602</th><td>}</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="605">605</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3Mods0ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3Mods0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3Mods0ERNS_14MachineOperandE">selectVOP3Mods0</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="215Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="215Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="606">606</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="607">607</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="216MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="216MIB">MIB</dfn>) { <a class="local col6 ref" href="#216MIB" title='MIB' data-ref="216MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#215Root" title='Root' data-ref="215Root">Root</a>); },</td></tr>
<tr><th id="608">608</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="217MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="217MIB">MIB</dfn>) { <a class="local col7 ref" href="#217MIB" title='MIB' data-ref="217MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); }, <i>// src0_mods</i></td></tr>
<tr><th id="609">609</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="218MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="218MIB">MIB</dfn>) { <a class="local col8 ref" href="#218MIB" title='MIB' data-ref="218MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); }, <i>// clamp</i></td></tr>
<tr><th id="610">610</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="219MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="219MIB">MIB</dfn>) { <a class="local col9 ref" href="#219MIB" title='MIB' data-ref="219MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); }  <i>// omod</i></td></tr>
<tr><th id="611">611</th><td>  }};</td></tr>
<tr><th id="612">612</th><td>}</td></tr>
<tr><th id="613">613</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="614">614</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3OModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3OMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3OModsERNS_14MachineOperandE">selectVOP3OMods</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="220Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="220Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="615">615</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="616">616</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="221MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="221MIB">MIB</dfn>) { <a class="local col1 ref" href="#221MIB" title='MIB' data-ref="221MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#220Root" title='Root' data-ref="220Root">Root</a>); },</td></tr>
<tr><th id="617">617</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="222MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="222MIB">MIB</dfn>) { <a class="local col2 ref" href="#222MIB" title='MIB' data-ref="222MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); }, <i>// clamp</i></td></tr>
<tr><th id="618">618</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="223MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="223MIB">MIB</dfn>) { <a class="local col3 ref" href="#223MIB" title='MIB' data-ref="223MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); }  <i>// omod</i></td></tr>
<tr><th id="619">619</th><td>  }};</td></tr>
<tr><th id="620">620</th><td>}</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="623">623</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector14selectVOP3ModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3Mods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectVOP3ModsERNS_14MachineOperandE">selectVOP3Mods</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="224Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="224Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="624">624</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="625">625</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="225MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="225MIB">MIB</dfn>) { <a class="local col5 ref" href="#225MIB" title='MIB' data-ref="225MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#224Root" title='Root' data-ref="224Root">Root</a>); },</td></tr>
<tr><th id="626">626</th><td>      <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="226MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="226MIB">MIB</dfn>) { <a class="local col6 ref" href="#226MIB" title='MIB' data-ref="226MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); }  <i>// src_mods</i></td></tr>
<tr><th id="627">627</th><td>  }};</td></tr>
<tr><th id="628">628</th><td>}</td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="631">631</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector13selectSmrdImmERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSmrdImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector13selectSmrdImmERNS_14MachineOperandE">selectSmrdImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="227Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="227Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="632">632</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="228MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="228MRI">MRI</dfn> =</td></tr>
<tr><th id="633">633</th><td>      <a class="local col7 ref" href="#227Root" title='Root' data-ref="227Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="229AddrInfo" title='AddrInfo' data-type='SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;' data-ref="229AddrInfo">AddrInfo</dfn>;</td></tr>
<tr><th id="636">636</th><td>  getAddrModeInfo(*Root.getParent(), MRI, <span class='error' title="non-const lvalue reference to type &apos;SmallVectorImpl&lt;llvm::AMDGPUInstructionSelector::GEPInfo&gt;&apos; cannot bind to a value of unrelated type &apos;SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos;">AddrInfo</span>);</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td>  <b>if</b> (AddrInfo.<span class='error' title="no member named &apos;empty&apos; in &apos;llvm::SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos;">empty</span>() || AddrInfo<span class='error' title="type &apos;SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos; does not provide a subscript operator">[</span><var>0</var>].SgprParts.size() != <var>1</var>)</td></tr>
<tr><th id="639">639</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td>  <em>const</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a> &amp;<dfn class="local col0 decl" id="230GEPInfo" title='GEPInfo' data-type='const llvm::AMDGPUInstructionSelector::GEPInfo &amp;' data-ref="230GEPInfo">GEPInfo</dfn> = AddrInfo<span class='error' title="type &apos;SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos; does not provide a subscript operator">[</span><var>0</var>];</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>  <b>if</b> (!AMDGPU::isLegalSMRDImmOffset(<span class='error' title="no viable conversion from &apos;const llvm::GCNSubtarget&apos; to &apos;const llvm::MCSubtargetInfo&apos;">STI</span>, GEPInfo.Imm))</td></tr>
<tr><th id="644">644</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="231PtrReg" title='PtrReg' data-type='unsigned int' data-ref="231PtrReg">PtrReg</dfn> = GEPInfo.SgprParts[<var>0</var>];</td></tr>
<tr><th id="647">647</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="232EncodedImm" title='EncodedImm' data-type='int64_t' data-ref="232EncodedImm">EncodedImm</dfn> = AMDGPU::getSMRDEncodedOffset(<span class='error' title="no viable conversion from &apos;const llvm::GCNSubtarget&apos; to &apos;const llvm::MCSubtargetInfo&apos;">STI</span>, GEPInfo.Imm);</td></tr>
<tr><th id="648">648</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="649">649</th><td>    <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="233MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="233MIB">MIB</dfn>) { <a class="local col3 ref" href="#233MIB" title='MIB' data-ref="233MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col1 ref" href="#231PtrReg" title='PtrReg' data-ref="231PtrReg">PtrReg</a>); },</td></tr>
<tr><th id="650">650</th><td>    <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="234MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="234MIB">MIB</dfn>) { <a class="local col4 ref" href="#234MIB" title='MIB' data-ref="234MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#232EncodedImm" title='EncodedImm' data-ref="232EncodedImm">EncodedImm</a>); }</td></tr>
<tr><th id="651">651</th><td>  }};</td></tr>
<tr><th id="652">652</th><td>}</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="655">655</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector15selectSmrdImm32ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSmrdImm32' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectSmrdImm32ERNS_14MachineOperandE">selectSmrdImm32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="235Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="235Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="656">656</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="236MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="236MRI">MRI</dfn> =</td></tr>
<tr><th id="657">657</th><td>      <a class="local col5 ref" href="#235Root" title='Root' data-ref="235Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="237AddrInfo" title='AddrInfo' data-type='SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;' data-ref="237AddrInfo">AddrInfo</dfn>;</td></tr>
<tr><th id="660">660</th><td>  getAddrModeInfo(*Root.getParent(), MRI, <span class='error' title="non-const lvalue reference to type &apos;SmallVectorImpl&lt;llvm::AMDGPUInstructionSelector::GEPInfo&gt;&apos; cannot bind to a value of unrelated type &apos;SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos;">AddrInfo</span>);</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>  <b>if</b> (AddrInfo.<span class='error' title="no member named &apos;empty&apos; in &apos;llvm::SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos;">empty</span>() || AddrInfo<span class='error' title="type &apos;SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos; does not provide a subscript operator">[</span><var>0</var>].SgprParts.size() != <var>1</var>)</td></tr>
<tr><th id="663">663</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>  <em>const</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a> &amp;<dfn class="local col8 decl" id="238GEPInfo" title='GEPInfo' data-type='const llvm::AMDGPUInstructionSelector::GEPInfo &amp;' data-ref="238GEPInfo">GEPInfo</dfn> = AddrInfo<span class='error' title="type &apos;SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos; does not provide a subscript operator">[</span><var>0</var>];</td></tr>
<tr><th id="666">666</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="239PtrReg" title='PtrReg' data-type='unsigned int' data-ref="239PtrReg">PtrReg</dfn> = GEPInfo.SgprParts[<var>0</var>];</td></tr>
<tr><th id="667">667</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col0 decl" id="240EncodedImm" title='EncodedImm' data-type='int64_t' data-ref="240EncodedImm">EncodedImm</dfn> = AMDGPU::getSMRDEncodedOffset(<span class='error' title="no viable conversion from &apos;const llvm::GCNSubtarget&apos; to &apos;const llvm::MCSubtargetInfo&apos;">STI</span>, GEPInfo.Imm);</td></tr>
<tr><th id="668">668</th><td>  <b>if</b> (!<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>32</var>&gt;(<a class="local col0 ref" href="#240EncodedImm" title='EncodedImm' data-ref="240EncodedImm">EncodedImm</a>))</td></tr>
<tr><th id="669">669</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="672">672</th><td>    <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="241MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="241MIB">MIB</dfn>) { <a class="local col1 ref" href="#241MIB" title='MIB' data-ref="241MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#239PtrReg" title='PtrReg' data-ref="239PtrReg">PtrReg</a>); },</td></tr>
<tr><th id="673">673</th><td>    <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="242MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="242MIB">MIB</dfn>) { <a class="local col2 ref" href="#242MIB" title='MIB' data-ref="242MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#240EncodedImm" title='EncodedImm' data-ref="240EncodedImm">EncodedImm</a>); }</td></tr>
<tr><th id="674">674</th><td>  }};</td></tr>
<tr><th id="675">675</th><td>}</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="678">678</th><td><a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector">AMDGPUInstructionSelector</a>::<dfn class="decl def" id="_ZNK4llvm25AMDGPUInstructionSelector14selectSmrdSgprERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSmrdSgpr' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectSmrdSgprERNS_14MachineOperandE">selectSmrdSgpr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="243Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="243Root">Root</dfn>) <em>const</em> {</td></tr>
<tr><th id="679">679</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="244MI" title='MI' data-type='llvm::MachineInstr *' data-ref="244MI">MI</dfn> = <a class="local col3 ref" href="#243Root" title='Root' data-ref="243Root">Root</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="680">680</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="245MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="245MBB">MBB</dfn> = <a class="local col4 ref" href="#244MI" title='MI' data-ref="244MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="681">681</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="246MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="246MRI">MRI</dfn> = <a class="local col5 ref" href="#245MBB" title='MBB' data-ref="245MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="247AddrInfo" title='AddrInfo' data-type='SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;' data-ref="247AddrInfo">AddrInfo</dfn>;</td></tr>
<tr><th id="684">684</th><td>  getAddrModeInfo(*MI, MRI, <span class='error' title="non-const lvalue reference to type &apos;SmallVectorImpl&lt;llvm::AMDGPUInstructionSelector::GEPInfo&gt;&apos; cannot bind to a value of unrelated type &apos;SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos;">AddrInfo</span>);</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>  <i>// FIXME: We should shrink the GEP if the offset is known to be &lt;= 32-bits,</i></td></tr>
<tr><th id="687">687</th><td><i>  // then we can select all ptr + 32-bit offsets not just immediate offsets.</i></td></tr>
<tr><th id="688">688</th><td>  <b>if</b> (AddrInfo.<span class='error' title="no member named &apos;empty&apos; in &apos;llvm::SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos;">empty</span>() || AddrInfo<span class='error' title="type &apos;SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos; does not provide a subscript operator">[</span><var>0</var>].SgprParts.size() != <var>1</var>)</td></tr>
<tr><th id="689">689</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>  <em>const</em> <a class="type" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo">GEPInfo</a> &amp;<dfn class="local col8 decl" id="248GEPInfo" title='GEPInfo' data-type='const llvm::AMDGPUInstructionSelector::GEPInfo &amp;' data-ref="248GEPInfo">GEPInfo</dfn> = AddrInfo<span class='error' title="type &apos;SmallVector&lt;llvm::AMDGPUInstructionSelector::GEPInfo, 4&gt;&apos; does not provide a subscript operator">[</span><var>0</var>];</td></tr>
<tr><th id="692">692</th><td>  <b>if</b> (!<a class="local col8 ref" href="#248GEPInfo" title='GEPInfo' data-ref="248GEPInfo">GEPInfo</a>.<a class="ref" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm">Imm</a> || !<a class="ref" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>32</var>&gt;(<a class="local col8 ref" href="#248GEPInfo" title='GEPInfo' data-ref="248GEPInfo">GEPInfo</a>.<a class="ref" href="AMDGPUInstructionSelector.h.html#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm">Imm</a>))</td></tr>
<tr><th id="693">693</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None">None</a>;</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <i>// If we make it this far we have a load with an 32-bit immediate offset.</i></td></tr>
<tr><th id="696">696</th><td><i>  // It is OK to select this using a sgpr offset, because we have already</i></td></tr>
<tr><th id="697">697</th><td><i>  // failed trying to select this load into one of the _IMM variants since</i></td></tr>
<tr><th id="698">698</th><td><i>  // the _IMM Patterns are considered before the _SGPR patterns.</i></td></tr>
<tr><th id="699">699</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="249PtrReg" title='PtrReg' data-type='unsigned int' data-ref="249PtrReg">PtrReg</dfn> = GEPInfo.SgprParts[<var>0</var>];</td></tr>
<tr><th id="700">700</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="250OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="250OffsetReg">OffsetReg</dfn> = MRI.createVirtualRegister(&amp;AMDGPU::<span class='error' title="no member named &apos;SReg_32_XM0RegClass&apos; in namespace &apos;llvm::AMDGPU&apos;">SReg_32_XM0RegClass</span>);</td></tr>
<tr><th id="701">701</th><td>  BuildMI(*MBB, MI, MI-&gt;getDebugLoc(), TII.<span class='error' title="no member named &apos;get&apos; in &apos;llvm::SIInstrInfo&apos;">get</span>(AMDGPU::<span class='error' title="no member named &apos;S_MOV_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">S_MOV_B32</span>), OffsetReg)</td></tr>
<tr><th id="702">702</th><td>          .addImm(GEPInfo.Imm);</td></tr>
<tr><th id="703">703</th><td>  <b>return</b> <a class="ref" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_">{</a><a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E"></a>{</td></tr>
<tr><th id="704">704</th><td>    <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="251MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="251MIB">MIB</dfn>) { <a class="local col1 ref" href="#251MIB" title='MIB' data-ref="251MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col9 ref" href="#249PtrReg" title='PtrReg' data-ref="249PtrReg">PtrReg</a>); },</td></tr>
<tr><th id="705">705</th><td>    <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1ET_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1ET_"></a>[=](<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="252MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="252MIB">MIB</dfn>) { <a class="local col2 ref" href="#252MIB" title='MIB' data-ref="252MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col0 ref" href="#250OffsetReg" title='OffsetReg' data-ref="250OffsetReg">OffsetReg</a>); }</td></tr>
<tr><th id="706">706</th><td>  }};</td></tr>
<tr><th id="707">707</th><td>}</td></tr>
<tr><th id="708">708</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
