# Used only for simulations
TOPLEVEL =
SRC = altera_mf.vhdl ram32x4.vhdl main.vhdl

include ../../common.build.mk
include ../../$(ENV).build.mk
