Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[0]__0_LDC/TChk155_266 at time 192479 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[1]__0_LDC/TChk155_266 at time 192479 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[2]__0_LDC/TChk155_266 at time 192603 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[3]__0_LDC/TChk155_266 at time 192603 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[0]__0_LDC/TChk155_266 at time 262479 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[1]__0_LDC/TChk155_266 at time 262479 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[2]__0_LDC/TChk155_266 at time 262603 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[3]__0_LDC/TChk155_266 at time 262603 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[0]__0_LDC/TChk155_266 at time 332479 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[1]__0_LDC/TChk155_266 at time 332479 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[2]__0_LDC/TChk155_266 at time 332603 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "D:\Xilinx\Vivado\2018.3\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /tb_module_counter_test/u_module_counter_test/q_reg[3]__0_LDC/TChk155_266 at time 332603 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
$finish called at time : 350 ns : File "D:/MyWorkSpace/FPGA/learn/learn_counter_2/learn_counter_2.srcs/sim_1/new/tb_module_counter_test.v" Line 40
