Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4aed43e19d164e76ba027f140012e1f4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot LFSR_tb_behav xil_defaultlib.LFSR_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 22 for port 'count' [C:/Users/aaron/Desktop/Coding/3C7/Lab F/PartC/PartC.srcs/sources_1/new/LFSR.v:12]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 22 for port 'count' [C:/Users/aaron/Desktop/Coding/3C7/Lab F/PartC/PartC.srcs/sources_1/new/LFSR.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.LFSR_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LFSR_tb_behav
