Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Feb  1 16:38:33 2021
| Host         : DESKTOP-BJ9E846 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.318        0.000                      0                49529        0.021        0.000                      0                49529       23.750        0.000                       0                 15268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.318        0.000                      0                43004        0.021        0.000                      0                43004       23.750        0.000                       0                 15268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              31.796        0.000                      0                 6525        0.429        0.000                      0                 6525  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.318ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.324ns  (logic 14.781ns (39.602%)  route 22.543ns (60.398%))
  Logic Levels:           43  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.668     2.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X10Y60         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          1.530     5.024    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/Q[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.148    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.661 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[1]
                         net (fo=6, routed)           0.619     6.838    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.306     7.144 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           0.447     7.590    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29/O
                         net (fo=3, routed)           0.776     8.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150     8.641 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.790     9.431    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.326     9.757 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.773    10.530    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150    10.680 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.648    11.328    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.332    11.660 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           1.010    12.669    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.148    12.817 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.750    13.567    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.434    14.329    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.117    14.446 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.438    14.885    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.331    15.216 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.276    15.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.119    15.610 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.297    15.907    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.332    16.239 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.446    16.685    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.149    16.834 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.607    17.441    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.332    17.773 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.633    18.406    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    18.556 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.625    19.180    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.328    19.508 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.779    20.287    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.317    20.754    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.348    21.102 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.602    21.704    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.118    21.822 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.488    22.310    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.326    22.636 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.464    23.100    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.120    23.220 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.422    23.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.327    23.969 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.676    24.645    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    24.795 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.602    25.396    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.355    25.751 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.800    26.552    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.152    26.704 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.431    27.135    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.326    27.461 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.844    28.305    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.153    28.458 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.539    28.997    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787    29.784 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.784    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.898 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.898    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.012 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.012    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.346 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           0.552    30.898    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020    34.918 r  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[4]
                         net (fo=1, routed)           0.986    35.904    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_101
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.028 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21/O
                         net (fo=1, routed)           0.000    36.028    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.578 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.578    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.692 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.692    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.920 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           2.112    39.032    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.313    39.345 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=11, routed)          0.473    39.818    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.124    39.942 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=10, routed)          0.359    40.300    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X15Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.490    52.682    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X15Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]/C
                         clock pessimism              0.116    52.798    
                         clock uncertainty           -0.751    52.048    
    SLICE_X15Y30         FDRE (Setup_fdre_C_R)       -0.429    51.619    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]
  -------------------------------------------------------------------
                         required time                         51.619    
                         arrival time                         -40.300    
  -------------------------------------------------------------------
                         slack                                 11.318    

Slack (MET) :             11.318ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.324ns  (logic 14.781ns (39.602%)  route 22.543ns (60.398%))
  Logic Levels:           43  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.668     2.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X10Y60         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          1.530     5.024    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/Q[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.148    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.661 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[1]
                         net (fo=6, routed)           0.619     6.838    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.306     7.144 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           0.447     7.590    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29/O
                         net (fo=3, routed)           0.776     8.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150     8.641 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.790     9.431    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.326     9.757 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.773    10.530    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150    10.680 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.648    11.328    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.332    11.660 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           1.010    12.669    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.148    12.817 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.750    13.567    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.434    14.329    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.117    14.446 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.438    14.885    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.331    15.216 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.276    15.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.119    15.610 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.297    15.907    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.332    16.239 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.446    16.685    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.149    16.834 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.607    17.441    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.332    17.773 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.633    18.406    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    18.556 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.625    19.180    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.328    19.508 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.779    20.287    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.317    20.754    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.348    21.102 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.602    21.704    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.118    21.822 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.488    22.310    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.326    22.636 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.464    23.100    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.120    23.220 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.422    23.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.327    23.969 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.676    24.645    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    24.795 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.602    25.396    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.355    25.751 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.800    26.552    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.152    26.704 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.431    27.135    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.326    27.461 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.844    28.305    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.153    28.458 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.539    28.997    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787    29.784 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.784    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.898 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.898    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.012 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.012    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.346 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           0.552    30.898    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020    34.918 r  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[4]
                         net (fo=1, routed)           0.986    35.904    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_101
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.028 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21/O
                         net (fo=1, routed)           0.000    36.028    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.578 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.578    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.692 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.692    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.920 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           2.112    39.032    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.313    39.345 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=11, routed)          0.473    39.818    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.124    39.942 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=10, routed)          0.359    40.300    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X15Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.490    52.682    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X15Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]_rep/C
                         clock pessimism              0.116    52.798    
                         clock uncertainty           -0.751    52.048    
    SLICE_X15Y30         FDRE (Setup_fdre_C_R)       -0.429    51.619    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         51.619    
                         arrival time                         -40.300    
  -------------------------------------------------------------------
                         slack                                 11.318    

Slack (MET) :             11.318ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.324ns  (logic 14.781ns (39.602%)  route 22.543ns (60.398%))
  Logic Levels:           43  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.668     2.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X10Y60         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          1.530     5.024    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/Q[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.148    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.661 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[1]
                         net (fo=6, routed)           0.619     6.838    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.306     7.144 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           0.447     7.590    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29/O
                         net (fo=3, routed)           0.776     8.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150     8.641 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.790     9.431    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.326     9.757 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.773    10.530    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150    10.680 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.648    11.328    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.332    11.660 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           1.010    12.669    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.148    12.817 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.750    13.567    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.434    14.329    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.117    14.446 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.438    14.885    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.331    15.216 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.276    15.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.119    15.610 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.297    15.907    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.332    16.239 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.446    16.685    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.149    16.834 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.607    17.441    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.332    17.773 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.633    18.406    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    18.556 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.625    19.180    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.328    19.508 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.779    20.287    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.317    20.754    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.348    21.102 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.602    21.704    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.118    21.822 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.488    22.310    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.326    22.636 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.464    23.100    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.120    23.220 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.422    23.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.327    23.969 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.676    24.645    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    24.795 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.602    25.396    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.355    25.751 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.800    26.552    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.152    26.704 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.431    27.135    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.326    27.461 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.844    28.305    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.153    28.458 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.539    28.997    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787    29.784 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.784    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.898 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.898    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.012 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.012    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.346 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           0.552    30.898    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020    34.918 r  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[4]
                         net (fo=1, routed)           0.986    35.904    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_101
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.028 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21/O
                         net (fo=1, routed)           0.000    36.028    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.578 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.578    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.692 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.692    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.920 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           2.112    39.032    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.313    39.345 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=11, routed)          0.473    39.818    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.124    39.942 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=10, routed)          0.359    40.300    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X15Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.490    52.682    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X15Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep/C
                         clock pessimism              0.116    52.798    
                         clock uncertainty           -0.751    52.048    
    SLICE_X15Y30         FDRE (Setup_fdre_C_R)       -0.429    51.619    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         51.619    
                         arrival time                         -40.300    
  -------------------------------------------------------------------
                         slack                                 11.318    

Slack (MET) :             11.318ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.324ns  (logic 14.781ns (39.602%)  route 22.543ns (60.398%))
  Logic Levels:           43  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.668     2.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X10Y60         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          1.530     5.024    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/Q[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.148    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.661 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[1]
                         net (fo=6, routed)           0.619     6.838    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.306     7.144 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           0.447     7.590    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29/O
                         net (fo=3, routed)           0.776     8.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150     8.641 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.790     9.431    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.326     9.757 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.773    10.530    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150    10.680 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.648    11.328    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.332    11.660 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           1.010    12.669    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.148    12.817 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.750    13.567    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.434    14.329    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.117    14.446 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.438    14.885    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.331    15.216 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.276    15.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.119    15.610 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.297    15.907    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.332    16.239 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.446    16.685    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.149    16.834 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.607    17.441    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.332    17.773 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.633    18.406    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    18.556 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.625    19.180    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.328    19.508 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.779    20.287    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.317    20.754    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.348    21.102 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.602    21.704    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.118    21.822 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.488    22.310    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.326    22.636 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.464    23.100    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.120    23.220 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.422    23.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.327    23.969 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.676    24.645    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    24.795 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.602    25.396    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.355    25.751 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.800    26.552    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.152    26.704 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.431    27.135    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.326    27.461 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.844    28.305    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.153    28.458 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.539    28.997    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787    29.784 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.784    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.898 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.898    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.012 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.012    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.346 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           0.552    30.898    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020    34.918 r  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[4]
                         net (fo=1, routed)           0.986    35.904    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_101
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.028 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21/O
                         net (fo=1, routed)           0.000    36.028    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.578 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.578    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.692 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.692    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.920 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           2.112    39.032    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.313    39.345 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=11, routed)          0.473    39.818    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.124    39.942 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=10, routed)          0.359    40.300    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X15Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.490    52.682    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X15Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]_rep/C
                         clock pessimism              0.116    52.798    
                         clock uncertainty           -0.751    52.048    
    SLICE_X15Y30         FDRE (Setup_fdre_C_R)       -0.429    51.619    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         51.619    
                         arrival time                         -40.300    
  -------------------------------------------------------------------
                         slack                                 11.318    

Slack (MET) :             11.329ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.312ns  (logic 14.781ns (39.614%)  route 22.531ns (60.386%))
  Logic Levels:           43  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.668     2.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X10Y60         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          1.530     5.024    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/Q[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.148    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.661 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[1]
                         net (fo=6, routed)           0.619     6.838    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.306     7.144 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           0.447     7.590    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29/O
                         net (fo=3, routed)           0.776     8.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150     8.641 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.790     9.431    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.326     9.757 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.773    10.530    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150    10.680 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.648    11.328    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.332    11.660 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           1.010    12.669    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.148    12.817 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.750    13.567    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.434    14.329    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.117    14.446 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.438    14.885    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.331    15.216 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.276    15.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.119    15.610 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.297    15.907    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.332    16.239 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.446    16.685    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.149    16.834 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.607    17.441    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.332    17.773 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.633    18.406    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    18.556 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.625    19.180    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.328    19.508 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.779    20.287    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.317    20.754    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.348    21.102 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.602    21.704    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.118    21.822 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.488    22.310    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.326    22.636 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.464    23.100    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.120    23.220 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.422    23.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.327    23.969 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.676    24.645    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    24.795 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.602    25.396    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.355    25.751 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.800    26.552    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.152    26.704 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.431    27.135    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.326    27.461 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.844    28.305    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.153    28.458 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.539    28.997    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787    29.784 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.784    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.898 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.898    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.012 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.012    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.346 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           0.552    30.898    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020    34.918 r  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[4]
                         net (fo=1, routed)           0.986    35.904    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_101
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.028 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21/O
                         net (fo=1, routed)           0.000    36.028    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.578 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.578    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.692 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.692    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.920 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           2.112    39.032    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.313    39.345 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=11, routed)          0.473    39.818    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.124    39.942 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=10, routed)          0.347    40.288    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X18Y30         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[1]
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -40.288    
  -------------------------------------------------------------------
                         slack                                 11.329    

Slack (MET) :             11.329ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.312ns  (logic 14.781ns (39.614%)  route 22.531ns (60.386%))
  Logic Levels:           43  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.668     2.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X10Y60         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          1.530     5.024    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/Q[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.148    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.661 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[1]
                         net (fo=6, routed)           0.619     6.838    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.306     7.144 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           0.447     7.590    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29/O
                         net (fo=3, routed)           0.776     8.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150     8.641 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.790     9.431    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.326     9.757 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.773    10.530    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150    10.680 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.648    11.328    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.332    11.660 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           1.010    12.669    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.148    12.817 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.750    13.567    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.434    14.329    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.117    14.446 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.438    14.885    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.331    15.216 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.276    15.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.119    15.610 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.297    15.907    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.332    16.239 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.446    16.685    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.149    16.834 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.607    17.441    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.332    17.773 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.633    18.406    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    18.556 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.625    19.180    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.328    19.508 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.779    20.287    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.317    20.754    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.348    21.102 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.602    21.704    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.118    21.822 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.488    22.310    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.326    22.636 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.464    23.100    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.120    23.220 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.422    23.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.327    23.969 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.676    24.645    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    24.795 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.602    25.396    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.355    25.751 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.800    26.552    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.152    26.704 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.431    27.135    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.326    27.461 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.844    28.305    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.153    28.458 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.539    28.997    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787    29.784 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.784    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.898 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.898    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.012 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.012    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.346 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           0.552    30.898    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020    34.918 r  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[4]
                         net (fo=1, routed)           0.986    35.904    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_101
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.028 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21/O
                         net (fo=1, routed)           0.000    36.028    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.578 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.578    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.692 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.692    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.920 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           2.112    39.032    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.313    39.345 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=11, routed)          0.473    39.818    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.124    39.942 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=10, routed)          0.347    40.288    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X18Y30         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -40.288    
  -------------------------------------------------------------------
                         slack                                 11.329    

Slack (MET) :             11.329ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.312ns  (logic 14.781ns (39.614%)  route 22.531ns (60.386%))
  Logic Levels:           43  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.668     2.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X10Y60         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          1.530     5.024    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/Q[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.148    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.661 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[1]
                         net (fo=6, routed)           0.619     6.838    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.306     7.144 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           0.447     7.590    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29/O
                         net (fo=3, routed)           0.776     8.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150     8.641 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.790     9.431    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.326     9.757 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.773    10.530    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150    10.680 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.648    11.328    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.332    11.660 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           1.010    12.669    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.148    12.817 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.750    13.567    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.434    14.329    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.117    14.446 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.438    14.885    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.331    15.216 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.276    15.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.119    15.610 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.297    15.907    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.332    16.239 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.446    16.685    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.149    16.834 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.607    17.441    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.332    17.773 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.633    18.406    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    18.556 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.625    19.180    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.328    19.508 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.779    20.287    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.317    20.754    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.348    21.102 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.602    21.704    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.118    21.822 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.488    22.310    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.326    22.636 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.464    23.100    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.120    23.220 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.422    23.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.327    23.969 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.676    24.645    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    24.795 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.602    25.396    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.355    25.751 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.800    26.552    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.152    26.704 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.431    27.135    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.326    27.461 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.844    28.305    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.153    28.458 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.539    28.997    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787    29.784 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.784    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.898 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.898    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.012 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.012    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.346 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           0.552    30.898    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020    34.918 r  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[4]
                         net (fo=1, routed)           0.986    35.904    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_101
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.028 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21/O
                         net (fo=1, routed)           0.000    36.028    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.578 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.578    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.692 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.692    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.920 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           2.112    39.032    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.313    39.345 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=11, routed)          0.473    39.818    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.124    39.942 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=10, routed)          0.347    40.288    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]_rep/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X18Y30         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -40.288    
  -------------------------------------------------------------------
                         slack                                 11.329    

Slack (MET) :             11.329ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.312ns  (logic 14.781ns (39.614%)  route 22.531ns (60.386%))
  Logic Levels:           43  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.668     2.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X10Y60         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          1.530     5.024    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/Q[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.148    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.661 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[1]
                         net (fo=6, routed)           0.619     6.838    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.306     7.144 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           0.447     7.590    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29/O
                         net (fo=3, routed)           0.776     8.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150     8.641 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.790     9.431    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.326     9.757 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.773    10.530    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150    10.680 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.648    11.328    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.332    11.660 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           1.010    12.669    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.148    12.817 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.750    13.567    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.434    14.329    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.117    14.446 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.438    14.885    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.331    15.216 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.276    15.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.119    15.610 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.297    15.907    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.332    16.239 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.446    16.685    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.149    16.834 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.607    17.441    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.332    17.773 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.633    18.406    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    18.556 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.625    19.180    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.328    19.508 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.779    20.287    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.317    20.754    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.348    21.102 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.602    21.704    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.118    21.822 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.488    22.310    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.326    22.636 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.464    23.100    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.120    23.220 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.422    23.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.327    23.969 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.676    24.645    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    24.795 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.602    25.396    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.355    25.751 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.800    26.552    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.152    26.704 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.431    27.135    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.326    27.461 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.844    28.305    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.153    28.458 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.539    28.997    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787    29.784 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.784    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.898 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.898    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.012 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.012    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.346 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           0.552    30.898    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020    34.918 r  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[4]
                         net (fo=1, routed)           0.986    35.904    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_101
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.028 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21/O
                         net (fo=1, routed)           0.000    36.028    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.578 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.578    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.692 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.692    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.920 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           2.112    39.032    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.313    39.345 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=11, routed)          0.473    39.818    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.124    39.942 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=10, routed)          0.347    40.288    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]_rep__0/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X18Y30         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -40.288    
  -------------------------------------------------------------------
                         slack                                 11.329    

Slack (MET) :             11.329ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.312ns  (logic 14.781ns (39.614%)  route 22.531ns (60.386%))
  Logic Levels:           43  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.668     2.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X10Y60         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          1.530     5.024    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/Q[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.148    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.661 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[1]
                         net (fo=6, routed)           0.619     6.838    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.306     7.144 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           0.447     7.590    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29/O
                         net (fo=3, routed)           0.776     8.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150     8.641 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.790     9.431    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.326     9.757 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.773    10.530    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150    10.680 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.648    11.328    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.332    11.660 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           1.010    12.669    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.148    12.817 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.750    13.567    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.434    14.329    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.117    14.446 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.438    14.885    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.331    15.216 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.276    15.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.119    15.610 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.297    15.907    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.332    16.239 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.446    16.685    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.149    16.834 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.607    17.441    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.332    17.773 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.633    18.406    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    18.556 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.625    19.180    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.328    19.508 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.779    20.287    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.317    20.754    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.348    21.102 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.602    21.704    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.118    21.822 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.488    22.310    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.326    22.636 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.464    23.100    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.120    23.220 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.422    23.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.327    23.969 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.676    24.645    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    24.795 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.602    25.396    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.355    25.751 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.800    26.552    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.152    26.704 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.431    27.135    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.326    27.461 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.844    28.305    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.153    28.458 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.539    28.997    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787    29.784 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.784    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.898 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.898    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.012 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.012    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.346 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           0.552    30.898    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020    34.918 r  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[4]
                         net (fo=1, routed)           0.986    35.904    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_101
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.028 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21/O
                         net (fo=1, routed)           0.000    36.028    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.578 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.578    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.692 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.692    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.920 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           2.112    39.032    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.313    39.345 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=11, routed)          0.473    39.818    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.124    39.942 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=10, routed)          0.347    40.288    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X18Y30         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[3]
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -40.288    
  -------------------------------------------------------------------
                         slack                                 11.329    

Slack (MET) :             11.329ns  (required time - arrival time)
  Source:                 design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.312ns  (logic 14.781ns (39.614%)  route 22.531ns (60.386%))
  Logic Levels:           43  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1 LUT5=26 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.668     2.976    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/s01_axi_aclk
    SLICE_X10Y60         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.518     3.494 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=50, routed)          1.530     5.024    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/Q[3]
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.124     5.148 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85/O
                         net (fo=1, routed)           0.000     5.148    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_85_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.661 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75/CO[3]
                         net (fo=1, routed)           0.000     5.661    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_75_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.778 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81/CO[3]
                         net (fo=1, routed)           0.000     5.778    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_81_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_76_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_26/O[1]
                         net (fo=6, routed)           0.619     6.838    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size1[13]
    SLICE_X10Y88         LUT6 (Prop_lut6_I5_O)        0.306     7.144 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_28/O
                         net (fo=5, routed)           0.447     7.590    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[13]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.124     7.714 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29/O
                         net (fo=3, routed)           0.776     8.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_29_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150     8.641 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_32/O
                         net (fo=5, routed)           0.790     9.431    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[12]
    SLICE_X10Y88         LUT5 (Prop_lut5_I2_O)        0.326     9.757 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33/O
                         net (fo=3, routed)           0.773    10.530    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_33_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I2_O)        0.150    10.680 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_36/O
                         net (fo=5, routed)           0.648    11.328    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[11]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.332    11.660 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37/O
                         net (fo=3, routed)           1.010    12.669    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_37_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.148    12.817 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_40/O
                         net (fo=5, routed)           0.750    13.567    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[10]
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.328    13.895 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41/O
                         net (fo=3, routed)           0.434    14.329    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_41_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.117    14.446 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_44/O
                         net (fo=5, routed)           0.438    14.885    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[9]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.331    15.216 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45/O
                         net (fo=3, routed)           0.276    15.491    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_45_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.119    15.610 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_48/O
                         net (fo=5, routed)           0.297    15.907    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[8]
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.332    16.239 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49/O
                         net (fo=3, routed)           0.446    16.685    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_49_n_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I2_O)        0.149    16.834 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_52/O
                         net (fo=5, routed)           0.607    17.441    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[7]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.332    17.773 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53/O
                         net (fo=3, routed)           0.633    18.406    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_53_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    18.556 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_56/O
                         net (fo=5, routed)           0.625    19.180    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[6]
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.328    19.508 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57/O
                         net (fo=3, routed)           0.779    20.287    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_57_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    20.437 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_60/O
                         net (fo=5, routed)           0.317    20.754    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[5]
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.348    21.102 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61/O
                         net (fo=3, routed)           0.602    21.704    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_61_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.118    21.822 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_64/O
                         net (fo=5, routed)           0.488    22.310    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[4]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.326    22.636 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65/O
                         net (fo=3, routed)           0.464    23.100    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_65_n_0
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.120    23.220 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_68/O
                         net (fo=5, routed)           0.422    23.642    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[3]
    SLICE_X9Y84          LUT5 (Prop_lut5_I2_O)        0.327    23.969 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69/O
                         net (fo=3, routed)           0.676    24.645    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_69_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I2_O)        0.150    24.795 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_72/O
                         net (fo=5, routed)           0.602    25.396    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.355    25.751 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73/O
                         net (fo=3, routed)           0.800    26.552    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_73_n_0
    SLICE_X11Y85         LUT5 (Prop_lut5_I2_O)        0.152    26.704 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_24/O
                         net (fo=3, routed)           0.431    27.135    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.326    27.461 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23/O
                         net (fo=2, routed)           0.844    28.305    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_23_n_0
    SLICE_X12Y85         LUT5 (Prop_lut5_I2_O)        0.153    28.458 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_17/O
                         net (fo=1, routed)           0.539    28.997    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/accu_dut/output_size0[0]
    SLICE_X9Y85          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787    29.784 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4/CO[3]
                         net (fo=1, routed)           0.000    29.784    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_4_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.898 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.898    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_3_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.012 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.012    design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_2_n_0
    SLICE_X9Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.346 r  design_1_i/ConvAccelerator_0/U0/MyAccelerator_v2_0_S00_AXI_inst/n_state3_i_1/O[1]
                         net (fo=2, routed)           0.552    30.898    design_1_i/ConvAccelerator_0/U0/accu_dut/A[14]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[4])
                                                      4.020    34.918 r  design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3/P[4]
                         net (fo=1, routed)           0.986    35.904    design_1_i/ConvAccelerator_0/U0/accu_dut/n_state3_n_101
    SLICE_X7Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.028 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21/O
                         net (fo=1, routed)           0.000    36.028    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_i_21_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.578 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.578    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_14_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.692 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.692    design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_6_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.920 r  design_1_i/ConvAccelerator_0/U0/accu_dut/axis_tlast_delay_reg_i_3/CO[2]
                         net (fo=8, routed)           2.112    39.032    design_1_i/ConvAccelerator_0/U0/accu_dut/col_max
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.313    39.345 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2/O
                         net (fo=11, routed)          0.473    39.818    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_2_n_0
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.124    39.942 r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0/O
                         net (fo=10, routed)          0.347    40.288    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row[4]_i_1__0_n_0
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.489    52.681    design_1_i/ConvAccelerator_0/U0/accu_dut/s00_axis_aclk
    SLICE_X18Y30         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[4]/C
                         clock pessimism              0.116    52.797    
                         clock uncertainty           -0.751    52.047    
    SLICE_X18Y30         FDRE (Setup_fdre_C_R)       -0.429    51.618    design_1_i/ConvAccelerator_0/U0/accu_dut/cur_row_reg[4]
  -------------------------------------------------------------------
                         required time                         51.618    
                         arrival time                         -40.288    
  -------------------------------------------------------------------
                         slack                                 11.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.396%)  route 0.158ns (51.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.556     0.897    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X20Y14         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDRE (Prop_fdre_C_Q)         0.148     1.045 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[8]/Q
                         net (fo=1, routed)           0.158     1.202    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[8]
    SLICE_X22Y13         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.823     1.193    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X22Y13         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y13         FDRE (Hold_fdre_C_D)         0.022     1.181    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[13].FFX.ddfx/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[12].FFX.ddfx/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.824%)  route 0.194ns (48.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.548     0.889    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[13].FFX.ddfx/s00_axis_aclk
    SLICE_X20Y72         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[13].FFX.ddfx/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[13].FFX.ddfx/q_reg[24]/Q
                         net (fo=1, routed)           0.194     1.247    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[32].FFX.ddfx/q_reg[31]_50[24]
    SLICE_X24Y72         LUT3 (Prop_lut3_I2_O)        0.045     1.292 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[32].FFX.ddfx/q[24]_i_1__109/O
                         net (fo=1, routed)           0.000     1.292    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[12].FFX.ddfx/D[24]
    SLICE_X24Y72         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[12].FFX.ddfx/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.814     1.184    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[12].FFX.ddfx/s00_axis_aclk
    SLICE_X24Y72         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[12].FFX.ddfx/q_reg[24]/C
                         clock pessimism             -0.034     1.150    
    SLICE_X24Y72         FDCE (Hold_fdce_C_D)         0.120     1.270    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[12].FFX.ddfx/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[129].FFX.ddfx/q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[128].FFX.ddfx/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.028%)  route 0.193ns (50.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.559     0.900    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[129].FFX.ddfx/s00_axis_aclk
    SLICE_X22Y51         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[129].FFX.ddfx/q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[129].FFX.ddfx/q_reg[18]/Q
                         net (fo=2, routed)           0.193     1.234    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[129].FFX.ddfx/q_reg[31]_1[18]
    SLICE_X21Y53         LUT3 (Prop_lut3_I0_O)        0.045     1.279 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[129].FFX.ddfx/q[18]_i_1__57/O
                         net (fo=1, routed)           0.000     1.279    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[128].FFX.ddfx/q_reg[31]_93[18]
    SLICE_X21Y53         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[128].FFX.ddfx/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[128].FFX.ddfx/s00_axis_aclk
    SLICE_X21Y53         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[128].FFX.ddfx/q_reg[18]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDCE (Hold_fdce_C_D)         0.092     1.257    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[128].FFX.ddfx/q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.317%)  route 0.165ns (52.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.559     0.900    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X24Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.148     1.048 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/Q
                         net (fo=1, routed)           0.165     1.212    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[4]
    SLICE_X20Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X20Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y7          FDRE (Hold_fdre_C_D)         0.023     1.188    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[33].FFX.ddfx/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[6][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.111%)  route 0.211ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.556     0.897    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[33].FFX.ddfx/s00_axis_aclk
    SLICE_X25Y61         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[33].FFX.ddfx/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[33].FFX.ddfx/q_reg[17]/Q
                         net (fo=2, routed)           0.211     1.248    design_1_i/ConvAccelerator_0/U0/alu1_dut/db_out[209]
    SLICE_X20Y61         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[6][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.827     1.197    design_1_i/ConvAccelerator_0/U0/alu1_dut/s00_axis_aclk
    SLICE_X20Y61         FDRE                                         r  design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[6][17]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X20Y61         FDRE (Hold_fdre_C_D)         0.060     1.223    design_1_i/ConvAccelerator_0/U0/alu1_dut/x_a_reg[6][17]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.695%)  route 0.223ns (61.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.552     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/m_axi_mm2s_aclk
    SLICE_X21Y19         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]/Q
                         net (fo=2, routed)           0.223     1.257    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_strb_reg_out_reg[0]_0[3]
    SLICE_X23Y21         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.816     1.186    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X23Y21         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[3]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y21         FDRE (Hold_fdre_C_D)         0.075     1.227    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.255%)  route 0.198ns (54.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.559     0.900    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X24Y8          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/Q
                         net (fo=1, routed)           0.198     1.262    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[7]
    SLICE_X20Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X20Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y7          FDRE (Hold_fdre_C_D)         0.064     1.229    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[15].FFX.ddfx/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[14].FFX.ddfx/q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.518%)  route 0.205ns (52.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.551     0.892    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[15].FFX.ddfx/s00_axis_aclk
    SLICE_X22Y68         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[15].FFX.ddfx/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y68         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[15].FFX.ddfx/q_reg[30]/Q
                         net (fo=1, routed)           0.205     1.238    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[32].FFX.ddfx/q_reg[31]_44[30]
    SLICE_X19Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.283 r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[32].FFX.ddfx/q[30]_i_1__106/O
                         net (fo=1, routed)           0.000     1.283    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[14].FFX.ddfx/D[30]
    SLICE_X19Y68         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[14].FFX.ddfx/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.821     1.191    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[14].FFX.ddfx/s00_axis_aclk
    SLICE_X19Y68         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[14].FFX.ddfx/q_reg[30]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X19Y68         FDCE (Hold_fdce_C_D)         0.092     1.249    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[14].FFX.ddfx/q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.924%)  route 0.167ns (53.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.559     0.900    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X24Y8          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.148     1.048 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/Q
                         net (fo=1, routed)           0.167     1.215    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[8]
    SLICE_X20Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X20Y7          FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y7          FDRE (Hold_fdre_C_D)         0.010     1.175    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.558     0.899    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y30          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.115     1.155    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X6Y30          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.824     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y30          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.262     0.932    
    SLICE_X6Y30          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.115    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y5   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y2   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y4   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y6   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X1Y10  design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y5   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y6   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y5   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y4   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X0Y4   design_1_i/ConvAccelerator_0/U0/accu_dut/BRAM0/RAM_reg_17/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y30  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_370_370/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y30  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_371_371/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y30  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_372_372/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X12Y30  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_373_373/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y58  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram1/RAM_reg_0_15_112_112/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y58  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram1/RAM_reg_0_15_263_263/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y58  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram1/RAM_reg_0_15_264_264/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y58  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram1/RAM_reg_0_15_265_265/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y57  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram1/RAM_reg_0_15_432_432/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X34Y57  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram1/RAM_reg_0_15_583_583/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y50   design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y50   design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y54  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_100_100/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y54  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_101_101/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y54  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_102_102/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X38Y54  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_103_103/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y61  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_104_104/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y61  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_105_105/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y61  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_106_106/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y61  design_1_i/ConvAccelerator_0/U0/weight_buffer_dut/ram0/RAM_reg_0_15_107_107/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.796ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[105].FFX.ddfx/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.995ns  (logic 0.580ns (3.413%)  route 16.415ns (96.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 52.756 - 50.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y96          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.286     4.767    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.891 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       15.129    20.020    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[105].FFX.ddfx/q_reg[0]_0
    SLICE_X42Y89         FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[105].FFX.ddfx/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.564    52.756    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[105].FFX.ddfx/s00_axis_aclk
    SLICE_X42Y89         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[105].FFX.ddfx/q_reg[3]/C
                         clock pessimism              0.130    52.886    
                         clock uncertainty           -0.751    52.135    
    SLICE_X42Y89         FDCE (Recov_fdce_C_CLR)     -0.319    51.816    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[105].FFX.ddfx/q_reg[3]
  -------------------------------------------------------------------
                         required time                         51.816    
                         arrival time                         -20.020    
  -------------------------------------------------------------------
                         slack                                 31.796    

Slack (MET) :             31.796ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[106].FFX.ddfx/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.995ns  (logic 0.580ns (3.413%)  route 16.415ns (96.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 52.756 - 50.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y96          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.286     4.767    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.891 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       15.129    20.020    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[106].FFX.ddfx/q_reg[0]_0
    SLICE_X42Y89         FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[106].FFX.ddfx/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.564    52.756    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[106].FFX.ddfx/s00_axis_aclk
    SLICE_X42Y89         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[106].FFX.ddfx/q_reg[3]/C
                         clock pessimism              0.130    52.886    
                         clock uncertainty           -0.751    52.135    
    SLICE_X42Y89         FDCE (Recov_fdce_C_CLR)     -0.319    51.816    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[106].FFX.ddfx/q_reg[3]
  -------------------------------------------------------------------
                         required time                         51.816    
                         arrival time                         -20.020    
  -------------------------------------------------------------------
                         slack                                 31.796    

Slack (MET) :             31.796ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[107].FFX.ddfx/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.995ns  (logic 0.580ns (3.413%)  route 16.415ns (96.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 52.756 - 50.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y96          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.286     4.767    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.891 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       15.129    20.020    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[107].FFX.ddfx/q_reg[0]_0
    SLICE_X42Y89         FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[107].FFX.ddfx/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.564    52.756    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[107].FFX.ddfx/s00_axis_aclk
    SLICE_X42Y89         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[107].FFX.ddfx/q_reg[3]/C
                         clock pessimism              0.130    52.886    
                         clock uncertainty           -0.751    52.135    
    SLICE_X42Y89         FDCE (Recov_fdce_C_CLR)     -0.319    51.816    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[107].FFX.ddfx/q_reg[3]
  -------------------------------------------------------------------
                         required time                         51.816    
                         arrival time                         -20.020    
  -------------------------------------------------------------------
                         slack                                 31.796    

Slack (MET) :             31.796ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[108].FFX.ddfx/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.995ns  (logic 0.580ns (3.413%)  route 16.415ns (96.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 52.756 - 50.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y96          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.286     4.767    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.891 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       15.129    20.020    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[108].FFX.ddfx/q_reg[0]_0
    SLICE_X42Y89         FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[108].FFX.ddfx/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.564    52.756    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[108].FFX.ddfx/s00_axis_aclk
    SLICE_X42Y89         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[108].FFX.ddfx/q_reg[3]/C
                         clock pessimism              0.130    52.886    
                         clock uncertainty           -0.751    52.135    
    SLICE_X42Y89         FDCE (Recov_fdce_C_CLR)     -0.319    51.816    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[108].FFX.ddfx/q_reg[3]
  -------------------------------------------------------------------
                         required time                         51.816    
                         arrival time                         -20.020    
  -------------------------------------------------------------------
                         slack                                 31.796    

Slack (MET) :             31.937ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.854ns  (logic 0.580ns (3.441%)  route 16.274ns (96.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 52.756 - 50.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y96          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.286     4.767    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.891 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       14.988    19.879    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/q_reg[0]_0
    SLICE_X42Y90         FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.564    52.756    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/s00_axis_aclk
    SLICE_X42Y90         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/q_reg[2]/C
                         clock pessimism              0.130    52.886    
                         clock uncertainty           -0.751    52.135    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.319    51.816    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/q_reg[2]
  -------------------------------------------------------------------
                         required time                         51.816    
                         arrival time                         -19.879    
  -------------------------------------------------------------------
                         slack                                 31.937    

Slack (MET) :             31.937ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.854ns  (logic 0.580ns (3.441%)  route 16.274ns (96.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 52.756 - 50.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y96          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.286     4.767    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.891 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       14.988    19.879    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/q_reg[0]_0
    SLICE_X42Y90         FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.564    52.756    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/s00_axis_aclk
    SLICE_X42Y90         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/q_reg[3]/C
                         clock pessimism              0.130    52.886    
                         clock uncertainty           -0.751    52.135    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.319    51.816    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[109].FFX.ddfx/q_reg[3]
  -------------------------------------------------------------------
                         required time                         51.816    
                         arrival time                         -19.879    
  -------------------------------------------------------------------
                         slack                                 31.937    

Slack (MET) :             31.937ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.854ns  (logic 0.580ns (3.441%)  route 16.274ns (96.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 52.756 - 50.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y96          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.286     4.767    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.891 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       14.988    19.879    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/q_reg[0]_0
    SLICE_X42Y90         FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.564    52.756    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/s00_axis_aclk
    SLICE_X42Y90         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/q_reg[3]/C
                         clock pessimism              0.130    52.886    
                         clock uncertainty           -0.751    52.135    
    SLICE_X42Y90         FDCE (Recov_fdce_C_CLR)     -0.319    51.816    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/q_reg[3]
  -------------------------------------------------------------------
                         required time                         51.816    
                         arrival time                         -19.879    
  -------------------------------------------------------------------
                         slack                                 31.937    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.711ns  (logic 0.580ns (3.471%)  route 16.131ns (96.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 52.757 - 50.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y96          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.286     4.767    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.891 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       14.845    19.736    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/q_reg[0]_0
    SLICE_X43Y91         FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.565    52.757    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/s00_axis_aclk
    SLICE_X43Y91         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/q_reg[2]/C
                         clock pessimism              0.130    52.887    
                         clock uncertainty           -0.751    52.136    
    SLICE_X43Y91         FDCE (Recov_fdce_C_CLR)     -0.405    51.731    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[110].FFX.ddfx/q_reg[2]
  -------------------------------------------------------------------
                         required time                         51.731    
                         arrival time                         -19.736    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[111].FFX.ddfx/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.711ns  (logic 0.580ns (3.471%)  route 16.131ns (96.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 52.757 - 50.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y96          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.286     4.767    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.891 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       14.845    19.736    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[111].FFX.ddfx/q_reg[0]_0
    SLICE_X43Y91         FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[111].FFX.ddfx/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.565    52.757    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[111].FFX.ddfx/s00_axis_aclk
    SLICE_X43Y91         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[111].FFX.ddfx/q_reg[2]/C
                         clock pessimism              0.130    52.887    
                         clock uncertainty           -0.751    52.136    
    SLICE_X43Y91         FDCE (Recov_fdce_C_CLR)     -0.405    51.731    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[111].FFX.ddfx/q_reg[2]
  -------------------------------------------------------------------
                         required time                         51.731    
                         arrival time                         -19.736    
  -------------------------------------------------------------------
                         slack                                 31.995    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[112].FFX.ddfx/q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.711ns  (logic 0.580ns (3.471%)  route 16.131ns (96.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 52.757 - 50.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.717     3.025    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y96          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          1.286     4.767    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/s00_axis_aresetn
    SLICE_X8Y89          LUT1 (Prop_lut1_I0_O)        0.124     4.891 f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[0].FFX.ddfx/q[31]_i_3/O
                         net (fo=7543, routed)       14.845    19.736    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[112].FFX.ddfx/q_reg[0]_0
    SLICE_X43Y91         FDCE                                         f  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[112].FFX.ddfx/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       1.565    52.757    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[112].FFX.ddfx/s00_axis_aclk
    SLICE_X43Y91         FDCE                                         r  design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[112].FFX.ddfx/q_reg[2]/C
                         clock pessimism              0.130    52.887    
                         clock uncertainty           -0.751    52.136    
    SLICE_X43Y91         FDCE (Recov_fdce_C_CLR)     -0.405    51.731    design_1_i/ConvAccelerator_0/U0/data_buffer_dut/FF_GEN[112].FFX.ddfx/q_reg[2]
  -------------------------------------------------------------------
                         required time                         51.731    
                         arrival time                         -19.736    
  -------------------------------------------------------------------
                         slack                                 31.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.246ns (40.945%)  route 0.355ns (59.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.141     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.098     1.288 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.214     1.502    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X23Y0          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y0          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.246ns (36.835%)  route 0.422ns (63.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.141     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.098     1.288 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.281     1.569    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.098    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.246ns (36.835%)  route 0.422ns (63.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.141     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.098     1.288 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.281     1.569    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.098    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.246ns (36.835%)  route 0.422ns (63.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.141     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.098     1.288 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.281     1.569    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.098    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.246ns (36.835%)  route 0.422ns (63.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.141     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.098     1.288 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.281     1.569    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.098    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.246ns (36.835%)  route 0.422ns (63.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.141     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.098     1.288 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.281     1.569    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X24Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.098    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.246ns (37.518%)  route 0.410ns (62.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.141     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.098     1.288 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.269     1.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X23Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.246ns (37.518%)  route 0.410ns (62.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.141     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.098     1.288 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.269     1.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X23Y1          FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X23Y1          FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.246ns (37.518%)  route 0.410ns (62.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.141     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.098     1.288 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.269     1.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X23Y1          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X23Y1          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.246ns (37.518%)  route 0.410ns (62.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.561     0.902    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y0          FDRE (Prop_fdre_C_Q)         0.148     1.049 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.141     1.190    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X20Y0          LUT3 (Prop_lut3_I1_O)        0.098     1.288 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.269     1.557    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X23Y1          FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15270, routed)       0.829     1.199    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X23Y1          FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.034     1.165    
    SLICE_X23Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.070    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.487    





