Test case 37

Optimisations:
  Iverilog: 
  Verilator: -fno-merge-cond-pool -O3
  CXXRTL: -O0
  CXXSLG: -O2
  Xcelium: 
  CXXRTL_Yosys: -O2
  Verilator_SV2V: -fno-merge-cond-pool -O3

Inputs:
  inj_in_data_1755301683231_169 = 0
  rst = 0
  bus_in = 6e20ee48
  clk = 0
  inj_in1_1755301683136_381 = 0
  inj_in2_1755301683136_197 = 0

Mismatched outputs:
  bus_out:
    Verilator=01001000000000000010000001101110
    Verilator_SV2V=01001000000000000010000001101110
    Iverilog=01001000111011100010000001101110
    CXXRTL=01001000111011100010000001101110
    CXXRTL_Yosys=01001000111011100010000001101110
    CXXSLG=01001000111011100010000001101110
    Xcelium=01001000111011100010000001101110
