<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v</a>
defines: 
time_elapsed: 1.904s
ram usage: 40340 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpdgpfrfs7/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v:3</a>: No timescale set for &#34;ansireg&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v:12</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v:3</a>: Compile module &#34;work@ansireg&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v:12</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v:12</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpdgpfrfs7/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ansireg
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpdgpfrfs7/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpdgpfrfs7/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@ansireg, file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v</a>, line:3, parent:work@main
   |vpiDefName:work@ansireg
   |vpiFullName:work@ansireg
   |vpiProcess:
   \_always: , line:4
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:4
       |vpiCondition:
       \_operation: , line:4
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:4
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clk), line:4
             |vpiName:clk
         |vpiOperand:
         \_operation: , line:4
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (reset), line:4
             |vpiName:reset
       |vpiStmt:
       \_if_else: , line:5
         |vpiCondition:
         \_ref_obj: (reset), line:5
           |vpiName:reset
           |vpiFullName:work@ansireg.reset
         |vpiStmt:
         \_assignment: , line:6
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (q), line:6
             |vpiName:q
             |vpiFullName:work@ansireg.q
           |vpiRhs:
           \_constant: , line:6
             |vpiConstType:5
             |vpiDecompile:8&#39;h00
             |vpiSize:8
             |HEX:8&#39;h00
         |vpiElseStmt:
         \_assignment: , line:8
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (q), line:8
             |vpiName:q
             |vpiFullName:work@ansireg.q
           |vpiRhs:
           \_ref_obj: (d), line:8
             |vpiName:d
             |vpiFullName:work@ansireg.d
   |vpiPort:
   \_port: (clk), line:3
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:3
         |vpiName:clk
         |vpiFullName:work@ansireg.clk
   |vpiPort:
   \_port: (reset), line:3
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:3
         |vpiName:reset
         |vpiFullName:work@ansireg.reset
   |vpiPort:
   \_port: (d), line:3
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:3
         |vpiName:d
         |vpiFullName:work@ansireg.d
   |vpiPort:
   \_port: (q), line:3
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:3
         |vpiName:q
         |vpiFullName:work@ansireg.q
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:3
   |vpiNet:
   \_logic_net: (reset), line:3
   |vpiNet:
   \_logic_net: (d), line:3
   |vpiNet:
   \_logic_net: (q), line:3
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v</a>, line:12, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:20
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:21
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:21
           |vpiName:clk
           |vpiFullName:work@main.clk
         |vpiRhs:
         \_constant: , line:21
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:22
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (reset), line:22
           |vpiName:reset
           |vpiFullName:work@main.reset
         |vpiRhs:
         \_constant: , line:22
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:23
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (d), line:23
           |vpiName:d
           |vpiFullName:work@main.d
         |vpiRhs:
         \_constant: , line:23
           |vpiConstType:5
           |vpiDecompile:&#39;hff
           |HEX:&#39;hff
       |vpiStmt:
       \_delay_control: , line:25
         |vpiStmt:
         \_assignment: , line:25
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (clk), line:25
             |vpiName:clk
             |vpiFullName:work@main.clk
           |vpiRhs:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:26
         |vpiStmt:
         \_if_stmt: , line:26
           |vpiCondition:
           \_operation: , line:26
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (q), line:26
               |vpiName:q
               |vpiFullName:work@main.q
             |vpiOperand:
             \_ref_obj: (d), line:26
               |vpiName:d
               |vpiFullName:work@main.d
           |vpiStmt:
           \_begin: , line:26
             |vpiFullName:work@main
             |vpiStmt:
             \_sys_func_call: ($display), line:27
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:27
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED -- clk=%b, reset=%b, d=%b, q=%b&#34;
                 |vpiSize:40
                 |STRING:&#34;FAILED -- clk=%b, reset=%b, d=%b, q=%b&#34;
               |vpiArgument:
               \_ref_obj: (clk), line:27
                 |vpiName:clk
               |vpiArgument:
               \_ref_obj: (reset), line:27
                 |vpiName:reset
               |vpiArgument:
               \_ref_obj: (d), line:27
                 |vpiName:d
               |vpiArgument:
               \_ref_obj: (q), line:27
                 |vpiName:q
             |vpiStmt:
             \_sys_func_call: ($finish), line:28
               |vpiName:$finish
       |vpiStmt:
       \_assignment: , line:31
         |vpiOpType:82
         |vpiLhs:
         \_ref_obj: (reset), line:31
           |vpiName:reset
           |vpiFullName:work@main.reset
         |vpiRhs:
         \_constant: , line:31
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:32
         |vpiStmt:
         \_if_stmt: , line:32
           |vpiCondition:
           \_operation: , line:32
             |vpiOpType:17
             |vpiOperand:
             \_ref_obj: (q), line:32
               |vpiName:q
               |vpiFullName:work@main.q
             |vpiOperand:
             \_constant: , line:32
               |vpiConstType:5
               |vpiDecompile:8&#39;h00
               |vpiSize:8
               |HEX:8&#39;h00
           |vpiStmt:
           \_begin: , line:32
             |vpiFullName:work@main
             |vpiStmt:
             \_sys_func_call: ($display), line:33
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:33
                 |vpiConstType:6
                 |vpiDecompile:&#34;FAILED -- clk=%b, reset=%b, d=%b, q=%b&#34;
                 |vpiSize:40
                 |STRING:&#34;FAILED -- clk=%b, reset=%b, d=%b, q=%b&#34;
               |vpiArgument:
               \_ref_obj: (clk), line:33
                 |vpiName:clk
               |vpiArgument:
               \_ref_obj: (reset), line:33
                 |vpiName:reset
               |vpiArgument:
               \_ref_obj: (d), line:33
                 |vpiName:d
               |vpiArgument:
               \_ref_obj: (q), line:33
                 |vpiName:q
             |vpiStmt:
             \_sys_func_call: ($finish), line:34
               |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:37
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:37
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (clk), line:14
     |vpiName:clk
     |vpiFullName:work@main.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (reset), line:14
     |vpiName:reset
     |vpiFullName:work@main.reset
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (d), line:15
     |vpiName:d
     |vpiFullName:work@main.d
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (q), line:16
     |vpiName:q
     |vpiFullName:work@main.q
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v</a>, line:12
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@ansireg (U), file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v</a>, line:18, parent:work@main
     |vpiDefName:work@ansireg
     |vpiName:U
     |vpiFullName:work@main.U
     |vpiPort:
     \_port: (clk), line:3, parent:U
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk)
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:14, parent:work@main
           |vpiName:clk
           |vpiFullName:work@main.clk
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:3, parent:U
           |vpiName:clk
           |vpiFullName:work@main.U.clk
     |vpiPort:
     \_port: (reset), line:3, parent:U
       |vpiName:reset
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (reset)
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:14, parent:work@main
           |vpiName:reset
           |vpiFullName:work@main.reset
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (reset), line:3, parent:U
           |vpiName:reset
           |vpiFullName:work@main.U.reset
     |vpiPort:
     \_port: (d), line:3, parent:U
       |vpiName:d
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (d)
         |vpiName:d
         |vpiActual:
         \_logic_net: (d), line:15, parent:work@main
           |vpiName:d
           |vpiFullName:work@main.d
           |vpiNetType:48
           |vpiRange:
           \_range: , line:15
             |vpiLeftRange:
             \_constant: , line:15
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:15
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (d), line:3, parent:U
           |vpiName:d
           |vpiFullName:work@main.U.d
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (q), line:3, parent:U
       |vpiName:q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (q)
         |vpiName:q
         |vpiActual:
         \_logic_net: (q), line:16, parent:work@main
           |vpiName:q
           |vpiFullName:work@main.q
           |vpiNetType:1
           |vpiRange:
           \_range: , line:16
             |vpiLeftRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:16
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (q), line:3, parent:U
           |vpiName:q
           |vpiFullName:work@main.U.q
           |vpiNetType:48
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (clk), line:3, parent:U
     |vpiNet:
     \_logic_net: (reset), line:3, parent:U
     |vpiNet:
     \_logic_net: (d), line:3, parent:U
     |vpiNet:
     \_logic_net: (q), line:3, parent:U
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/port-test7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test7.v</a>, line:12
   |vpiNet:
   \_logic_net: (clk), line:14, parent:work@main
   |vpiNet:
   \_logic_net: (reset), line:14, parent:work@main
   |vpiNet:
   \_logic_net: (d), line:15, parent:work@main
   |vpiNet:
   \_logic_net: (q), line:16, parent:work@main
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \U of type 32
Object: \clk of type 44
Object: \reset of type 44
Object: \d of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \q of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \reset of type 36
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \reset of type 36
Object: \d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_ansireg of type 32
Object: \clk of type 44
Object: \reset of type 44
Object: \d of type 44
Object: \q of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clk of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 23
Object: \reset of type 608
Object:  of type 3
Object: \q of type 608
Object:  of type 7
Object:  of type 3
Object: \q of type 608
Object: \d of type 608
Object: \clk of type 36
Object: \reset of type 36
Object: \d of type 36
Object: \q of type 36
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \clk of type 608
Object:  of type 7
Object:  of type 3
Object: \reset of type 608
Object:  of type 7
Object:  of type 3
Object: \d of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>