WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 40 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 10130090 heartbeat IPC: 0.9872 cumulative IPC: 0.5631 (Simulation time: 00 hr 03 min 03 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 8880003 cumulative IPC: 0.5631 (Simulation time: 00 hr 03 min 03 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 8880003 cumulative IPC: 0.5631 (Simulation time: 00 hr 03 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/GemsFDTD_716B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5631 instructions: 5000001 cycles: 8880003
CPU 0 Branch Prediction Accuracy: 88.94% MPKI: 9.057 Average ROB Occupancy at Mispredict: 126.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0386
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.57
BRANCH_DIRECT_CALL: 0.0008
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 4.45

LLC TOTAL        ACCESS:     137849 HIT:      62247 MISS:      75602
LLC LOAD         ACCESS:      86694 HIT:      30697 MISS:      55997
LLC RFO          ACCESS:      12669 HIT:       2796 MISS:       9873
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      28589 HIT:      28531 MISS:         58
LLC TRANSLATION  ACCESS:       9897 HIT:        223 MISS:       9674
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 824.7 cycles
cpu0_DTLB TOTAL        ACCESS:    1069674 HIT:    1005064 MISS:      64610
cpu0_DTLB LOAD         ACCESS:    1069674 HIT:    1005064 MISS:      64610
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 183 cycles
cpu0_ITLB TOTAL        ACCESS:        182 HIT:        159 MISS:         23
cpu0_ITLB LOAD         ACCESS:        182 HIT:        159 MISS:         23
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 96.96 cycles
cpu0_L1D TOTAL        ACCESS:    1351755 HIT:    1056217 MISS:     295538
cpu0_L1D LOAD         ACCESS:     836368 HIT:     585615 MISS:     250753
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     500059 HIT:     468526 MISS:      31533
cpu0_L1D TRANSLATION  ACCESS:      15328 HIT:       2076 MISS:      13252
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 215.2 cycles
cpu0_L1I TOTAL        ACCESS:        240 HIT:         34 MISS:        206
cpu0_L1I LOAD         ACCESS:        240 HIT:         34 MISS:        206
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 732.5 cycles
cpu0_L2C TOTAL        ACCESS:     239114 HIT:     129847 MISS:     109267
cpu0_L2C LOAD         ACCESS:     162012 HIT:      75318 MISS:      86694
cpu0_L2C RFO          ACCESS:      12718 HIT:         49 MISS:      12669
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      51196 HIT:      51189 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:      13188 HIT:       3291 MISS:       9897
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 591.3 cycles
cpu0_STLB TOTAL        ACCESS:      48196 HIT:      36946 MISS:      11250
cpu0_STLB LOAD         ACCESS:      48196 HIT:      36946 MISS:      11250
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1140 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22734
  ROW_BUFFER_MISS:      52798
 AVG DBUS CONGESTED CYCLE: 3.917
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        617
  FULL:      27906
