#[doc = "Register `MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBAR` reader"]
pub type R = crate::R<McanWrap_McanCfgVbp_McanRegsTxbarSpec>;
#[doc = "Register `MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBAR` writer"]
pub type W = crate::W<McanWrap_McanCfgVbp_McanRegsTxbarSpec>;
#[doc = "Field `AR0` reader - 0:0\\]
Add request"]
pub type Ar0R = crate::BitReader;
#[doc = "Field `AR0` writer - 0:0\\]
Add request"]
pub type Ar0W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR1` reader - 1:1\\]
Add request"]
pub type Ar1R = crate::BitReader;
#[doc = "Field `AR1` writer - 1:1\\]
Add request"]
pub type Ar1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR2` reader - 2:2\\]
Add request"]
pub type Ar2R = crate::BitReader;
#[doc = "Field `AR2` writer - 2:2\\]
Add request"]
pub type Ar2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR3` reader - 3:3\\]
Add request"]
pub type Ar3R = crate::BitReader;
#[doc = "Field `AR3` writer - 3:3\\]
Add request"]
pub type Ar3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR4` reader - 4:4\\]
Add request"]
pub type Ar4R = crate::BitReader;
#[doc = "Field `AR4` writer - 4:4\\]
Add request"]
pub type Ar4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR5` reader - 5:5\\]
Add request"]
pub type Ar5R = crate::BitReader;
#[doc = "Field `AR5` writer - 5:5\\]
Add request"]
pub type Ar5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR6` reader - 6:6\\]
Add request"]
pub type Ar6R = crate::BitReader;
#[doc = "Field `AR6` writer - 6:6\\]
Add request"]
pub type Ar6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR7` reader - 7:7\\]
Add request"]
pub type Ar7R = crate::BitReader;
#[doc = "Field `AR7` writer - 7:7\\]
Add request"]
pub type Ar7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR8` reader - 8:8\\]
Add request"]
pub type Ar8R = crate::BitReader;
#[doc = "Field `AR8` writer - 8:8\\]
Add request"]
pub type Ar8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR9` reader - 9:9\\]
Add request"]
pub type Ar9R = crate::BitReader;
#[doc = "Field `AR9` writer - 9:9\\]
Add request"]
pub type Ar9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR10` reader - 10:10\\]
Add request"]
pub type Ar10R = crate::BitReader;
#[doc = "Field `AR10` writer - 10:10\\]
Add request"]
pub type Ar10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR11` reader - 11:11\\]
Add request"]
pub type Ar11R = crate::BitReader;
#[doc = "Field `AR11` writer - 11:11\\]
Add request"]
pub type Ar11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR12` reader - 12:12\\]
Add request"]
pub type Ar12R = crate::BitReader;
#[doc = "Field `AR12` writer - 12:12\\]
Add request"]
pub type Ar12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR13` reader - 13:13\\]
Add request"]
pub type Ar13R = crate::BitReader;
#[doc = "Field `AR13` writer - 13:13\\]
Add request"]
pub type Ar13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR14` reader - 14:14\\]
Add request"]
pub type Ar14R = crate::BitReader;
#[doc = "Field `AR14` writer - 14:14\\]
Add request"]
pub type Ar14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR15` reader - 15:15\\]
Add request"]
pub type Ar15R = crate::BitReader;
#[doc = "Field `AR15` writer - 15:15\\]
Add request"]
pub type Ar15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR16` reader - 16:16\\]
Add request"]
pub type Ar16R = crate::BitReader;
#[doc = "Field `AR16` writer - 16:16\\]
Add request"]
pub type Ar16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR17` reader - 17:17\\]
Add request"]
pub type Ar17R = crate::BitReader;
#[doc = "Field `AR17` writer - 17:17\\]
Add request"]
pub type Ar17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR18` reader - 18:18\\]
Add request"]
pub type Ar18R = crate::BitReader;
#[doc = "Field `AR18` writer - 18:18\\]
Add request"]
pub type Ar18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR19` reader - 19:19\\]
Add request"]
pub type Ar19R = crate::BitReader;
#[doc = "Field `AR19` writer - 19:19\\]
Add request"]
pub type Ar19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR20` reader - 20:20\\]
Add request"]
pub type Ar20R = crate::BitReader;
#[doc = "Field `AR20` writer - 20:20\\]
Add request"]
pub type Ar20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR21` reader - 21:21\\]
Add request"]
pub type Ar21R = crate::BitReader;
#[doc = "Field `AR21` writer - 21:21\\]
Add request"]
pub type Ar21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR22` reader - 22:22\\]
Add request"]
pub type Ar22R = crate::BitReader;
#[doc = "Field `AR22` writer - 22:22\\]
Add request"]
pub type Ar22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR23` reader - 23:23\\]
Add request"]
pub type Ar23R = crate::BitReader;
#[doc = "Field `AR23` writer - 23:23\\]
Add request"]
pub type Ar23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR24` reader - 24:24\\]
Add request"]
pub type Ar24R = crate::BitReader;
#[doc = "Field `AR24` writer - 24:24\\]
Add request"]
pub type Ar24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR25` reader - 25:25\\]
Add request"]
pub type Ar25R = crate::BitReader;
#[doc = "Field `AR25` writer - 25:25\\]
Add request"]
pub type Ar25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR26` reader - 26:26\\]
Add request"]
pub type Ar26R = crate::BitReader;
#[doc = "Field `AR26` writer - 26:26\\]
Add request"]
pub type Ar26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR27` reader - 27:27\\]
Add request"]
pub type Ar27R = crate::BitReader;
#[doc = "Field `AR27` writer - 27:27\\]
Add request"]
pub type Ar27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR28` reader - 28:28\\]
Add request"]
pub type Ar28R = crate::BitReader;
#[doc = "Field `AR28` writer - 28:28\\]
Add request"]
pub type Ar28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR29` reader - 29:29\\]
Add request"]
pub type Ar29R = crate::BitReader;
#[doc = "Field `AR29` writer - 29:29\\]
Add request"]
pub type Ar29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR30` reader - 30:30\\]
Add request"]
pub type Ar30R = crate::BitReader;
#[doc = "Field `AR30` writer - 30:30\\]
Add request"]
pub type Ar30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `AR31` reader - 31:31\\]
Add request"]
pub type Ar31R = crate::BitReader;
#[doc = "Field `AR31` writer - 31:31\\]
Add request"]
pub type Ar31W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Add request"]
    #[inline(always)]
    pub fn ar0(&self) -> Ar0R {
        Ar0R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Add request"]
    #[inline(always)]
    pub fn ar1(&self) -> Ar1R {
        Ar1R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Add request"]
    #[inline(always)]
    pub fn ar2(&self) -> Ar2R {
        Ar2R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Add request"]
    #[inline(always)]
    pub fn ar3(&self) -> Ar3R {
        Ar3R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Add request"]
    #[inline(always)]
    pub fn ar4(&self) -> Ar4R {
        Ar4R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Add request"]
    #[inline(always)]
    pub fn ar5(&self) -> Ar5R {
        Ar5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Add request"]
    #[inline(always)]
    pub fn ar6(&self) -> Ar6R {
        Ar6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Add request"]
    #[inline(always)]
    pub fn ar7(&self) -> Ar7R {
        Ar7R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Add request"]
    #[inline(always)]
    pub fn ar8(&self) -> Ar8R {
        Ar8R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Add request"]
    #[inline(always)]
    pub fn ar9(&self) -> Ar9R {
        Ar9R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Add request"]
    #[inline(always)]
    pub fn ar10(&self) -> Ar10R {
        Ar10R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Add request"]
    #[inline(always)]
    pub fn ar11(&self) -> Ar11R {
        Ar11R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Add request"]
    #[inline(always)]
    pub fn ar12(&self) -> Ar12R {
        Ar12R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Add request"]
    #[inline(always)]
    pub fn ar13(&self) -> Ar13R {
        Ar13R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Add request"]
    #[inline(always)]
    pub fn ar14(&self) -> Ar14R {
        Ar14R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Add request"]
    #[inline(always)]
    pub fn ar15(&self) -> Ar15R {
        Ar15R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Add request"]
    #[inline(always)]
    pub fn ar16(&self) -> Ar16R {
        Ar16R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Add request"]
    #[inline(always)]
    pub fn ar17(&self) -> Ar17R {
        Ar17R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Add request"]
    #[inline(always)]
    pub fn ar18(&self) -> Ar18R {
        Ar18R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Add request"]
    #[inline(always)]
    pub fn ar19(&self) -> Ar19R {
        Ar19R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Add request"]
    #[inline(always)]
    pub fn ar20(&self) -> Ar20R {
        Ar20R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Add request"]
    #[inline(always)]
    pub fn ar21(&self) -> Ar21R {
        Ar21R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Add request"]
    #[inline(always)]
    pub fn ar22(&self) -> Ar22R {
        Ar22R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Add request"]
    #[inline(always)]
    pub fn ar23(&self) -> Ar23R {
        Ar23R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Add request"]
    #[inline(always)]
    pub fn ar24(&self) -> Ar24R {
        Ar24R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Add request"]
    #[inline(always)]
    pub fn ar25(&self) -> Ar25R {
        Ar25R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Add request"]
    #[inline(always)]
    pub fn ar26(&self) -> Ar26R {
        Ar26R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Add request"]
    #[inline(always)]
    pub fn ar27(&self) -> Ar27R {
        Ar27R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Add request"]
    #[inline(always)]
    pub fn ar28(&self) -> Ar28R {
        Ar28R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Add request"]
    #[inline(always)]
    pub fn ar29(&self) -> Ar29R {
        Ar29R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Add request"]
    #[inline(always)]
    pub fn ar30(&self) -> Ar30R {
        Ar30R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Add request"]
    #[inline(always)]
    pub fn ar31(&self) -> Ar31R {
        Ar31R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar0(&mut self) -> Ar0W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar0W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar1(&mut self) -> Ar1W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar1W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar2(&mut self) -> Ar2W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar2W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar3(&mut self) -> Ar3W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar3W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar4(&mut self) -> Ar4W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar4W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar5(&mut self) -> Ar5W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar5W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar6(&mut self) -> Ar6W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar6W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar7(&mut self) -> Ar7W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar7W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar8(&mut self) -> Ar8W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar8W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar9(&mut self) -> Ar9W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar9W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar10(&mut self) -> Ar10W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar10W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar11(&mut self) -> Ar11W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar11W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar12(&mut self) -> Ar12W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar12W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar13(&mut self) -> Ar13W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar13W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar14(&mut self) -> Ar14W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar14W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar15(&mut self) -> Ar15W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar15W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar16(&mut self) -> Ar16W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar16W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar17(&mut self) -> Ar17W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar17W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar18(&mut self) -> Ar18W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar18W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar19(&mut self) -> Ar19W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar19W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar20(&mut self) -> Ar20W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar20W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar21(&mut self) -> Ar21W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar21W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar22(&mut self) -> Ar22W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar22W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar23(&mut self) -> Ar23W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar23W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar24(&mut self) -> Ar24W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar24W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar25(&mut self) -> Ar25W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar25W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar26(&mut self) -> Ar26W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar26W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar27(&mut self) -> Ar27W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar27W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar28(&mut self) -> Ar28W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar28W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar29(&mut self) -> Ar29W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar29W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar30(&mut self) -> Ar30W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar30W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Add request"]
    #[inline(always)]
    #[must_use]
    pub fn ar31(&mut self) -> Ar31W<McanWrap_McanCfgVbp_McanRegsTxbarSpec> {
        Ar31W::new(self, 31)
    }
}
#[doc = "Add transmission requests\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`mcan_wrap__mcan_cfg_vbp__mcan_regs_txbar::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`mcan_wrap__mcan_cfg_vbp__mcan_regs_txbar::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct McanWrap_McanCfgVbp_McanRegsTxbarSpec;
impl crate::RegisterSpec for McanWrap_McanCfgVbp_McanRegsTxbarSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`mcan_wrap__mcan_cfg_vbp__mcan_regs_txbar::R`](R) reader structure"]
impl crate::Readable for McanWrap_McanCfgVbp_McanRegsTxbarSpec {}
#[doc = "`write(|w| ..)` method takes [`mcan_wrap__mcan_cfg_vbp__mcan_regs_txbar::W`](W) writer structure"]
impl crate::Writable for McanWrap_McanCfgVbp_McanRegsTxbarSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets MCAN_WRAP__MCAN_CFG_VBP__MCAN_REGS_TXBAR to value 0"]
impl crate::Resettable for McanWrap_McanCfgVbp_McanRegsTxbarSpec {
    const RESET_VALUE: u32 = 0;
}
