// Seed: 1440875363
module module_0 ();
  if (1) begin : LABEL_0
    wire id_1;
  end
  assign module_2.id_3 = 0;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    output supply0 id_3,
    output supply1 id_4
    , id_11,
    input tri1 id_5,
    output uwire id_6,
    output wire id_7,
    input tri0 id_8,
    input wire id_9
);
  logic id_12;
  ;
  nor primCall (id_3, id_5, id_8, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    output wor id_1,
    input supply0 id_2,
    input wor id_3,
    input wire id_4,
    output tri1 id_5
);
  parameter id_7 = 1;
  module_0 modCall_1 ();
endmodule
