#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x147e04620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x147e04790 .scope module, "cache_tb" "cache_tb" 3 5;
 .timescale -9 -12;
P_0x147e30a10 .param/l "ADDRESS_WIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
P_0x147e30a50 .param/l "LINE_SIZE" 0 3 7, +C4<00000000000000000000000010000000>;
P_0x147e30a90 .param/l "WORDS_PER_LINE" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x147e30ad0 .param/l "WORD_WIDTH" 0 3 9, +C4<00000000000000000000000000100000>;
v0x147e4eb50_0 .var "access", 0 0;
v0x147e4ec10_0 .var "address", 31 0;
v0x147e4eca0_0 .var "byteOP", 0 0;
v0x147e4ed30_0 .var "clk", 0 0;
v0x147e4edc0_0 .var "data_in", 31 0;
v0x147e4ee90_0 .net "data_out", 31 0, v0x147e4d930_0;  1 drivers
v0x147e4ef20_0 .net "data_ready", 0 0, v0x147e4d9e0_0;  1 drivers
v0x147e4efd0_0 .net "hit", 0 0, v0x147e4db90_0;  1 drivers
o0x138030ac0 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x147e4f080_0 .net "mem_data_in", 127 0, o0x138030ac0;  0 drivers
v0x147e4f1b0_0 .var "mem_data_out", 127 0;
v0x147e4f240_0 .net "mem_enable", 0 0, v0x147e4e480_0;  1 drivers
v0x147e4f2d0_0 .net "mem_op", 0 0, v0x147e4e510_0;  1 drivers
v0x147e4f380_0 .var "op", 0 0;
v0x147e4f430_0 .net "op_done", 0 0, v0x147e4e630_0;  1 drivers
v0x147e4f4c0_0 .var "reset", 0 0;
S_0x147e05af0 .scope module, "uut" "Cache" 3 28, 4 25 0, S_0x147e04790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 1 "op";
    .port_info 4 /INPUT 1 "byte_op";
    .port_info 5 /OUTPUT 1 "op_done";
    .port_info 6 /INPUT 1 "access";
    .port_info 7 /INPUT 1 "mem_data_ready";
    .port_info 8 /INPUT 128 "mem_data_out";
    .port_info 9 /OUTPUT 32 "data_out";
    .port_info 10 /OUTPUT 128 "mem_data_in";
    .port_info 11 /INPUT 32 "data_in";
    .port_info 12 /OUTPUT 1 "mem_enable";
    .port_info 13 /OUTPUT 1 "mem_op";
    .port_info 14 /OUTPUT 1 "hit";
    .port_info 15 /OUTPUT 1 "data_ready";
P_0x147e3e4c0 .param/l "ADDRESS_WIDTH" 0 4 45, +C4<00000000000000000000000000100000>;
P_0x147e3e500 .param/l "END_BYTE_OFFSET" 0 4 60, +C4<00000000000000000000000000000000>;
P_0x147e3e540 .param/l "END_TAG" 0 4 56, +C4<00000000000000000000000000000000100>;
P_0x147e3e580 .param/l "END_WORD_OFFSET" 0 4 58, +C4<0000000000000000000000000000000000010>;
P_0x147e3e5c0 .param/l "FULL_OFFSET_WIDTH" 0 4 51, +C4<000000000000000000000000000000100>;
P_0x147e3e600 .param/l "INIT_BYTE_OFFSET" 0 4 59, +C4<00000000000000000000000000000000000001>;
P_0x147e3e640 .param/l "INIT_TAG" 0 4 55, +C4<000000000000000000000000000011111>;
P_0x147e3e680 .param/l "INIT_WORD_OFFSET" 0 4 57, +C4<000000000000000000000000000000000011>;
P_0x147e3e6c0 .param/l "LINE_SIZE" 0 4 47, +C4<00000000000000000000000010000000>;
P_0x147e3e700 .param/l "NUM_LINES" 0 4 48, +C4<00000000000000000000000000000100>;
P_0x147e3e740 .param/l "TAG_WIDTH" 0 4 52, +C4<0000000000000000000000000000011100>;
P_0x147e3e780 .param/l "WORDS_PER_LINE" 0 4 50, +C4<00000000000000000000000000000100>;
P_0x147e3e7c0 .param/l "WORD_WIDTH" 0 4 46, +C4<00000000000000000000000000100000>;
v0x147e4d4f0_0 .net "access", 0 0, v0x147e4eb50_0;  1 drivers
v0x147e4d5a0_0 .net "address", 31 0, v0x147e4ec10_0;  1 drivers
v0x147e4d650_0 .net "byte_op", 0 0, v0x147e4eca0_0;  1 drivers
v0x147e4d700_0 .net "clk", 0 0, v0x147e4ed30_0;  1 drivers
v0x147e4d7a0 .array "data_array", 15 0, 31 0;
v0x147e4d880_0 .net "data_in", 31 0, v0x147e4edc0_0;  1 drivers
v0x147e4d930_0 .var "data_out", 31 0;
v0x147e4d9e0_0 .var "data_ready", 0 0;
v0x147e4da80_0 .var "dirty_array", 3 0;
v0x147e4db90_0 .var "hit", 0 0;
v0x147e4dc30_0 .net "hit0", 0 0, L_0x147e4f690;  1 drivers
v0x147e4dce0_0 .net "hit1", 0 0, L_0x147e4fa90;  1 drivers
v0x147e4dd70_0 .net "hit2", 0 0, L_0x147e4fed0;  1 drivers
v0x147e4de00_0 .net "hit3", 0 0, L_0x147e50300;  1 drivers
v0x147e4deb0_0 .net "hit_signals", 3 0, L_0x147e506a0;  1 drivers
v0x147e4df60_0 .var/i "i", 31 0;
v0x147e4dff0_0 .var/i "j", 31 0;
v0x147e4e180_0 .net "line_number", 1 0, v0x147e4d110_0;  1 drivers
v0x147e4e240 .array "lru_counters", 0 3, 1 0;
v0x147e4e2d0_0 .net "mem_data_in", 127 0, o0x138030ac0;  alias, 0 drivers
v0x147e4e360_0 .net "mem_data_out", 127 0, v0x147e4f1b0_0;  1 drivers
o0x138030b20 .functor BUFZ 1, C4<z>; HiZ drive
v0x147e4e3f0_0 .net "mem_data_ready", 0 0, o0x138030b20;  0 drivers
v0x147e4e480_0 .var "mem_enable", 0 0;
v0x147e4e510_0 .var "mem_op", 0 0;
v0x147e4e5a0_0 .net "op", 0 0, v0x147e4f380_0;  1 drivers
v0x147e4e630_0 .var "op_done", 0 0;
v0x147e4e6d0_0 .var/i "replace_index", 31 0;
v0x147e4e780_0 .net "reset", 0 0, v0x147e4f4c0_0;  1 drivers
v0x147e4e820 .array "tag_array", 0 3, 27 0;
v0x147e4e960_0 .var "valid_array", 3 0;
E_0x147e204b0 .event posedge, v0x147e4e780_0, v0x147e4d700_0;
L_0x147e4f7f0 .part v0x147e4ec10_0, 4, 28;
L_0x147e4f910 .part v0x147e4e960_0, 0, 1;
L_0x147e4fbf0 .part v0x147e4ec10_0, 4, 28;
L_0x147e4fcd0 .part v0x147e4e960_0, 1, 1;
L_0x147e50030 .part v0x147e4ec10_0, 4, 28;
L_0x147e50180 .part v0x147e4e960_0, 2, 1;
L_0x147e50460 .part v0x147e4ec10_0, 4, 28;
L_0x147e50540 .part v0x147e4e960_0, 3, 1;
L_0x147e506a0 .concat [ 1 1 1 1], L_0x147e50300, L_0x147e4fed0, L_0x147e4fa90, L_0x147e4f690;
S_0x147e1df40 .scope module, "comp0" "tag_comparator" 4 74, 5 22 0, S_0x147e05af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x147e1f930 .param/l "TAG_WIDTH" 0 5 28, +C4<0000000000000000000000000000011100>;
v0x147e0aa00_0 .net *"_ivl_0", 0 0, L_0x147e4f570;  1 drivers
L_0x138068010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e4b3c0_0 .net/2u *"_ivl_2", 0 0, L_0x138068010;  1 drivers
v0x147e4b470_0 .net "hit", 0 0, L_0x147e4f690;  alias, 1 drivers
v0x147e4b520_0 .net "input_tag", 27 0, L_0x147e4f7f0;  1 drivers
v0x147e4e820_0 .array/port v0x147e4e820, 0;
v0x147e4b5d0_0 .net "stored_tag", 27 0, v0x147e4e820_0;  1 drivers
v0x147e4b6c0_0 .net "valid", 0 0, L_0x147e4f910;  1 drivers
L_0x147e4f570 .cmp/eq 28, L_0x147e4f7f0, v0x147e4e820_0;
L_0x147e4f690 .functor MUXZ 1, L_0x138068010, L_0x147e4f570, L_0x147e4f910, C4<>;
S_0x147e4b7a0 .scope module, "comp1" "tag_comparator" 4 75, 5 22 0, S_0x147e05af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x147e4b970 .param/l "TAG_WIDTH" 0 5 28, +C4<0000000000000000000000000000011100>;
v0x147e4b9f0_0 .net *"_ivl_0", 0 0, L_0x147e4f9b0;  1 drivers
L_0x138068058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e4bb20_0 .net/2u *"_ivl_2", 0 0, L_0x138068058;  1 drivers
v0x147e4bbd0_0 .net "hit", 0 0, L_0x147e4fa90;  alias, 1 drivers
v0x147e4bc80_0 .net "input_tag", 27 0, L_0x147e4fbf0;  1 drivers
v0x147e4e820_1 .array/port v0x147e4e820, 1;
v0x147e4bd30_0 .net "stored_tag", 27 0, v0x147e4e820_1;  1 drivers
v0x147e4be20_0 .net "valid", 0 0, L_0x147e4fcd0;  1 drivers
L_0x147e4f9b0 .cmp/eq 28, L_0x147e4fbf0, v0x147e4e820_1;
L_0x147e4fa90 .functor MUXZ 1, L_0x138068058, L_0x147e4f9b0, L_0x147e4fcd0, C4<>;
S_0x147e4bf00 .scope module, "comp2" "tag_comparator" 4 76, 5 22 0, S_0x147e05af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x147e4c0c0 .param/l "TAG_WIDTH" 0 5 28, +C4<0000000000000000000000000000011100>;
v0x147e4c140_0 .net *"_ivl_0", 0 0, L_0x147e4fdf0;  1 drivers
L_0x1380680a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e4c290_0 .net/2u *"_ivl_2", 0 0, L_0x1380680a0;  1 drivers
v0x147e4c340_0 .net "hit", 0 0, L_0x147e4fed0;  alias, 1 drivers
v0x147e4c3f0_0 .net "input_tag", 27 0, L_0x147e50030;  1 drivers
v0x147e4e820_2 .array/port v0x147e4e820, 2;
v0x147e4c4a0_0 .net "stored_tag", 27 0, v0x147e4e820_2;  1 drivers
v0x147e4c590_0 .net "valid", 0 0, L_0x147e50180;  1 drivers
L_0x147e4fdf0 .cmp/eq 28, L_0x147e50030, v0x147e4e820_2;
L_0x147e4fed0 .functor MUXZ 1, L_0x1380680a0, L_0x147e4fdf0, L_0x147e50180, C4<>;
S_0x147e4c670 .scope module, "comp3" "tag_comparator" 4 77, 5 22 0, S_0x147e05af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "input_tag";
    .port_info 1 /INPUT 28 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x147e4c830 .param/l "TAG_WIDTH" 0 5 28, +C4<0000000000000000000000000000011100>;
v0x147e4c8b0_0 .net *"_ivl_0", 0 0, L_0x147e50220;  1 drivers
L_0x1380680e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x147e4c9f0_0 .net/2u *"_ivl_2", 0 0, L_0x1380680e8;  1 drivers
v0x147e4caa0_0 .net "hit", 0 0, L_0x147e50300;  alias, 1 drivers
v0x147e4cb50_0 .net "input_tag", 27 0, L_0x147e50460;  1 drivers
v0x147e4e820_3 .array/port v0x147e4e820, 3;
v0x147e4cc00_0 .net "stored_tag", 27 0, v0x147e4e820_3;  1 drivers
v0x147e4ccf0_0 .net "valid", 0 0, L_0x147e50540;  1 drivers
L_0x147e50220 .cmp/eq 28, L_0x147e50460, v0x147e4e820_3;
L_0x147e50300 .functor MUXZ 1, L_0x1380680e8, L_0x147e50220, L_0x147e50540, C4<>;
S_0x147e4cdd0 .scope module, "encoder" "priority_encoder" 4 84, 6 22 0, S_0x147e05af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hit";
    .port_info 1 /OUTPUT 2 "line_number";
v0x147e4d050_0 .net "hit", 3 0, L_0x147e506a0;  alias, 1 drivers
v0x147e4d110_0 .var "line_number", 1 0;
E_0x147e4d000 .event anyedge, v0x147e4d050_0;
S_0x147e4d1d0 .scope task, "update_lru" "update_lru" 4 88, 4 88 0, S_0x147e05af0;
 .timescale -9 -12;
v0x147e4d390_0 .var "accessed_line", 1 0;
v0x147e4d440_0 .var/i "i", 31 0;
TD_cache_tb.uut.update_lru ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147e4d440_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x147e4d440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x147e4d390_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x147e4e240, 4;
    %ix/getv/s 4, v0x147e4d440_0;
    %load/vec4a v0x147e4e240, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %ix/getv/s 4, v0x147e4d440_0;
    %load/vec4a v0x147e4e240, 4;
    %subi 1, 0, 2;
    %ix/getv/s 4, v0x147e4d440_0;
    %store/vec4a v0x147e4e240, 4, 0;
T_0.2 ;
    %load/vec4 v0x147e4d440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147e4d440_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x147e4d390_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x147e4e240, 4, 0;
    %end;
    .scope S_0x147e4cdd0;
T_1 ;
    %wait E_0x147e4d000;
    %load/vec4 v0x147e4d050_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x147e4d110_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x147e4d110_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x147e4d110_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x147e4d110_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x147e4d110_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x147e05af0;
T_2 ;
    %wait E_0x147e204b0;
    %load/vec4 v0x147e4d4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x147e4db90_0;
    %inv;
    %vpi_call/w 4 111 "$display", "In values: clk=%b, reset=%b, address=%b, data_in=%h, op=%b, miss=%d, mem_data_ready=%d", v0x147e4d700_0, v0x147e4e780_0, v0x147e4d5a0_0, v0x147e4d880_0, v0x147e4e5a0_0, S<0,vec4,u1>, v0x147e4e3f0_0 {1 0 0};
    %load/vec4 v0x147e4e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147e4df60_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x147e4df60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x147e4df60_0;
    %store/vec4 v0x147e4e960_0, 4, 1;
    %load/vec4 v0x147e4df60_0;
    %pad/s 2;
    %ix/getv/s 4, v0x147e4df60_0;
    %store/vec4a v0x147e4e240, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x147e4df60_0;
    %store/vec4 v0x147e4da80_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e4e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e4e510_0, 0, 1;
    %load/vec4 v0x147e4df60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147e4df60_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x147e4e5a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x147e4deb0_0;
    %or/r;
    %store/vec4 v0x147e4db90_0, 0, 1;
    %load/vec4 v0x147e4db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x147e4d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x147e4d880_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x147e4e180_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0x147e4d7a0, 4, 5;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x147e4d880_0;
    %load/vec4 v0x147e4e180_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x147e4d7a0, 4, 0;
T_2.11 ;
    %load/vec4 v0x147e4e180_0;
    %store/vec4 v0x147e4d390_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x147e4d1d0;
    %join;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147e4e6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147e4dff0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x147e4dff0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.13, 5;
    %ix/getv/s 4, v0x147e4dff0_0;
    %load/vec4a v0x147e4e240, 4;
    %ix/getv/s 4, v0x147e4e6d0_0;
    %load/vec4a v0x147e4e240, 4;
    %cmp/u;
    %jmp/0xz  T_2.14, 5;
    %load/vec4 v0x147e4dff0_0;
    %store/vec4 v0x147e4e6d0_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x147e4dff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147e4dff0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %load/vec4 v0x147e4e960_0;
    %load/vec4 v0x147e4e6d0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v0x147e4da80_0;
    %load/vec4 v0x147e4e6d0_0;
    %part/s 1;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e4e480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e4e510_0, 0, 1;
T_2.16 ;
    %load/vec4 v0x147e4d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %load/vec4 v0x147e4d880_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x147e4e6d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 5;
    %flag_or 4, 8;
    %store/vec4a v0x147e4d7a0, 4, 5;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0x147e4d880_0;
    %load/vec4 v0x147e4e6d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x147e4d7a0, 4, 0;
T_2.20 ;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 28, 4, 4;
    %ix/getv/s 4, v0x147e4e6d0_0;
    %store/vec4a v0x147e4e820, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x147e4e6d0_0;
    %store/vec4 v0x147e4e960_0, 4, 1;
    %load/vec4 v0x147e4e6d0_0;
    %pad/s 2;
    %store/vec4 v0x147e4d390_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x147e4d1d0;
    %join;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x147e4e5a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0x147e4deb0_0;
    %or/r;
    %store/vec4 v0x147e4db90_0, 0, 1;
    %load/vec4 v0x147e4db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v0x147e4d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 0, 0, 25;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147e4d930_0, 4, 25;
    %load/vec4 v0x147e4e180_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x147e4d7a0, 4;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147e4d930_0, 4, 8;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v0x147e4e180_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x147e4d7a0, 4;
    %store/vec4 v0x147e4d930_0, 0, 32;
T_2.26 ;
    %load/vec4 v0x147e4e180_0;
    %store/vec4 v0x147e4d390_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x147e4d1d0;
    %join;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e4e480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e4e510_0, 0, 1;
    %vpi_call/w 4 202 "$display", "The memory address is: %b", v0x147e4d5a0_0 {0 0 0};
    %vpi_call/w 4 203 "$display", "The memory address value is: %h", v0x147e4e360_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147e4e6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147e4dff0_0, 0, 32;
T_2.27 ;
    %load/vec4 v0x147e4dff0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.28, 5;
    %ix/getv/s 4, v0x147e4dff0_0;
    %load/vec4a v0x147e4e240, 4;
    %ix/getv/s 4, v0x147e4e6d0_0;
    %load/vec4a v0x147e4e240, 4;
    %cmp/u;
    %jmp/0xz  T_2.29, 5;
    %load/vec4 v0x147e4dff0_0;
    %store/vec4 v0x147e4e6d0_0, 0, 32;
T_2.29 ;
    %load/vec4 v0x147e4dff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147e4dff0_0, 0, 32;
    %jmp T_2.27;
T_2.28 ;
    %load/vec4 v0x147e4d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.31, 8;
    %load/vec4 v0x147e4e360_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x147e4e6d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %store/vec4a v0x147e4d7a0, 4, 0;
    %load/vec4 v0x147e4e360_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x147e4e6d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x147e4d7a0, 4, 0;
    %load/vec4 v0x147e4e360_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x147e4e6d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x147e4d7a0, 4, 0;
    %load/vec4 v0x147e4e360_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x147e4e6d0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x147e4d7a0, 4, 0;
T_2.31 ;
    %load/vec4 v0x147e4d5a0_0;
    %parti/s 28, 4, 4;
    %ix/getv/s 4, v0x147e4e6d0_0;
    %store/vec4a v0x147e4e820, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e4e630_0, 0, 1;
T_2.24 ;
T_2.21 ;
T_2.7 ;
T_2.3 ;
    %vpi_call/w 4 232 "$display", "Printing Cache Contents at Time: %0d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147e4df60_0, 0, 32;
T_2.33 ;
    %load/vec4 v0x147e4df60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.34, 5;
    %vpi_call/w 4 235 "$display", "Line %0d: Valid = %0b, Tag = %h, Data =", v0x147e4df60_0, &PV<v0x147e4e960_0, v0x147e4df60_0, 1>, &A<v0x147e4e820, v0x147e4df60_0 > {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147e4dff0_0, 0, 32;
T_2.35 ;
    %load/vec4 v0x147e4dff0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.36, 5;
    %load/vec4 v0x147e4df60_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x147e4dff0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x147e4d7a0, 4;
    %vpi_call/w 4 238 "$write", "%h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x147e4dff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147e4dff0_0, 0, 32;
    %jmp T_2.35;
T_2.36 ;
    %vpi_call/w 4 240 "$display", " " {0 0 0};
    %load/vec4 v0x147e4df60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x147e4df60_0, 0, 32;
    %jmp T_2.33;
T_2.34 ;
    %vpi_call/w 4 242 "$display", "\012" {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x147e04790;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0x147e4ed30_0;
    %inv;
    %store/vec4 v0x147e4ed30_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x147e04790;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147e4ed30_0, 0, 1;
    %vpi_call/w 3 58 "$display", "\012------Inital values: Resetting cache-----" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e4f4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147e4eb50_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 172 "$display", "\012End of Test at time %0d", $time {0 0 0};
    %vpi_call/w 3 173 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tests/memory/cache.tb.v";
    "./src/memory/cache.v";
    "./src/common/tag_comparator.v";
    "./src/common/priority_encoder.v";
