Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 95f7f41cb0804c2b9d89aca717cebc26 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SCPU_TOP_tb_behav xil_defaultlib.SCPU_TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 6 for port 'a' [C:/Users/ThD/Desktop/com_con/SCPU_TOP/SCPU_TOP.srcs/sources_1/new/SCPU_TOP.v:109]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'sw_i' is not permitted [C:/Users/ThD/Desktop/com_con/SCPU_TOP/SCPU_TOP.srcs/sim_1/new/SCPU_TOP_tb.v:35]
ERROR: [VRFC 10-3595] non-net variable cannot be connected to inout port 'sw_i' [C:/Users/ThD/Desktop/com_con/SCPU_TOP/SCPU_TOP.srcs/sim_1/new/SCPU_TOP_tb.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
