<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="main_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="fun_pkg" />
            <top_module name="glbl" />
            <top_module name="main_tb" />
            <top_module name="tg68k_pack" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="132956000000fs"></ZoomStartTime>
      <ZoomEndTime time="133167600001fs"></ZoomEndTime>
      <Cursor1Time time="133132000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="440"></NameColumnWidth>
      <ValueColumnWidth column_width="157"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="32" />
   <wvobject fp_name="/main_tb/main_clk" type="logic">
      <obj_property name="ElementShortName">main_clk</obj_property>
      <obj_property name="ObjectShortName">main_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/resetn" type="logic">
      <obj_property name="ElementShortName">resetn</obj_property>
      <obj_property name="ObjectShortName">resetn</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/LED" type="array">
      <obj_property name="ElementShortName">LED[15:0]</obj_property>
      <obj_property name="ObjectShortName">LED[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/usb_uart_rxd" type="logic">
      <obj_property name="ElementShortName">usb_uart_rxd</obj_property>
      <obj_property name="ObjectShortName">usb_uart_rxd</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/usb_uart_txd" type="logic">
      <obj_property name="ElementShortName">usb_uart_txd</obj_property>
      <obj_property name="ObjectShortName">usb_uart_txd</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_addr" type="array">
      <obj_property name="ElementShortName">ddr3_addr[13:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr[13:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_ba" type="array">
      <obj_property name="ElementShortName">ddr3_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_ras_n" type="logic">
      <obj_property name="ElementShortName">ddr3_ras_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_cas_n" type="logic">
      <obj_property name="ElementShortName">ddr3_cas_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_we_n" type="logic">
      <obj_property name="ElementShortName">ddr3_we_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_ck_p" type="array">
      <obj_property name="ElementShortName">ddr3_ck_p[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_ck_n" type="array">
      <obj_property name="ElementShortName">ddr3_ck_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_cke" type="array">
      <obj_property name="ElementShortName">ddr3_cke[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_dm" type="array">
      <obj_property name="ElementShortName">ddr3_dm[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_odt" type="array">
      <obj_property name="ElementShortName">ddr3_odt[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_dq" type="array">
      <obj_property name="ElementShortName">ddr3_dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_dqs_p" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_p[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_dqs_n" type="array">
      <obj_property name="ElementShortName">ddr3_dqs_n[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr3_cs_n" type="logic">
      <obj_property name="ElementShortName">ddr3_cs_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_cs_n</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/start" type="logic">
      <obj_property name="ElementShortName">start</obj_property>
      <obj_property name="ObjectShortName">start</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/ddr_rst" type="logic">
      <obj_property name="ElementShortName">ddr_rst</obj_property>
      <obj_property name="ObjectShortName">ddr_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/ram_ack" type="logic">
      <obj_property name="ElementShortName">ram_ack</obj_property>
      <obj_property name="ObjectShortName">ram_ack</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuAddress" type="array">
      <obj_property name="ElementShortName">cpuAddress[26:0]</obj_property>
      <obj_property name="ObjectShortName">cpuAddress[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuDataOut" type="array">
      <obj_property name="ElementShortName">cpuDataOut[15:0]</obj_property>
      <obj_property name="ObjectShortName">cpuDataOut[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuDataIn" type="array">
      <obj_property name="ElementShortName">cpuDataIn[15:0]</obj_property>
      <obj_property name="ObjectShortName">cpuDataIn[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuCS" type="logic">
      <obj_property name="ElementShortName">cpuCS</obj_property>
      <obj_property name="ObjectShortName">cpuCS</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuAS" type="logic">
      <obj_property name="ElementShortName">cpuAS</obj_property>
      <obj_property name="ObjectShortName">cpuAS</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuReadEn" type="logic">
      <obj_property name="ElementShortName">cpuReadEn</obj_property>
      <obj_property name="ObjectShortName">cpuReadEn</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuWriteEn" type="logic">
      <obj_property name="ElementShortName">cpuWriteEn</obj_property>
      <obj_property name="ObjectShortName">cpuWriteEn</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuUpper" type="logic">
      <obj_property name="ElementShortName">cpuUpper</obj_property>
      <obj_property name="ObjectShortName">cpuUpper</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/cpuLower" type="logic">
      <obj_property name="ElementShortName">cpuLower</obj_property>
      <obj_property name="ObjectShortName">cpuLower</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/main_inst/mem_ready" type="logic">
      <obj_property name="ElementShortName">mem_ready</obj_property>
      <obj_property name="ObjectShortName">mem_ready</obj_property>
   </wvobject>
</wave_config>
