# basic-gates-
Designed a schematic and layout for the basic gates using 28 nm  Cmos technology
