$date
	Thu Jun 29 17:54:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mult_tb $end
$var wire 32 ! c [31:0] $end
$var real 1 " SF $end
$var parameter 32 # Width $end
$var reg 32 $ a [31:0] $end
$var reg 32 % b [31:0] $end
$var reg 64 & t [63:0] $end
$var integer 32 ' write_data [31:0] $end
$scope module DUT $end
$var wire 32 ( a_i [31:0] $end
$var wire 32 ) b_i [31:0] $end
$var wire 64 * temp [63:0] $end
$var wire 32 + mult_o [31:0] $end
$var parameter 32 , Width $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 ,
b100000 #
r4.76837158203125e-07 "
$end
#0
$dumpvars
b1000000000000000000000 +
b1000000000000000000000000000000000000000000 *
b1000000000000000000000 )
b1000000000000000000000 (
b10000000000000000000000000000011 '
bx &
b1000000000000000000000 %
b1000000000000000000000 $
b1000000000000000000000 !
$end
#1000
b10010000000000000000000 !
b10010000000000000000000 +
b1100000000000000000000 %
b1100000000000000000000 )
b10010000000000000000000000000000000000000000 *
b1100000000000000000000 $
b1100000000000000000000 (
b1100100 &
#2000
b11111111111010000000000000000000 !
b11111111111010000000000000000000 +
b1111111111111111111111010000000000000000000000000000000000000000 *
b11111111111100000000000000000000 %
b11111111111100000000000000000000 )
b11001000 &
#3000
b100101100 &
