Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 5e4af06293ff4583ba23385f26868902 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot bd_wrapper_func_impl xil_defaultlib.bd_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.bd_NAND_Flash_Controller_0_0_ACo...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.bd_NAND_Flash_Controller_0_0_ram...
Compiling module xil_defaultlib.bd_NAND_Flash_Controller_0_0_ebr...
Compiling module xil_defaultlib.bd_NAND_Flash_Controller_0_0_H_g...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.bd_NAND_Flash_Controller_0_0_MFS...
Compiling module xil_defaultlib.bd_NAND_Flash_Controller_0_0_TFS...
Compiling module xil_defaultlib.bd_NAND_Flash_Controller_0_0_nfc...
Compiling module xil_defaultlib.bd_NAND_Flash_Controller_0_0_NAN...
Compiling module xil_defaultlib.bd_NAND_Flash_Controller_0_0_NAN...
Compiling module xil_defaultlib.bd_NAND_Flash_Controller_0_0
Compiling module unisims_ver.BIBUF
Compiling module unisims_ver.PS7
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.bd_processing_system7_0_3_proces...
Compiling module xil_defaultlib.bd_processing_system7_0_3
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.bd_auto_pc_0_axi_register_slice_...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_register_slice_...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_register_slice_...
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.bd_auto_pc_0_axi_register_slice_...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_register_slice_...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0_axi_protocol_conver...
Compiling module xil_defaultlib.bd_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1HOBFE2
Compiling module xil_defaultlib.bd_ps7_0_axi_periph_0
Compiling module xil_defaultlib.bd_rst_ps7_0_100M_0_cdc_sync
Compiling module xil_defaultlib.bd_rst_ps7_0_100M_0_cdc_sync_0
Compiling module xil_defaultlib.bd_rst_ps7_0_100M_0_lpf
Compiling module xil_defaultlib.bd_rst_ps7_0_100M_0_upcnt_n
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.bd_rst_ps7_0_100M_0_sequence_psr
Compiling module xil_defaultlib.bd_rst_ps7_0_100M_0_proc_sys_res...
Compiling module xil_defaultlib.bd_rst_ps7_0_100M_0
Compiling module xil_defaultlib.bd
Compiling module xil_defaultlib.bd_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot bd_wrapper_func_impl
