Classic Timing Analyzer report for lab9
Sun Dec 11 18:53:34 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'c'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.179 ns                                       ; x2     ; inst4 ; --         ; c        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.641 ns                                       ; inst   ; y1    ; c          ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.293 ns                                      ; x1     ; inst  ; --         ; c        ; 0            ;
; Clock Setup: 'c'             ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst10 ; inst  ; c          ; c        ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; c               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'c'                                                                                                                                                                     ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst10 ; inst   ; c          ; c        ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst   ; inst4  ; c          ; c        ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4  ; inst   ; c          ; c        ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst   ; inst10 ; c          ; c        ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst10 ; inst10 ; c          ; c        ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst   ; inst   ; c          ; c        ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4  ; inst4  ; c          ; c        ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst4  ; inst10 ; c          ; c        ; None                        ; None                      ; 0.431 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; inst10 ; inst4  ; c          ; c        ; None                        ; None                      ; 0.424 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 3.179 ns   ; x2   ; inst4 ; c        ;
; N/A   ; None         ; 3.175 ns   ; x2   ; inst  ; c        ;
; N/A   ; None         ; 3.078 ns   ; x1   ; inst4 ; c        ;
; N/A   ; None         ; 2.532 ns   ; x1   ; inst  ; c        ;
+-------+--------------+------------+------+-------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+--------+------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To   ; From Clock ;
+-------+--------------+------------+--------+------+------------+
; N/A   ; None         ; 6.641 ns   ; inst   ; y1   ; c          ;
; N/A   ; None         ; 6.539 ns   ; inst10 ; y1   ; c          ;
; N/A   ; None         ; 6.535 ns   ; inst10 ; y2   ; c          ;
; N/A   ; None         ; 6.484 ns   ; inst4  ; q[1] ; c          ;
; N/A   ; None         ; 6.423 ns   ; inst   ; y2   ; c          ;
; N/A   ; None         ; 6.422 ns   ; inst10 ; y3   ; c          ;
; N/A   ; None         ; 6.348 ns   ; inst4  ; y2   ; c          ;
; N/A   ; None         ; 6.084 ns   ; inst4  ; y3   ; c          ;
; N/A   ; None         ; 5.987 ns   ; inst   ; y3   ; c          ;
; N/A   ; None         ; 5.700 ns   ; inst10 ; q[2] ; c          ;
; N/A   ; None         ; 5.221 ns   ; inst   ; q[0] ; c          ;
+-------+--------------+------------+--------+------+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -2.293 ns ; x1   ; inst  ; c        ;
; N/A           ; None        ; -2.839 ns ; x1   ; inst4 ; c        ;
; N/A           ; None        ; -2.936 ns ; x2   ; inst  ; c        ;
; N/A           ; None        ; -2.940 ns ; x2   ; inst4 ; c        ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Dec 11 18:53:34 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab9 -c lab9 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "c" is an undefined clock
Info: Clock "c" Internal fmax is restricted to 500.0 MHz between source register "inst10" and destination register "inst"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.054 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y16_N17; Fanout = 7; REG Node = 'inst10'
            Info: 2: + IC(0.533 ns) + CELL(0.366 ns) = 0.899 ns; Loc. = LCCOMB_X3_Y16_N22; Fanout = 1; COMB Node = 'inst~63'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 1.054 ns; Loc. = LCFF_X3_Y16_N23; Fanout = 7; REG Node = 'inst'
            Info: Total cell delay = 0.521 ns ( 49.43 % )
            Info: Total interconnect delay = 0.533 ns ( 50.57 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "c" to destination register is 2.469 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'c~clkctrl'
                Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X3_Y16_N23; Fanout = 7; REG Node = 'inst'
                Info: Total cell delay = 1.472 ns ( 59.62 % )
                Info: Total interconnect delay = 0.997 ns ( 40.38 % )
            Info: - Longest clock path from clock "c" to source register is 2.469 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'c~clkctrl'
                Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X3_Y16_N17; Fanout = 7; REG Node = 'inst10'
                Info: Total cell delay = 1.472 ns ( 59.62 % )
                Info: Total interconnect delay = 0.997 ns ( 40.38 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "inst4" (data pin = "x2", clock pin = "c") is 3.179 ns
    Info: + Longest pin to register delay is 5.558 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H12; Fanout = 2; PIN Node = 'x2'
        Info: 2: + IC(4.368 ns) + CELL(0.228 ns) = 5.403 ns; Loc. = LCCOMB_X3_Y16_N10; Fanout = 1; COMB Node = 'inst4~155'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.558 ns; Loc. = LCFF_X3_Y16_N11; Fanout = 6; REG Node = 'inst4'
        Info: Total cell delay = 1.190 ns ( 21.41 % )
        Info: Total interconnect delay = 4.368 ns ( 78.59 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "c" to destination register is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'c~clkctrl'
        Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X3_Y16_N11; Fanout = 6; REG Node = 'inst4'
        Info: Total cell delay = 1.472 ns ( 59.62 % )
        Info: Total interconnect delay = 0.997 ns ( 40.38 % )
Info: tco from clock "c" to destination pin "y1" through register "inst" is 6.641 ns
    Info: + Longest clock path from clock "c" to source register is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'c~clkctrl'
        Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X3_Y16_N23; Fanout = 7; REG Node = 'inst'
        Info: Total cell delay = 1.472 ns ( 59.62 % )
        Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.078 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y16_N23; Fanout = 7; REG Node = 'inst'
        Info: 2: + IC(0.281 ns) + CELL(0.346 ns) = 0.627 ns; Loc. = LCCOMB_X3_Y16_N18; Fanout = 1; COMB Node = 'inst20~9'
        Info: 3: + IC(1.509 ns) + CELL(1.942 ns) = 4.078 ns; Loc. = PIN_U16; Fanout = 0; PIN Node = 'y1'
        Info: Total cell delay = 2.288 ns ( 56.11 % )
        Info: Total interconnect delay = 1.790 ns ( 43.89 % )
Info: th for register "inst" (data pin = "x1", clock pin = "c") is -2.293 ns
    Info: + Longest clock path from clock "c" to destination register is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'c~clkctrl'
        Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X3_Y16_N23; Fanout = 7; REG Node = 'inst'
        Info: Total cell delay = 1.472 ns ( 59.62 % )
        Info: Total interconnect delay = 0.997 ns ( 40.38 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.911 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K19; Fanout = 2; PIN Node = 'x1'
        Info: 2: + IC(3.893 ns) + CELL(0.053 ns) = 4.756 ns; Loc. = LCCOMB_X3_Y16_N22; Fanout = 1; COMB Node = 'inst~63'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.911 ns; Loc. = LCFF_X3_Y16_N23; Fanout = 7; REG Node = 'inst'
        Info: Total cell delay = 1.018 ns ( 20.73 % )
        Info: Total interconnect delay = 3.893 ns ( 79.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Sun Dec 11 18:53:34 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


