<profile>

<section name = "Vivado HLS Report for 'stream'" level="0">
<item name = "Date">Thu Nov 29 15:21:57 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Reconfigurable</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.846, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 337</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 68, 104</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 363</column>
<column name="Register">-, -, 300, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="stream_AXILiteS_s_axi_U">stream_AXILiteS_s_axi, 0, 0, 68, 104</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_4_fu_227_p2">+, 0, 0, 23, 16, 1</column>
<column name="tmp_5_fu_205_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_condition_924">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_dest_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_dest_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_id_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_id_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_keep_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_keep_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_strb_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_strb_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="src_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="src_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="src_V_dest_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="src_V_dest_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="src_V_id_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="src_V_id_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="src_V_keep_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="src_V_keep_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="src_V_last_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="src_V_last_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="src_V_strb_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="src_V_strb_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="src_V_user_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="src_V_user_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="dst_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="dst_V_dest_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="dst_V_id_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="dst_V_keep_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="dst_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="dst_V_strb_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="dst_V_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="p_not1_fu_172_p2">icmp, 0, 0, 13, 16, 10</column>
<column name="src_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="src_V_dest_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="src_V_id_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="src_V_keep_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="src_V_last_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="src_V_strb_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="src_V_user_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_178_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_not_fu_184_p2">or, 0, 0, 32, 32, 26</column>
<column name="tmp_data_V_fu_196_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="invert_fu_162_p2">xor, 0, 0, 2, 1, 2</column>
<column name="p_s_fu_190_p2">xor, 0, 0, 32, 32, 24</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="dst_TDATA_blk_n">9, 2, 1, 2</column>
<column name="dst_V_data_V_1_data_out">9, 2, 32, 64</column>
<column name="dst_V_data_V_1_state">15, 3, 2, 6</column>
<column name="dst_V_dest_V_1_data_out">9, 2, 1, 2</column>
<column name="dst_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="dst_V_id_V_1_data_out">9, 2, 1, 2</column>
<column name="dst_V_id_V_1_state">15, 3, 2, 6</column>
<column name="dst_V_keep_V_1_data_out">9, 2, 4, 8</column>
<column name="dst_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="dst_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="dst_V_last_V_1_state">15, 3, 2, 6</column>
<column name="dst_V_strb_V_1_data_out">9, 2, 4, 8</column>
<column name="dst_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="dst_V_user_V_1_data_out">9, 2, 1, 2</column>
<column name="dst_V_user_V_1_state">15, 3, 2, 6</column>
<column name="src_TDATA_blk_n">9, 2, 1, 2</column>
<column name="src_V_data_V_0_data_out">9, 2, 32, 64</column>
<column name="src_V_data_V_0_state">15, 3, 2, 6</column>
<column name="src_V_dest_V_0_data_out">9, 2, 1, 2</column>
<column name="src_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="src_V_id_V_0_data_out">9, 2, 1, 2</column>
<column name="src_V_id_V_0_state">15, 3, 2, 6</column>
<column name="src_V_keep_V_0_data_out">9, 2, 4, 8</column>
<column name="src_V_keep_V_0_state">15, 3, 2, 6</column>
<column name="src_V_last_V_0_data_out">9, 2, 1, 2</column>
<column name="src_V_last_V_0_state">15, 3, 2, 6</column>
<column name="src_V_strb_V_0_data_out">9, 2, 4, 8</column>
<column name="src_V_strb_V_0_state">15, 3, 2, 6</column>
<column name="src_V_user_V_0_data_out">9, 2, 1, 2</column>
<column name="src_V_user_V_0_state">15, 3, 2, 6</column>
<column name="x">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="dst_V_data_V_1_payload_A">32, 0, 32, 0</column>
<column name="dst_V_data_V_1_payload_B">32, 0, 32, 0</column>
<column name="dst_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="dst_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="dst_V_data_V_1_state">2, 0, 2, 0</column>
<column name="dst_V_dest_V_1_payload_A">1, 0, 1, 0</column>
<column name="dst_V_dest_V_1_payload_B">1, 0, 1, 0</column>
<column name="dst_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="dst_V_dest_V_1_sel_wr">1, 0, 1, 0</column>
<column name="dst_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="dst_V_id_V_1_payload_A">1, 0, 1, 0</column>
<column name="dst_V_id_V_1_payload_B">1, 0, 1, 0</column>
<column name="dst_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="dst_V_id_V_1_sel_wr">1, 0, 1, 0</column>
<column name="dst_V_id_V_1_state">2, 0, 2, 0</column>
<column name="dst_V_keep_V_1_payload_A">4, 0, 4, 0</column>
<column name="dst_V_keep_V_1_payload_B">4, 0, 4, 0</column>
<column name="dst_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="dst_V_keep_V_1_sel_wr">1, 0, 1, 0</column>
<column name="dst_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="dst_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="dst_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="dst_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="dst_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="dst_V_last_V_1_state">2, 0, 2, 0</column>
<column name="dst_V_strb_V_1_payload_A">4, 0, 4, 0</column>
<column name="dst_V_strb_V_1_payload_B">4, 0, 4, 0</column>
<column name="dst_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="dst_V_strb_V_1_sel_wr">1, 0, 1, 0</column>
<column name="dst_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="dst_V_user_V_1_payload_A">1, 0, 1, 0</column>
<column name="dst_V_user_V_1_payload_B">1, 0, 1, 0</column>
<column name="dst_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="dst_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="dst_V_user_V_1_state">2, 0, 2, 0</column>
<column name="mask_read_reg_239">32, 0, 32, 0</column>
<column name="src_V_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="src_V_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="src_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="src_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="src_V_data_V_0_state">2, 0, 2, 0</column>
<column name="src_V_dest_V_0_payload_A">1, 0, 1, 0</column>
<column name="src_V_dest_V_0_payload_B">1, 0, 1, 0</column>
<column name="src_V_dest_V_0_sel_rd">1, 0, 1, 0</column>
<column name="src_V_dest_V_0_sel_wr">1, 0, 1, 0</column>
<column name="src_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="src_V_id_V_0_payload_A">1, 0, 1, 0</column>
<column name="src_V_id_V_0_payload_B">1, 0, 1, 0</column>
<column name="src_V_id_V_0_sel_rd">1, 0, 1, 0</column>
<column name="src_V_id_V_0_sel_wr">1, 0, 1, 0</column>
<column name="src_V_id_V_0_state">2, 0, 2, 0</column>
<column name="src_V_keep_V_0_payload_A">4, 0, 4, 0</column>
<column name="src_V_keep_V_0_payload_B">4, 0, 4, 0</column>
<column name="src_V_keep_V_0_sel_rd">1, 0, 1, 0</column>
<column name="src_V_keep_V_0_sel_wr">1, 0, 1, 0</column>
<column name="src_V_keep_V_0_state">2, 0, 2, 0</column>
<column name="src_V_last_V_0_payload_A">1, 0, 1, 0</column>
<column name="src_V_last_V_0_payload_B">1, 0, 1, 0</column>
<column name="src_V_last_V_0_sel_rd">1, 0, 1, 0</column>
<column name="src_V_last_V_0_sel_wr">1, 0, 1, 0</column>
<column name="src_V_last_V_0_state">2, 0, 2, 0</column>
<column name="src_V_strb_V_0_payload_A">4, 0, 4, 0</column>
<column name="src_V_strb_V_0_payload_B">4, 0, 4, 0</column>
<column name="src_V_strb_V_0_sel_rd">1, 0, 1, 0</column>
<column name="src_V_strb_V_0_sel_wr">1, 0, 1, 0</column>
<column name="src_V_strb_V_0_state">2, 0, 2, 0</column>
<column name="src_V_user_V_0_payload_A">1, 0, 1, 0</column>
<column name="src_V_user_V_0_payload_B">1, 0, 1, 0</column>
<column name="src_V_user_V_0_sel_rd">1, 0, 1, 0</column>
<column name="src_V_user_V_0_sel_wr">1, 0, 1, 0</column>
<column name="src_V_user_V_0_state">2, 0, 2, 0</column>
<column name="tmp_last_V_reg_259">1, 0, 1, 0</column>
<column name="x">16, 0, 16, 0</column>
<column name="y">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, stream, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, stream, return value</column>
<column name="src_TDATA">in, 32, axis, src_V_data_V, pointer</column>
<column name="src_TVALID">in, 1, axis, src_V_dest_V, pointer</column>
<column name="src_TREADY">out, 1, axis, src_V_dest_V, pointer</column>
<column name="src_TDEST">in, 1, axis, src_V_dest_V, pointer</column>
<column name="src_TKEEP">in, 4, axis, src_V_keep_V, pointer</column>
<column name="src_TSTRB">in, 4, axis, src_V_strb_V, pointer</column>
<column name="src_TUSER">in, 1, axis, src_V_user_V, pointer</column>
<column name="src_TLAST">in, 1, axis, src_V_last_V, pointer</column>
<column name="src_TID">in, 1, axis, src_V_id_V, pointer</column>
<column name="dst_TDATA">out, 32, axis, dst_V_data_V, pointer</column>
<column name="dst_TVALID">out, 1, axis, dst_V_dest_V, pointer</column>
<column name="dst_TREADY">in, 1, axis, dst_V_dest_V, pointer</column>
<column name="dst_TDEST">out, 1, axis, dst_V_dest_V, pointer</column>
<column name="dst_TKEEP">out, 4, axis, dst_V_keep_V, pointer</column>
<column name="dst_TSTRB">out, 4, axis, dst_V_strb_V, pointer</column>
<column name="dst_TUSER">out, 1, axis, dst_V_user_V, pointer</column>
<column name="dst_TLAST">out, 1, axis, dst_V_last_V, pointer</column>
<column name="dst_TID">out, 1, axis, dst_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
