// Seed: 1837678292
module module_0;
  wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input wor id_2,
    output wand id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input uwire id_7,
    output tri1 id_8,
    input wand id_9,
    input tri id_10,
    output wor id_11,
    input tri0 id_12,
    output tri0 id_13,
    input wand id_14,
    input wand id_15,
    output wire id_16,
    input wor id_17,
    output wand id_18,
    input tri1 id_19
);
  wire id_21;
  assign id_11 = id_7;
  module_0();
  assign id_4  = id_17 - 1;
endmodule
