/****************************************************************************
 *     Broadcom Proprietary and Confidential. (c)1999-2015 Broadcom. All rights reserved.
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Sun Sep 13 00:02:50 2015
 *                 Full Compile MD5 Checksum  4ef8f493ec8bf2fe573a771dded36c82
 *                     (minus title and desc)
 *                 MD5 Checksum               cafac1d7381ee8a3c786e7b8a6781da4
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     167
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_V3D_MMU_0_H__
#define BCHP_V3D_MMU_0_H__

/***************************************************************************
 *V3D_MMU_0 - V3D MMU Control Registers (Core 0)
 ***************************************************************************/
#define BCHP_V3D_MMU_0_CTRL                      0x21201200 /* [RW] AXI_MMU Control Register */
#define BCHP_V3D_MMU_0_PT_PA_BASE                0x21201204 /* [RW] Page Table Physical Address Base */
#define BCHP_V3D_MMU_0_HITS                      0x21201208 /* [RO] TLB Hits */
#define BCHP_V3D_MMU_0_MISSES                    0x2120120c /* [RO] TLB Misses */
#define BCHP_V3D_MMU_0_STALLS                    0x21201210 /* [RO] TLB Misses */
#define BCHP_V3D_MMU_0_ADDR_CAP                  0x21201214 /* [RW] Caps the Maximum virtual page that the MMU will accept */
#define BCHP_V3D_MMU_0_SHOOT_DOWN                0x21201218 /* [RW] Shoots down specific pages from the TLB */
#define BCHP_V3D_MMU_0_BYPASS_START              0x2120121c /* [RW] Sets the Start page of the MMU Bypass */
#define BCHP_V3D_MMU_0_BYPASS_END                0x21201220 /* [RW] Sets the End page of the MMU Bypass */
#define BCHP_V3D_MMU_0_DEBUG_MISC                0x21201224 /* [RW] AXI_MMU Debug Misc */
#define BCHP_V3D_MMU_0_SECURITY                  0x21201228 /* [RW] Set individual MMU registers as secure access only */
#define BCHP_V3D_MMU_0_VIO_ID                    0x2120122c /* [RW] Record the AXI ID of the access that causes a MMU error */
#define BCHP_V3D_MMU_0_ILLEGAL_ADR               0x21201230 /* [RW] Substitute illegal PA addresses with an address that points to a dummy slave */
#define BCHP_V3D_MMU_0_VIO_ADDR                  0x21201234 /* [RW] Record the AXI ADDR of the access that causes a MMU error */

#endif /* #ifndef BCHP_V3D_MMU_0_H__ */

/* End of File */
