// Seed: 1480039841
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  logic id_5 = id_1 ? 1 : 1'd0;
  always @(id_0 or posedge id_2) begin
    SystemTFIdentifier(id_0, 1, 1'b0, 1'b0);
  end
  assign id_4 = 1;
  reg id_6;
  always @(posedge (1 == id_5) or(1)) begin
    id_6 <= #1 1;
  end
  assign id_5 = 1;
  assign id_5 = 1;
endmodule
