verilog xil_defaultlib --include "../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/4fba" --include "../../../../MicroblazeProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ipshared/f281/src/BLOCK_GEN.v" \
"../../../bd/design_1/ipshared/f281/src/CHAR_ROM.v" \
"../../../bd/design_1/ipshared/f281/src/CLOCKER.v" \
"../../../bd/design_1/ipshared/f281/hdl/GPU_DC_v1_0_AXI_LITE.v" \
"../../../bd/design_1/ipshared/f281/src/GRAM_DECODER.v" \
"../../../bd/design_1/ipshared/f281/src/TEXT_GEN.v" \
"../../../bd/design_1/ipshared/f281/src/TIMING_GEN.v" \
"../../../bd/design_1/ipshared/f281/hdl/GPU_DC_v1_0.v" \
"../../../bd/design_1/ip/design_1_GPU_DC_0_0/sim/design_1_GPU_DC_0_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_3/sim/design_1_lmb_bram_3.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/1e8d/hdl/PADS_SOUND_v1_0_AXI_LITE.v" \
"../../../bd/design_1/ipshared/1e8d/src/SOUND_GENERATOR.v" \
"../../../bd/design_1/ipshared/1e8d/hdl/PADS_SOUND_v1_0.v" \
"../../../bd/design_1/ip/design_1_PADS_SOUND_0_0/sim/design_1_PADS_SOUND_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
