(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param41 = (&(~&{((8'ha4) ? (8'hac) : (8'hab))})))
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h5f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire0;
  input wire signed [(4'hb):(1'h0)] wire1;
  input wire [(2'h2):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire3;
  wire [(3'h6):(1'h0)] wire40;
  wire [(4'h9):(1'h0)] wire4;
  wire [(3'h4):(1'h0)] wire5;
  wire [(2'h3):(1'h0)] wire6;
  wire signed [(3'h4):(1'h0)] wire7;
  wire signed [(2'h2):(1'h0)] wire8;
  wire signed [(4'ha):(1'h0)] wire10;
  wire signed [(3'h4):(1'h0)] wire11;
  wire signed [(4'ha):(1'h0)] wire12;
  wire signed [(4'hb):(1'h0)] wire38;
  reg signed [(2'h3):(1'h0)] reg9 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg13 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg14 = (1'h0);
  reg [(2'h3):(1'h0)] reg15 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg16 = (1'h0);
  reg [(2'h2):(1'h0)] reg17 = (1'h0);
  assign y = {wire40,
                 wire4,
                 wire5,
                 wire6,
                 wire7,
                 wire8,
                 wire10,
                 wire11,
                 wire12,
                 wire38,
                 reg9,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 (1'h0)};
  assign wire4 = (wire2 ? (!$signed((wire3 && wire2))) : (|wire3));
  assign wire5 = (!$unsigned(((wire3 | (8'hae)) ?
                     (wire1 ? wire0 : wire1) : wire1[(1'h0):(1'h0)])));
  assign wire6 = $signed({(~&(|wire4))});
  assign wire7 = wire0[(1'h1):(1'h1)];
  assign wire8 = wire1[(3'h5):(2'h2)];
  always
    @(posedge clk) begin
      reg9 <= wire3;
    end
  assign wire10 = $signed($unsigned((wire3[(3'h5):(1'h1)] ?
                      wire4[(1'h1):(1'h1)] : wire8[(1'h0):(1'h0)])));
  assign wire11 = (wire1[(3'h4):(1'h1)] != wire8);
  assign wire12 = (!{{$unsigned(wire5)}});
  always
    @(posedge clk) begin
      if ($unsigned(wire5))
        begin
          if ((~|$signed($signed((+(8'ha2))))))
            begin
              reg13 <= (8'h9d);
              reg14 <= wire3[(3'h5):(3'h5)];
              reg15 <= (wire7[(1'h1):(1'h0)] < (~^wire3));
            end
          else
            begin
              reg13 <= (+wire11[(1'h0):(1'h0)]);
              reg14 <= wire0[(2'h3):(2'h2)];
              reg15 <= $unsigned($unsigned($signed((~^wire11))));
            end
          reg16 <= $signed(($unsigned(reg14) ?
              ({(8'h9d)} << reg15) : (((8'ha4) || wire0) ?
                  wire5[(1'h0):(1'h0)] : (reg9 == wire6))));
          if ((&((-wire1) ?
              (!wire8[(2'h2):(1'h0)]) : ((!wire1) <= $unsigned(wire10)))))
            begin
              reg17 <= wire7;
            end
          else
            begin
              reg17 <= {((8'had) - (^(wire5 > reg14)))};
            end
        end
      else
        begin
          reg13 <= $unsigned(wire11);
          reg14 <= (~($signed((reg16 ^~ (8'ha7))) && $unsigned(wire5)));
          if ((~wire5))
            begin
              reg15 <= ($signed(($unsigned(wire10) ?
                      (wire0 ? wire3 : (8'ha6)) : wire3)) ?
                  $unsigned(wire12[(2'h2):(1'h1)]) : $unsigned({(reg14 ?
                          reg14 : wire7)}));
            end
          else
            begin
              reg15 <= {wire6};
            end
        end
    end
  module18 #() modinst39 (wire38, clk, wire1, reg14, reg17, reg13);
  assign wire40 = (wire2 ?
                      ((wire1[(4'h9):(1'h0)] ? (^(8'ha4)) : $unsigned(reg17)) ?
                          (|wire4[(4'h8):(3'h7)]) : $signed($signed(wire38))) : ($unsigned((~^(8'ha3))) ?
                          wire11 : $signed((reg15 ? reg9 : wire2))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module18
#(parameter param37 = (+((-{(8'hab)}) ? ((&(8'h9f)) ? (+(8'hac)) : (8'h9e)) : (((8'ha0) ? (8'ha6) : (8'ha6)) ? ((8'ha5) ^~ (8'ha8)) : (8'hae)))))
(y, clk, wire22, wire21, wire20, wire19);
  output wire [(32'h60):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire22;
  input wire signed [(4'ha):(1'h0)] wire21;
  input wire [(2'h2):(1'h0)] wire20;
  input wire signed [(3'h5):(1'h0)] wire19;
  wire signed [(4'h9):(1'h0)] wire36;
  wire signed [(3'h5):(1'h0)] wire35;
  wire signed [(3'h4):(1'h0)] wire34;
  wire signed [(3'h6):(1'h0)] wire33;
  wire signed [(4'hb):(1'h0)] wire30;
  wire signed [(3'h5):(1'h0)] wire29;
  wire [(4'ha):(1'h0)] wire28;
  wire [(3'h6):(1'h0)] wire27;
  wire [(4'h8):(1'h0)] wire26;
  wire signed [(4'h9):(1'h0)] wire25;
  wire signed [(3'h6):(1'h0)] wire23;
  reg signed [(4'ha):(1'h0)] reg32 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg24 = (1'h0);
  assign y = {wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 wire26,
                 wire25,
                 wire23,
                 reg32,
                 reg31,
                 reg24,
                 (1'h0)};
  assign wire23 = wire19[(3'h5):(1'h1)];
  always
    @(posedge clk) begin
      reg24 <= (~|$signed((~^(wire19 ~^ wire21))));
    end
  assign wire25 = $unsigned($signed(wire21[(3'h5):(3'h5)]));
  assign wire26 = ($signed(wire25[(3'h4):(3'h4)]) ?
                      wire25[(3'h7):(3'h7)] : ($signed((|wire21)) >> ($unsigned(wire21) * (wire25 ?
                          wire19 : wire20))));
  assign wire27 = wire23[(1'h0):(1'h0)];
  assign wire28 = ($unsigned(wire21[(2'h3):(1'h1)]) ?
                      (8'ha6) : ($signed($signed(wire19)) > wire27));
  assign wire29 = $unsigned(wire23);
  assign wire30 = ((-((~&wire28) ? (|wire28) : wire25)) ?
                      reg24[(2'h3):(2'h3)] : {(8'h9c)});
  always
    @(posedge clk) begin
      reg31 <= wire21;
      reg32 <= {(reg31[(2'h2):(2'h2)] ?
              $signed($signed(wire23)) : {(^wire22)})};
    end
  assign wire33 = (~^$unsigned(reg32[(4'ha):(3'h6)]));
  assign wire34 = (&$signed(((wire22 ? wire21 : wire28) <<< (reg24 << reg24))));
  assign wire35 = ($unsigned($signed((wire23 ? wire23 : reg32))) ?
                      (~&$signed((wire29 ? reg31 : reg24))) : (8'ha8));
  assign wire36 = ($signed($unsigned((8'ha0))) ?
                      wire21[(1'h0):(1'h0)] : ($signed(wire23[(2'h2):(2'h2)]) > {$signed((8'hb0))}));
endmodule