<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="hdmi_tx_bd_lmb_bram_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_axi_iic_0_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_axi_iic_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_dlmb_v10_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_microblaze_0_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_microblaze_0_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_mdm_1_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_microblaze_0_axi_periph_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_microblaze_0_axi_periph_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_microblaze_0_axi_intc_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bd_2339_v_hdmi_tx_0_synth_1"/>
		<Parent Id="bd_2339_v_tc_0_synth_1"/>
		<Parent Id="bd_2339_axi_smartconnect_0_synth_1"/>
		<Parent Id="bd_2339_v_axi4s_vid_out_0_synth_1"/>
	</Run>
	<Run Id="bd_2339_v_hdmi_tx_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/bd_2339_v_hdmi_tx_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_v_tpg_0_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_v_tpg_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_ilmb_v10_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="hdmi_tx_bd_dlmb_v10_0_synth_1"/>
	</Run>
	<Run Id="hdmi_tx_bd_vid_phy_controller_0_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_vid_phy_controller_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_2339_v_tc_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/bd_2339_v_tc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_2339_axi_smartconnect_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/bd_2339_axi_smartconnect_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bd_2339_v_axi4s_vid_out_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/bd_2339_v_axi4s_vid_out_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="hdmi_tx_bd_proc_sys_reset_0_0_synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="hdmi_tx_bd_lmb_bram_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_axi_iic_0_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_dlmb_v10_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_microblaze_0_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_mdm_1_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_microblaze_0_axi_periph_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_v_tpg_0_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_ilmb_v10_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_vid_phy_controller_0_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="hdmi_tx_bd_lmb_bram_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_axi_iic_0_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_dlmb_v10_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_microblaze_0_clk_wiz_1_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_microblaze_0_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_mdm_1_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_microblaze_0_axi_periph_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_rst_microblaze_0_clk_wiz_1_100M_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_v_hdmi_tx_ss_0_0_synth_1"/>
		<Parent Id="bd_2339_v_hdmi_tx_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_v_tpg_0_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_ilmb_v10_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_vid_phy_controller_0_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="bd_2339_v_tc_0_synth_1"/>
		<Parent Id="bd_2339_axi_smartconnect_0_synth_1"/>
		<Parent Id="bd_2339_v_axi4s_vid_out_0_synth_1"/>
		<Parent Id="hdmi_tx_bd_proc_sys_reset_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.ignorePathLengthChecks" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
		<Parameter Name="general.usePosixSpawnForFork" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

