#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x131918560 .scope module, "Parameterized_Ping_Pong_Counter_t" "Parameterized_Ping_Pong_Counter_t" 2 4;
 .timescale -9 -12;
v0x13192f2b0_0 .net "AN", 3 0, v0x13192dc60_0;  1 drivers
v0x13192f360_0 .var "clk", 0 0;
v0x13192f400_0 .var "enable", 0 0;
v0x13192f4b0_0 .var "flip", 0 0;
v0x13192f580_0 .var "max", 3 0;
v0x13192f650_0 .var "min", 3 0;
v0x13192f6e0_0 .var "rst_n", 0 0;
v0x13192f7b0_0 .net "segs", 6 0, v0x13192e010_0;  1 drivers
S_0x131912570 .scope module, "uut" "Parameterized_Ping_Pong_Counter_FPGA" 2 14, 3 106 0, S_0x131918560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "flip";
    .port_info 4 /INPUT 4 "max";
    .port_info 5 /INPUT 4 "min";
    .port_info 6 /OUTPUT 4 "AN";
    .port_info 7 /OUTPUT 7 "segs";
L_0x131930a20 .functor OR 1, L_0x131930820, L_0x131930940, C4<0>, C4<0>;
L_0x131930cd0 .functor AND 1, L_0x131930b10, L_0x131930c30, C4<1>, C4<1>;
L_0x131930d80 .functor OR 1, L_0x131930a20, L_0x131930cd0, C4<0>, C4<0>;
L_0x131930f50 .functor AND 1, v0x13192f400_0, L_0x131930e70, C4<1>, C4<1>;
v0x13192e140_0 .net "AN", 3 0, v0x13192dc60_0;  alias, 1 drivers
v0x13192e1f0_0 .net "_enable", 0 0, L_0x131930f50;  1 drivers
v0x13192e280_0 .net *"_ivl_0", 0 0, L_0x131930820;  1 drivers
v0x13192e310_0 .net *"_ivl_11", 0 0, L_0x131930cd0;  1 drivers
v0x13192e3a0_0 .net *"_ivl_13", 0 0, L_0x131930d80;  1 drivers
v0x13192e480_0 .net *"_ivl_15", 0 0, L_0x131930e70;  1 drivers
v0x13192e520_0 .net *"_ivl_2", 0 0, L_0x131930940;  1 drivers
v0x13192e5c0_0 .net *"_ivl_5", 0 0, L_0x131930a20;  1 drivers
v0x13192e660_0 .net *"_ivl_6", 0 0, L_0x131930b10;  1 drivers
v0x13192e770_0 .net *"_ivl_8", 0 0, L_0x131930c30;  1 drivers
v0x13192e800_0 .net "clk", 0 0, v0x13192f360_0;  1 drivers
v0x13192e890_0 .net "clk_s", 0 0, L_0x13192fc10;  1 drivers
v0x13192e940_0 .net "clk_seg", 0 0, L_0x131930060;  1 drivers
v0x13192e9d0_0 .var "direction", 0 0;
v0x13192ea60_0 .net "enable", 0 0, v0x13192f400_0;  1 drivers
v0x13192eaf0_0 .net "flip", 0 0, v0x13192f4b0_0;  1 drivers
v0x13192eba0_0 .net "flip_debounced", 0 0, L_0x131930740;  1 drivers
v0x13192ed70_0 .net "flip_enable", 0 0, v0x13192d7e0_0;  1 drivers
v0x13192ee00_0 .net "max", 3 0, v0x13192f580_0;  1 drivers
v0x13192ee90_0 .net "min", 3 0, v0x13192f650_0;  1 drivers
v0x13192ef20_0 .var "out", 3 0;
v0x13192efb0_0 .net "rst_debounced", 0 0, L_0x1319303e0;  1 drivers
v0x13192f040_0 .net "rst_enable", 0 0, v0x13192d320_0;  1 drivers
v0x13192f0d0_0 .net "rst_n", 0 0, v0x13192f6e0_0;  1 drivers
v0x13192f160_0 .net "segs", 6 0, v0x13192e010_0;  alias, 1 drivers
L_0x131930820 .cmp/gt 4, v0x13192ef20_0, v0x13192f580_0;
L_0x131930940 .cmp/gt 4, v0x13192f650_0, v0x13192ef20_0;
L_0x131930b10 .cmp/eq 4, v0x13192ef20_0, v0x13192f580_0;
L_0x131930c30 .cmp/eq 4, v0x13192ef20_0, v0x13192f650_0;
L_0x131930e70 .reduce/nor L_0x131930d80;
S_0x13190f160 .scope module, "cd1" "clock_divider1" 3 121, 3 1 0, S_0x131912570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_out";
L_0x13192f880 .functor NOT 27, v0x13192b1e0_0, C4<000000000000000000000000000>, C4<000000000000000000000000000>, C4<000000000000000000000000000>;
v0x131913700_0 .net *"_ivl_0", 26 0, L_0x13192f880;  1 drivers
v0x13192acf0_0 .net *"_ivl_10", 1 0, L_0x13192fa90;  1 drivers
L_0x138060010 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13192ada0_0 .net/2u *"_ivl_2", 26 0, L_0x138060010;  1 drivers
v0x13192ae60_0 .net *"_ivl_4", 0 0, L_0x13192f930;  1 drivers
L_0x138060058 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13192af00_0 .net/2s *"_ivl_6", 1 0, L_0x138060058;  1 drivers
L_0x1380600a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13192aff0_0 .net/2s *"_ivl_8", 1 0, L_0x1380600a0;  1 drivers
v0x13192b0a0_0 .net "clk", 0 0, v0x13192f360_0;  alias, 1 drivers
v0x13192b140_0 .net "clk_out", 0 0, L_0x13192fc10;  alias, 1 drivers
v0x13192b1e0_0 .var "counter", 26 0;
v0x13192b2f0_0 .net "rst", 0 0, v0x13192d320_0;  alias, 1 drivers
E_0x131919db0 .event posedge, v0x13192b0a0_0;
L_0x13192f930 .cmp/eq 27, L_0x13192f880, L_0x138060010;
L_0x13192fa90 .functor MUXZ 2, L_0x1380600a0, L_0x138060058, L_0x13192f930, C4<>;
L_0x13192fc10 .part L_0x13192fa90, 0, 1;
S_0x13192b3e0 .scope module, "cd2" "clock_divider2" 3 122, 3 14 0, S_0x131912570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_out";
L_0x13192fd30 .functor NOT 16, v0x13192bb40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x13192b5f0_0 .net *"_ivl_0", 15 0, L_0x13192fd30;  1 drivers
v0x13192b680_0 .net *"_ivl_10", 1 0, L_0x13192ff00;  1 drivers
L_0x1380600e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13192b720_0 .net/2u *"_ivl_2", 15 0, L_0x1380600e8;  1 drivers
v0x13192b7e0_0 .net *"_ivl_4", 0 0, L_0x13192fda0;  1 drivers
L_0x138060130 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13192b880_0 .net/2s *"_ivl_6", 1 0, L_0x138060130;  1 drivers
L_0x138060178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13192b970_0 .net/2s *"_ivl_8", 1 0, L_0x138060178;  1 drivers
v0x13192ba20_0 .net "clk", 0 0, v0x13192f360_0;  alias, 1 drivers
v0x13192bab0_0 .net "clk_out", 0 0, L_0x131930060;  alias, 1 drivers
v0x13192bb40_0 .var "counter", 15 0;
v0x13192bc70_0 .net "rst", 0 0, v0x13192d320_0;  alias, 1 drivers
L_0x13192fda0 .cmp/eq 16, L_0x13192fd30, L_0x1380600e8;
L_0x13192ff00 .functor MUXZ 2, L_0x138060178, L_0x138060130, L_0x13192fda0, C4<>;
L_0x131930060 .part L_0x13192ff00, 0, 1;
S_0x13192bd20 .scope module, "db" "debounce" 3 123, 3 27 0, S_0x131912570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "button";
    .port_info 2 /OUTPUT 1 "button_debounced";
L_0x1380601c0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x13192bf50_0 .net/2u *"_ivl_0", 15 0, L_0x1380601c0;  1 drivers
v0x13192c000_0 .net *"_ivl_2", 0 0, L_0x131930140;  1 drivers
L_0x138060208 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13192c0a0_0 .net/2s *"_ivl_4", 1 0, L_0x138060208;  1 drivers
L_0x138060250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13192c160_0 .net/2s *"_ivl_6", 1 0, L_0x138060250;  1 drivers
v0x13192c210_0 .net *"_ivl_8", 1 0, L_0x1319302a0;  1 drivers
v0x13192c300_0 .net "button", 0 0, v0x13192f6e0_0;  alias, 1 drivers
v0x13192c3a0_0 .net "button_debounced", 0 0, L_0x1319303e0;  alias, 1 drivers
v0x13192c440_0 .net "clk", 0 0, v0x13192f360_0;  alias, 1 drivers
v0x13192c510_0 .var "counter", 15 0;
L_0x131930140 .cmp/eq 16, v0x13192c510_0, L_0x1380601c0;
L_0x1319302a0 .functor MUXZ 2, L_0x138060250, L_0x138060208, L_0x131930140, C4<>;
L_0x1319303e0 .part L_0x1319302a0, 0, 1;
S_0x13192c650 .scope module, "db2" "debounce" 3 124, 3 27 0, S_0x131912570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "button";
    .port_info 2 /OUTPUT 1 "button_debounced";
L_0x138060298 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x13192c860_0 .net/2u *"_ivl_0", 15 0, L_0x138060298;  1 drivers
v0x13192c8f0_0 .net *"_ivl_2", 0 0, L_0x1319304c0;  1 drivers
L_0x1380602e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13192c980_0 .net/2s *"_ivl_4", 1 0, L_0x1380602e0;  1 drivers
L_0x138060328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13192ca40_0 .net/2s *"_ivl_6", 1 0, L_0x138060328;  1 drivers
v0x13192caf0_0 .net *"_ivl_8", 1 0, L_0x1319305c0;  1 drivers
v0x13192cbe0_0 .net "button", 0 0, v0x13192f4b0_0;  alias, 1 drivers
v0x13192cc80_0 .net "button_debounced", 0 0, L_0x131930740;  alias, 1 drivers
v0x13192cd20_0 .net "clk", 0 0, v0x13192f360_0;  alias, 1 drivers
v0x13192cdb0_0 .var "counter", 15 0;
L_0x1319304c0 .cmp/eq 16, v0x13192cdb0_0, L_0x138060298;
L_0x1319305c0 .functor MUXZ 2, L_0x138060328, L_0x1380602e0, L_0x1319304c0, C4<>;
L_0x131930740 .part L_0x1319305c0, 0, 1;
S_0x13192cf10 .scope module, "op" "one_pulse" 3 125, 3 39 0, S_0x131912570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "signal";
    .port_info 2 /OUTPUT 1 "pulse";
v0x13192d150_0 .var "A", 0 0;
v0x13192d200_0 .net "clk", 0 0, v0x13192f360_0;  alias, 1 drivers
v0x13192d320_0 .var "pulse", 0 0;
v0x13192d3d0_0 .net "signal", 0 0, L_0x1319303e0;  alias, 1 drivers
E_0x13192d120 .event negedge, v0x13192b0a0_0;
S_0x13192d480 .scope module, "op2" "one_pulse" 3 126, 3 39 0, S_0x131912570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "signal";
    .port_info 2 /OUTPUT 1 "pulse";
v0x13192d690_0 .var "A", 0 0;
v0x13192d740_0 .net "clk", 0 0, v0x13192f360_0;  alias, 1 drivers
v0x13192d7e0_0 .var "pulse", 0 0;
v0x13192d890_0 .net "signal", 0 0, L_0x131930740;  alias, 1 drivers
S_0x13192d970 .scope module, "ss" "seven_segment" 3 127, 3 50 0, S_0x131912570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "num";
    .port_info 2 /INPUT 1 "direction";
    .port_info 3 /OUTPUT 4 "AN";
    .port_info 4 /OUTPUT 7 "out";
v0x13192dc60_0 .var "AN", 3 0;
v0x13192dd20_0 .net "clk", 0 0, L_0x131930060;  alias, 1 drivers
v0x13192dde0_0 .var "counter", 1 0;
v0x13192de90_0 .net "direction", 0 0, v0x13192e9d0_0;  1 drivers
v0x13192df20_0 .net "num", 3 0, v0x13192ef20_0;  1 drivers
v0x13192e010_0 .var "out", 6 0;
E_0x13192dbe0 .event edge, v0x13192dde0_0, v0x13192de90_0, v0x13192df20_0;
E_0x13192dc20 .event posedge, v0x13192bab0_0;
    .scope S_0x13190f160;
T_0 ;
    %wait E_0x131919db0;
    %load/vec4 v0x13192b2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0x13192b1e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13192b1e0_0;
    %addi 1, 0, 27;
    %assign/vec4 v0x13192b1e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13192b3e0;
T_1 ;
    %wait E_0x131919db0;
    %load/vec4 v0x13192bc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13192bb40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13192bb40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x13192bb40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13192bd20;
T_2 ;
    %wait E_0x131919db0;
    %load/vec4 v0x13192c510_0;
    %parti/s 15, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13192c510_0, 4, 5;
    %load/vec4 v0x13192c300_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13192c510_0, 4, 5;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13192c650;
T_3 ;
    %wait E_0x131919db0;
    %load/vec4 v0x13192cdb0_0;
    %parti/s 15, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13192cdb0_0, 4, 5;
    %load/vec4 v0x13192cbe0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13192cdb0_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13192cf10;
T_4 ;
    %wait E_0x13192d120;
    %load/vec4 v0x13192d3d0_0;
    %assign/vec4 v0x13192d150_0, 0;
    %load/vec4 v0x13192d3d0_0;
    %load/vec4 v0x13192d150_0;
    %inv;
    %and;
    %assign/vec4 v0x13192d320_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13192d480;
T_5 ;
    %wait E_0x13192d120;
    %load/vec4 v0x13192d890_0;
    %assign/vec4 v0x13192d690_0, 0;
    %load/vec4 v0x13192d890_0;
    %load/vec4 v0x13192d690_0;
    %inv;
    %and;
    %assign/vec4 v0x13192d7e0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13192d970;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13192dde0_0, 0, 2;
    %end;
    .thread T_6;
    .scope S_0x13192d970;
T_7 ;
    %wait E_0x13192dc20;
    %load/vec4 v0x13192dde0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x13192dde0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13192d970;
T_8 ;
    %wait E_0x13192dbe0;
    %load/vec4 v0x13192dde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x13192dc60_0, 0, 4;
    %load/vec4 v0x13192de90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.5, 4;
    %pushi/vec4 92, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x13192dc60_0, 0, 4;
    %load/vec4 v0x13192de90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.7, 4;
    %pushi/vec4 92, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
T_8.8 ;
    %jmp T_8.4;
T_8.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x13192dc60_0, 0, 4;
    %load/vec4 v0x13192df20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %jmp T_8.25;
T_8.9 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.10 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.11 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.12 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.13 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.14 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.15 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.16 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.17 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.18 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.19 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.20 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.21 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.22 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.23 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13192dc60_0, 0, 4;
    %load/vec4 v0x13192df20_0;
    %cmpi/u 9, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.26, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
    %jmp T_8.27;
T_8.26 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x13192e010_0, 0, 7;
T_8.27 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x131912570;
T_9 ;
    %wait E_0x131919db0;
    %load/vec4 v0x13192f040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13192ee90_0;
    %assign/vec4 v0x13192ef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13192e9d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13192e1f0_0;
    %load/vec4 v0x13192e890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x13192ef20_0;
    %load/vec4 v0x13192ee00_0;
    %cmp/e;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x13192ef20_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x13192ef20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13192e9d0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x13192ef20_0;
    %load/vec4 v0x13192ee90_0;
    %cmp/e;
    %jmp/0xz  T_9.6, 6;
    %load/vec4 v0x13192ef20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x13192ef20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13192e9d0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x13192ed70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x13192e9d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %load/vec4 v0x13192ef20_0;
    %subi 1, 0, 4;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %load/vec4 v0x13192ef20_0;
    %addi 1, 0, 4;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %assign/vec4 v0x13192ef20_0, 0;
    %load/vec4 v0x13192e9d0_0;
    %inv;
    %assign/vec4 v0x13192e9d0_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x13192e9d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %load/vec4 v0x13192ef20_0;
    %addi 1, 0, 4;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %load/vec4 v0x13192ef20_0;
    %subi 1, 0, 4;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %assign/vec4 v0x13192ef20_0, 0;
T_9.9 ;
T_9.7 ;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x13192ed70_0;
    %load/vec4 v0x13192e1f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x13192e9d0_0;
    %inv;
    %assign/vec4 v0x13192e9d0_0, 0;
T_9.14 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x131918560;
T_10 ;
    %vpi_call 2 26 "$dumpfile", "Parameterized_Ping_Pong_Counter.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x131918560 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13192f6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13192f360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13192f400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13192f4b0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13192f580_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13192f650_0, 0, 4;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13192f6e0_0, 0, 1;
    %delay 900000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13192f6e0_0, 0, 1;
    %vpi_call 2 36 "$finish" {0 0 0};
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13192f6e0_0, 0, 1;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13192f4b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13192f4b0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13192f6e0_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_10;
    .scope S_0x131918560;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x13192f360_0;
    %inv;
    %store/vec4 v0x13192f360_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Lab3_111062109_Parameterized_Ping_Pong_Counter_fpga_t.v";
    "./Lab3_111062109_Parameterized_Ping_Pong_Counter_fpga.v";
