# compile vhdl design source files
vhdl work  \
"../../../../../../src/PkgKAN.vhd" \
"../../../../../../src/PkgLUT.vhd" \
"../../../../../../src/LUT_0.vhd" \
"../../../../../../src/LUT_1.vhd" \
"../../../../../../src/KAN.vhd" \
"../../../../../tb_kan.vhd" \

# Do not sort compile order
nosort
