{
    "created_time": "2022-12-31T10:17:57Z",
    "files": [
        {
            "attachment_folder": "",
            "created_time": "2022-12-31T10:17:57Z",
            "id": "20071",
            "modified_time": "2022-12-31T10:17:57Z",
            "name": "chisel.md",
            "signature": "55995161119829",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2022-12-31T10:17:57Z",
            "id": "20084",
            "modified_time": "2022-12-31T10:17:57Z",
            "name": "FPGA.md",
            "signature": "111060936821845",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2022-12-31T10:17:57Z",
            "id": "20085",
            "modified_time": "2022-12-31T10:17:57Z",
            "name": "FPGA工具链.md",
            "signature": "89461546290261",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2022-12-31T10:17:57Z",
            "id": "20086",
            "modified_time": "2022-12-31T10:17:57Z",
            "name": "FPGA的github主题.md",
            "signature": "11361860979797",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2022-12-31T10:17:57Z",
            "id": "20098",
            "modified_time": "2022-12-31T10:17:57Z",
            "name": "IC设计全套工具链.md",
            "signature": "15214446644309",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2022-12-31T10:17:57Z",
            "id": "20204",
            "modified_time": "2022-12-31T10:17:57Z",
            "name": "spinalHDL.md",
            "signature": "55522714717269",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2022-12-31T10:17:57Z",
            "id": "20205",
            "modified_time": "2022-12-31T10:17:57Z",
            "name": "VerilogHDL.md",
            "signature": "53658698910805",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2022-12-31T10:17:57Z",
            "id": "20214",
            "modified_time": "2023-04-15T04:03:41Z",
            "name": "《深入理解Risc-V程序开发》.md",
            "signature": "64357462445141",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "created_time": "2022-12-31T10:17:57Z",
            "id": "20215",
            "modified_time": "2022-12-31T10:17:57Z",
            "name": "优秀的 Verilog_FPGA 项目.md",
            "signature": "70177143131221",
            "tags": [
            ]
        }
    ],
    "folders": [
        {
            "name": "Bluespec (BSV)"
        },
        {
            "name": "Clang-Doc资料教程文档api"
        },
        {
            "name": "CPU"
        },
        {
            "name": "Haskell-impelmentation-chip-fpga-SOc"
        },
        {
            "name": "Haskell-OS-hardware"
        },
        {
            "name": "IC工程师"
        },
        {
            "name": "RISC_v_Projects"
        },
        {
            "name": "ROS"
        },
        {
            "name": "sicp-Racket-Lisp-Scheme"
        },
        {
            "name": "verilogHDL自动机"
        },
        {
            "name": "Zephyr"
        },
        {
            "name": "ZYNQ-PYNQ"
        },
        {
            "name": "好的课程资料"
        },
        {
            "name": "开发板"
        },
        {
            "name": "数字电路与函数式编程"
        },
        {
            "name": "纯机械计算机"
        },
        {
            "name": "组合逻辑电路设计"
        }
    ],
    "id": "20068",
    "modified_time": "2022-12-31T10:17:57Z",
    "signature": "80394870328405",
    "version": 3
}
