<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_32_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>23974</id>
			<source_loc>22325</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23975</id>
			<source_loc>22344</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23976</id>
			<source_loc>22430</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_1</name>
		<resource>
			<latency>0</latency>
			<delay>2.2759</delay>
			<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>2701.1160</unit_area>
			<comb_area>2701.1160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2701.1160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>MUX(2)</label>
			<unit_area>76.6080</unit_area>
			<comb_area>76.6080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>306.4320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.5801</delay>
			<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>269.8380</unit_area>
			<comb_area>269.8380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>269.8380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2915</delay>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>126.1980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4215</delay>
			<module_name>DC_Filter_N_Mux_32_3_43_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>122.7780</unit_area>
			<comb_area>122.7780</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>122.7780</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.7425</delay>
			<module_name>DC_Filter_Add2i1s32_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>122.0940</unit_area>
			<comb_area>122.0940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>122.0940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.6213</delay>
			<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>113.8860</unit_area>
			<comb_area>113.8860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>113.8860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_32_2_41_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>87.5520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9984</delay>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.2660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0892</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
			<unit_area>63.2700</unit_area>
			<comb_area>63.2700</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>63.2700</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0577</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + (/*cliff*/sc_int&lt;32&gt;)(b + 1LL)) ) * 258ULL + a)</label>
			<unit_area>57.4560</unit_area>
			<comb_area>57.4560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>57.4560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8485</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 3ULL) ) * 258ULL + a)</label>
			<unit_area>45.4860</unit_area>
			<comb_area>45.4860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>45.4860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8695</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 6ULL) ) * 258ULL + a)</label>
			<unit_area>42.7500</unit_area>
			<comb_area>42.7500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>42.7500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7132</delay>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 258ULL + a)</label>
			<unit_area>36.5940</unit_area>
			<comb_area>36.5940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>36.5940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6207</delay>
			<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>35.9100</unit_area>
			<comb_area>35.9100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>35.9100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3754</delay>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>27.7020</unit_area>
			<comb_area>27.7020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>27.7020</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4687</delay>
			<module_name>DC_Filter_gen000001_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>25.6500</unit_area>
			<comb_area>25.6500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>25.6500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3931</delay>
			<module_name>DC_Filter_gen000003_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>23.9400</unit_area>
			<comb_area>23.9400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>23.9400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5312</delay>
			<module_name>DC_Filter_gen000002_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>21.5460</unit_area>
			<comb_area>21.5460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.5460</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4522</delay>
			<module_name>DC_Filter_LtiLLs32_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>20.5200</unit_area>
			<comb_area>20.5200</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>20.5200</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3875</delay>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 3ULL + a)</label>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2957</delay>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>15.7320</unit_area>
			<comb_area>15.7320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.7320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1684</delay>
			<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X32_mask1</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>248</reg_bits>
		<reg_count>17</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>248</count>
			<total_area>1357.0560</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>3506.1773</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9236.0453</total_area>
		<comb_area>7876.9893</comb_area>
		<seq_area>1355.0560</seq_area>
		<total_bits>248</total_bits>
		<state_count>27</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_32_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_32_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>23978</id>
			<source_loc>23331</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23979</id>
			<source_loc>23350</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23980</id>
			<source_loc>23436</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_2</name>
		<resource>
			<latency>0</latency>
			<delay>2.2759</delay>
			<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>2701.1160</unit_area>
			<comb_area>2701.1160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2701.1160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>MUX(2)</label>
			<unit_area>76.6080</unit_area>
			<comb_area>76.6080</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>306.4320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.5801</delay>
			<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>269.8380</unit_area>
			<comb_area>269.8380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>269.8380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2915</delay>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>126.1980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4215</delay>
			<module_name>DC_Filter_N_Mux_32_3_43_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>122.7780</unit_area>
			<comb_area>122.7780</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>122.7780</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.7425</delay>
			<module_name>DC_Filter_Add2i1s32_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>122.0940</unit_area>
			<comb_area>122.0940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>122.0940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.6213</delay>
			<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>113.8860</unit_area>
			<comb_area>113.8860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>113.8860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_32_2_41_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>43.7760</unit_area>
			<comb_area>43.7760</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>87.5520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9984</delay>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.2660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0892</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
			<unit_area>63.2700</unit_area>
			<comb_area>63.2700</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>63.2700</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0577</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (c * 3ULL + (/*cliff*/sc_int&lt;32&gt;)(b + 1LL)) ) * 258ULL + a)</label>
			<unit_area>57.4560</unit_area>
			<comb_area>57.4560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>57.4560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8485</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 3ULL) ) * 258ULL + a)</label>
			<unit_area>45.4860</unit_area>
			<comb_area>45.4860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>45.4860</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8695</delay>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(( (b + 6ULL) ) * 258ULL + a)</label>
			<unit_area>42.7500</unit_area>
			<comb_area>42.7500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>42.7500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7132</delay>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 258ULL + a)</label>
			<unit_area>36.5940</unit_area>
			<comb_area>36.5940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>36.5940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6207</delay>
			<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>35.9100</unit_area>
			<comb_area>35.9100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>35.9100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3754</delay>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>27.7020</unit_area>
			<comb_area>27.7020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>27.7020</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4687</delay>
			<module_name>DC_Filter_gen000001_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>25.6500</unit_area>
			<comb_area>25.6500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>25.6500</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3931</delay>
			<module_name>DC_Filter_gen000003_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>23.9400</unit_area>
			<comb_area>23.9400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>23.9400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5312</delay>
			<module_name>DC_Filter_gen000002_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>21.5460</unit_area>
			<comb_area>21.5460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.5460</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4522</delay>
			<module_name>DC_Filter_LtiLLs32_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>20.5200</unit_area>
			<comb_area>20.5200</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>20.5200</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3875</delay>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 3ULL + a)</label>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2957</delay>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>15.7320</unit_area>
			<comb_area>15.7320</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>15.7320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1684</delay>
			<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X32_mask2</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>248</reg_bits>
		<reg_count>17</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>248</count>
			<total_area>1357.0560</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>3506.1773</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9236.0453</total_area>
		<comb_area>7876.9893</comb_area>
		<seq_area>1355.0560</seq_area>
		<total_bits>248</total_bits>
		<state_count>27</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_32_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter_2</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>12</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>13</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>27</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>28</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>52</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>55</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>70</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>71</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>72</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>73</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>83</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>84</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>85</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>102</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>107</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>109</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>110</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>111</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>112</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>113</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>118</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>do_filter_1</thread>
		<state_reg>
			<name>global_state1</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>12</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>13</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>27</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>28</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>33</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>52</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>55</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>70</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>71</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>72</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>73</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>83</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>84</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>85</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>102</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>107</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>109</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>110</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>111</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>112</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>113</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>118</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl10</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl11</survivor>
		<absorbed>gs_ctrl12</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl11</survivor>
		<absorbed>gs_ctrl13</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl25</survivor>
		<absorbed>gs_ctrl26</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl27</survivor>
		<absorbed>gs_ctrl28</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl27</survivor>
		<absorbed>gs_ctrl29</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Eqi2u2_4_92_in1</survivor>
		<absorbed>DC_Filter_Eqi1u2_4_93_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Eqi2u2_4_92_in1</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_94_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Eqi2u2_4_34_in1</survivor>
		<absorbed>DC_Filter_Eqi1u2_4_35_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Eqi2u2_4_34_in1</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_36_in1</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>f1_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>74304</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>f2_array_rgb</name>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>74304</total_bits>
			<source_loc>937</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="32">sc_int</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>f2_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>74304</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>74304</total_bits>
			<source_loc>939</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="32">sc_int</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask1</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask1</name>
			<module_name>DC_Filter_ROM_9X32_mask1</module_name>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<source_loc>956</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="32">sc_int</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask2</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask2</name>
			<module_name>DC_Filter_ROM_9X32_mask2</module_name>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<source_loc>969</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="32">sc_int</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>2.2759</delay>
		<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>2701.1160</unit_area>
		<comb_area>2701.1160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5402.2320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>8</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>612.8640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.5801</delay>
		<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>269.8380</unit_area>
		<comb_area>269.8380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>539.6760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2915</delay>
		<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>18</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>252.3960</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4215</delay>
		<module_name>DC_Filter_N_Mux_32_3_43_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(3)</label>
		<unit_area>122.7780</unit_area>
		<comb_area>122.7780</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>245.5560</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.7425</delay>
		<module_name>DC_Filter_Add2i1s32_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>122.0940</unit_area>
		<comb_area>122.0940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>244.1880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.6213</delay>
		<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>113.8860</unit_area>
		<comb_area>113.8860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>227.7720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_32_2_41_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>175.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9984</delay>
		<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>152.5320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0892</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
		<unit_area>63.2700</unit_area>
		<comb_area>63.2700</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>126.5400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0577</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (c * 3ULL + (/*cliff*/sc_int&lt;32&gt;)(b + 1LL)) ) * 258ULL + a)</label>
		<unit_area>57.4560</unit_area>
		<comb_area>57.4560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>114.9120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8485</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (b + 3ULL) ) * 258ULL + a)</label>
		<unit_area>45.4860</unit_area>
		<comb_area>45.4860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>90.9720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8695</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( (b + 6ULL) ) * 258ULL + a)</label>
		<unit_area>42.7500</unit_area>
		<comb_area>42.7500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>85.5000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7132</delay>
		<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(b * 258ULL + a)</label>
		<unit_area>36.5940</unit_area>
		<comb_area>36.5940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>73.1880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6207</delay>
		<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>35.9100</unit_area>
		<comb_area>35.9100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>71.8200</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3754</delay>
		<module_name>DC_Filter_Add2i1u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>27.7020</unit_area>
		<comb_area>27.7020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>55.4040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4687</delay>
		<module_name>DC_Filter_gen000001_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>51.3000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3931</delay>
		<module_name>DC_Filter_gen000003_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>47.8800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5312</delay>
		<module_name>DC_Filter_gen000002_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>21.5460</unit_area>
		<comb_area>21.5460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>43.0920</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4522</delay>
		<module_name>DC_Filter_LtiLLs32_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>20.5200</unit_area>
		<comb_area>20.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>41.0400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>35.5680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2957</delay>
		<module_name>DC_Filter_Add2iLLu9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.4640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>2</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_Eqi2u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_Eqi1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_32_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.7880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1684</delay>
		<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DC_Filter_Add2i1u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X32_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X32_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>DC_Filter_Mul_12U_3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>564</reg_bits>
	<reg_count>68</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>564</count>
		<total_area>4644.3600</total_area>
		<unit_area>8.2347</unit_area>
		<comb_area>0.7325</comb_area>
		<seq_area>7.5022</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>2699.4331</mux_area>
	<control_area>925.7923</control_area>
	<total_area>17050.7774</total_area>
	<comb_area>12819.5534</comb_area>
	<seq_area>4231.2240</seq_area>
	<total_bits>564</total_bits>
	<state_count>94</state_count>
	<netlist>
		<module_name>DC_Filter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>930</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>931</source_loc>
		</port>
		<source_loc>
			<id>23948</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>940,23945</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>23948</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>24173</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6271,941,21974,22935,23937</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>24173</source_loc>
		</port>
		<source_loc>
			<id>22573</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22346,22327</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>22573</source_loc>
		</port>
		<source_loc>
			<id>22966</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>943,22960</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>22966</source_loc>
		</port>
		<source_loc>
			<id>24186</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12004,944,21917</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>24186</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>24003</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2837,23432,23587,23588,23589,23590</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>24003</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>23968</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>946,23965</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>23968</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>24190</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19908,11494,11526,947,22980,23920,23957,6287,13288,13320</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>24190</source_loc>
		</port>
		<source_loc>
			<id>23579</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23352,23333</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>23579</source_loc>
		</port>
		<source_loc>
			<id>22913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>949,22907</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>22913</source_loc>
		</port>
		<source_loc>
			<id>24213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8932,950,21948</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>24213</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>24089</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2501,22426,22582,22583,22584,22585</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>24089</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>21895</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18599,21892,21894</sub_loc>
		</source_loc>
		<source_loc>
			<id>21897</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21895,21898,21899,21936</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>21897</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>21939</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18582,21938,21946,21937</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21939</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21949</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18583,21945,22916,22918</sub_loc>
		</source_loc>
		<source_loc>
			<id>22919</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21949,22920,22921</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>22919</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21947</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_32_4_65_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22981</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24191</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13292,11498,18564,22976,22977,22982,22990,22991,23959,19640</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>24191</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_122_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18498</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3572</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>6026</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>932,857,3572</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_122_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6026</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3570</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>6024</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>932,857,3570</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_122_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6024</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21886</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18556,21883,21885</sub_loc>
		</source_loc>
		<source_loc>
			<id>21888</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21886,21889,21890,21905</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>21888</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>21908</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18539,21907,21915,21906</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21908</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21918</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18540,21914,22948,22950</sub_loc>
		</source_loc>
		<source_loc>
			<id>22952</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21918,22953,22954</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>22952</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21916</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_32_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21975</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24171</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19345,18521,21970,21971,21976,21984,21985,23939</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>24171</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_121_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18498</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_121_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6026</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_121_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6024</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2554</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>7383</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2509,2492</sub_loc>
		</source_loc>
		<source_loc>
			<id>24145</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7383,22412</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_32Sx29S_32S_4_56_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>24145</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_3_43_4_55_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22411</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_54_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22413</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_28Sx1U_29S_4_50_in2</name>
			<datatype W="28">sc_int</datatype>
			<source_loc>2508</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_49_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22409</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_49_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2508</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_4U_1U_4_48_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22408</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24163</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2508,22406</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Mul_32Ux32U_32U_4_47_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24163</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24090</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2619,22403</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Mul_12U_3_4_45_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>24090</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Sx2U_10S_4_44_in2</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>2622</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2497</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl31</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2495</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl30</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22375</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_35_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22373</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_34_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22371</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_34_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2470</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl27</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>2372</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18227</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl25</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2366</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl24</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl22</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl21</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>22293</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000003_4_28_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>22328</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000001_4_30_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>22330</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2iLLu9_4_32_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>22332</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258u2_4_16_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>22347</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>22349</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_23_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>22351</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_46_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>22404</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1s32_4_10_in1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>18072</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>22313</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>2444</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl18</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2778</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl17</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2440</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl16</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_28Sx1U_29S_4_50_out1</name>
			<datatype W="29">sc_int</datatype>
			<source_loc>22653</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_82</name>
			<datatype W="29">sc_uint</datatype>
			<source_loc>22653</source_loc>
			<area>218.1960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>218.1960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_29</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>22650</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22706</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22650,22651</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_81</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>22706</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_53_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>22648</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_42_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>22645</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_52_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22643</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22703</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22642,22643</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_78</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22703</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_51_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22640</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22699</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22639,22640</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_77</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22699</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>24130</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2843,22635,22636,22637</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_76</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24130</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>24161</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2492,18315,22647,22648</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_80</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>24161</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>s_reg_79</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>22645</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u1_4_17_out1</name>
			<datatype W="3">sc_int</datatype>
			<source_loc>22299</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_11_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>22272</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24113</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18316,18163,18231,22618,22620,22619</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_73</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>24113</source_loc>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_27_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>22315</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24122</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18311,18317,18296,18287,18212,18232,18164,2314,2330,2322,22611,22612,22613,22615,22616,22614</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_72_slice</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>24122</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_44_4_59_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22609</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_44_4_39_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22606</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_44_4_58_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22602</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_41_4_38_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22599</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_44_4_57_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22595</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>22377</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_41_4_37_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22592</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LtiLLs32_4_22_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22642</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22571</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18498,22343,22324,23947,23940</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_121_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>22571</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22574</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18506,22429,22909,22917,22908</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_62_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22574</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21960</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18518,21959,22427,21958</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21960</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21896</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18489,21893,21935,21957,22257,22428</sub_loc>
		</source_loc>
		<source_loc>
			<id>22586</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21896,22587,22588</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>22586</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u8_4_61_out1</name>
			<datatype W="10">sc_int</datatype>
			<source_loc>22431</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24167</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18234,18277,22633,22632</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_75</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24167</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>22355</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24169</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2401,2409,2316,2332,2324,2417,18354,22622,22623,22624,22625,22626,22627,22628,22629,22630</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_74</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>24169</source_loc>
			<area>97.8120</area>
			<comb_area>15.0480</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_11</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1s32_4_10_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>22334</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>22301</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000002_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22639</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_12_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>22274</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21981</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18484,21973,22255,22342,22345,22323,22326</sub_loc>
		</source_loc>
		<source_loc>
			<id>22575</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21981,22576,22577,22578,22579,22580,23938</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>22575</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<source_loc>
			<id>7386</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19906,2492</sub_loc>
		</source_loc>
		<source_loc>
			<id>7379</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19906,2470</sub_loc>
		</source_loc>
		<source_loc>
			<id>24147</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7386,7379,22590,22591,22592,22593,22595,22594</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_69</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24147</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>7385</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19905,2492</sub_loc>
		</source_loc>
		<source_loc>
			<id>7380</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19905,2470</sub_loc>
		</source_loc>
		<source_loc>
			<id>24151</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7385,7380,22597,22598,22599,22600,22602,22601</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_70</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24151</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>7384</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19904,2492</sub_loc>
		</source_loc>
		<source_loc>
			<id>7381</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19904,2470</sub_loc>
		</source_loc>
		<source_loc>
			<id>24154</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7384,7381,22604,22605,22606,22607,22609,22608</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_71</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24154</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_60_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>22423</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Sx2U_10S_4_44_out1</name>
			<datatype W="10">sc_int</datatype>
			<source_loc>22584</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2554</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>22000</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18488,21993,22256,22344,22325,22430,23974,23975,23976</sub_loc>
		</source_loc>
		<signal>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22000</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2889</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>7327</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2845,2828</sub_loc>
		</source_loc>
		<source_loc>
			<id>24048</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7327,23418</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_32Sx29S_32S_4_114_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>24048</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_3_43_4_113_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>23417</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_112_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23419</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_28Sx1U_29S_4_108_in2</name>
			<datatype W="28">sc_int</datatype>
			<source_loc>2844</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_107_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23415</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_107_in1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2844</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_4U_1U_4_106_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23414</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24061</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2844,23412</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Mul_32Ux32U_32U_4_105_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24061</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24004</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2619,23409</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Mul_12U_3_4_103_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>24004</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Sx2U_10S_4_102_in2</name>
			<datatype W="9">sc_int</datatype>
			<source_loc>2622</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_99_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2833</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_99_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2831</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl14</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_94_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23381</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_93_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23379</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_92_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23377</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi2u2_4_92_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2806</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl11</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>2708</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18010</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2702</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl8</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl7</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_ss_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl5</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>23299</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000003_4_86_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>23334</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000001_4_88_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>23336</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2iLLu9_4_90_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>23338</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258u2_4_74_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>23353</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_79_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>23355</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_81_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>23357</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_13Sx10U_13S_4_104_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>23410</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1s32_4_68_in1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>18072</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>23319</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>2780</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2778</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2776</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_28Sx1U_29S_4_108_out1</name>
			<datatype W="29">sc_int</datatype>
			<source_loc>23658</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_164</name>
			<datatype W="29">sc_uint</datatype>
			<source_loc>23658</source_loc>
			<area>218.1960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>218.1960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_29</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2u2Mul2i3u2_4_99_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>23655</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>23711</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23655,23656</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_163</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>23711</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_111_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>23653</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_100_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>23650</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Eqi1u2_4_110_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23648</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>23708</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23647,23648</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_160</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23708</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_109_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23645</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>23704</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23644,23645</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_159</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23704</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>24040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2843,23640,23641,23642</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_158</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24040</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<source_loc>
			<id>24059</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2828,18098,23652,23653</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_162</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>24059</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>s_reg_161</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>23650</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u1_4_75_out1</name>
			<datatype W="3">sc_int</datatype>
			<source_loc>23305</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_69_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>23278</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24017</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17946,18099,18014,23623,23625,23624</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_155</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>24017</source_loc>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_85_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>23321</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24034</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18094,18079,18070,17995,18015,17947,18100,2650,2666,2658,23616,23617,23618,23620,23621,23619</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_154_slice</name>
			<datatype W="2">sc_int</datatype>
			<source_loc>24034</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_44_4_117_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>23614</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_44_4_97_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>23611</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_44_4_116_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>23607</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_41_4_96_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>23604</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_44_4_115_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>23600</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_98_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>23383</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_32_2_41_4_95_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>23597</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LtiLLs32_4_80_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23647</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>23577</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18462,23349,23330,23967,23960</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_122_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>23577</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>22951</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18470,22949,22962,23435,22961</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_64_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>22951</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21929</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18482,21928,23433,21927</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>21929</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>21887</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18453,21884,21904,21926,23263,23434</sub_loc>
		</source_loc>
		<source_loc>
			<id>23591</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21887,23592,23593</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>23591</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1u8_4_119_out1</name>
			<datatype W="10">sc_int</datatype>
			<source_loc>23437</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24064</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18017,18060,23638,23637</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_157</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24064</source_loc>
			<area>240.7680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_32</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>23361</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24066</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2737,2745,2652,2668,2660,2753,18137,23627,23628,23629,23630,23631,23632,23633,23634,23635</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_156</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>24066</source_loc>
			<area>97.8120</area>
			<comb_area>15.0480</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_11</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add2i1s32_4_68_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>23340</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>23307</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen000002_4_78_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23644</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_70_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>23280</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>24192</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13291,11497,18448,22979,23261,23348,23351,23329,23332,23581,23582,23583,23584,23585,23958</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>24192</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<source_loc>
			<id>7330</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19899,2828</sub_loc>
		</source_loc>
		<source_loc>
			<id>7323</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19899,2806</sub_loc>
		</source_loc>
		<source_loc>
			<id>24049</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7330,7323,23595,23596,23597,23598,23600,23599</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_151</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24049</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>7329</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19897,2828</sub_loc>
		</source_loc>
		<source_loc>
			<id>7324</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19897,2806</sub_loc>
		</source_loc>
		<source_loc>
			<id>24051</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7329,7324,23602,23603,23604,23605,23607,23606</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_152</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24051</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<source_loc>
			<id>7325</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19895,2806</sub_loc>
		</source_loc>
		<source_loc>
			<id>7328</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>19895,2828</sub_loc>
		</source_loc>
		<source_loc>
			<id>24056</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7325,7328,23609,23610,23611,23612,23614,23613</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_153</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24056</source_loc>
			<area>284.5440</area>
			<comb_area>43.7760</comb_area>
			<seq_area>240.7680</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_32</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>23429</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_9Sx2U_10S_4_102_out1</name>
			<datatype W="10">sc_int</datatype>
			<source_loc>23589</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2889</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>23006</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18452,22999,23262,23350,23331,23436,23978,23979,23980</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>23006</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>f1_array_rgb_DIN</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>2547</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7296</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7296</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2501</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>24132</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2843,22405</sub_loc>
		</source_loc>
		<signal>
			<name>f1_array_rgb_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24132</source_loc>
		</signal>
		<signal>
			<name>mask1_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18305</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask1_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>22637</source_loc>
		</signal>
		<signal>
			<name>f2_array_rgb_DIN</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>2882</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7296</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7296</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2837</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>24042</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2843,23411</sub_loc>
		</source_loc>
		<signal>
			<name>f2_array_rgb_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>24042</source_loc>
		</signal>
		<signal>
			<name>mask2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18088</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask2_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>23642</source_loc>
		</signal>
		<source_loc>
			<id>23847</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23642</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X32_mask2</module_name>
			<name>mask2</name>
			<instance_name>mask2</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>in1,mask2_in1</port_conn>
			<port_conn>out1,mask2_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>23847</source_loc>
		</module_inst>
		<source_loc>
			<id>23846</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23275,23301,23302,23320,23335,23337,23339,23354,23356,23358,23411</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<name>f2_array_rgb</name>
			<instance_name>f2_array_rgb</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>DIN,f2_array_rgb_DIN</port_conn>
			<port_conn>CE,f2_array_rgb_CE</port_conn>
			<port_conn>RW,f2_array_rgb_RW</port_conn>
			<port_conn>in1,f2_array_rgb_in1</port_conn>
			<port_conn>out1,f2_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>23846</source_loc>
		</module_inst>
		<source_loc>
			<id>22842</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22637</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X32_mask1</module_name>
			<name>mask1</name>
			<instance_name>mask1</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>in1,mask1_in1</port_conn>
			<port_conn>out1,mask1_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>22842</source_loc>
		</module_inst>
		<source_loc>
			<id>22841</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22269,22295,22296,22314,22329,22331,22333,22348,22350,22352,22405</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X32_1</module_name>
			<name>f1_array_rgb</name>
			<instance_name>f1_array_rgb</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>DIN,f1_array_rgb_DIN</port_conn>
			<port_conn>CE,f1_array_rgb_CE</port_conn>
			<port_conn>RW,f1_array_rgb_RW</port_conn>
			<port_conn>in1,f1_array_rgb_in1</port_conn>
			<port_conn>out1,f1_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>22841</source_loc>
		</module_inst>
		<source_loc>
			<id>1923</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>23</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7276</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>931,1923</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>76.7788</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>i_rgb_inside_data</name>
			</rhs>
			<lhs>
				<name>o_result_data</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_102_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_151</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_152</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_153</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>1.0514</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_70_out1</name>
				<name>DC_Filter_gen000002_4_78_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
				<name>s_reg_156</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
				<name>s_reg_157</name>
				<name>DC_Filter_Add2i1u8_4_119_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>o_result_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_122_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_64_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_151</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5927</controller_delay>
			<lhs>
				<name>s_reg_151</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_41_4_95_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_44_4_115_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
				<name>DC_Filter_LtiLLs32_4_80_out1</name>
				<name>DC_Filter_gen000002_4_78_out1</name>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
				<name>s_reg_156</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_98_out1</name>
				<name>DC_Filter_Add2i1u8_4_119_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_152</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5927</controller_delay>
			<lhs>
				<name>s_reg_152</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_41_4_96_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_44_4_116_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
				<name>DC_Filter_LtiLLs32_4_80_out1</name>
				<name>DC_Filter_gen000002_4_78_out1</name>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
				<name>s_reg_156</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_98_out1</name>
				<name>DC_Filter_Add2i1u8_4_119_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_153</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5927</controller_delay>
			<lhs>
				<name>s_reg_153</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_44_4_97_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_44_4_117_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
				<name>DC_Filter_LtiLLs32_4_80_out1</name>
				<name>DC_Filter_gen000002_4_78_out1</name>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
				<name>s_reg_156</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_98_out1</name>
				<name>DC_Filter_Add2i1u8_4_119_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_154_slice</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx8i2c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>18.4934</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.9800</controller_delay>
			<lhs>
				<name>s_reg_154_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_70_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_85_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_98_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_70_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_85_out1</name>
				<name>s_reg_156</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_98_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
				<name>DC_Filter_Add2i1u8_4_119_out1</name>
				<name>s_reg_157</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_155</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>23.2717</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.9800</controller_delay>
			<lhs>
				<name>s_reg_155</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_69_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_155</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u1_4_75_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_161</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_156</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_69_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_70_out1</name>
				<name>DC_Filter_Add2i1u1_4_75_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
				<name>s_reg_161</name>
				<name>s_reg_162</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
				<name>s_reg_157</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_156</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_11bx6i2c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>67.5626</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5927</controller_delay>
			<lhs>
				<name>s_reg_156</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1s32_4_68_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_LtiLLs32_4_80_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>9</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u8_4_119_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_156</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_69_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_70_out1</name>
				<name>DC_Filter_Add2i1u1_4_75_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
				<name>DC_Filter_gen000002_4_78_out1</name>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_98_out1</name>
				<name>DC_Filter_Add2i1u8_4_119_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_157</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>84.7333</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5927</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_157</name>
			</lhs>
			<rhs>
				<name>s_reg_158</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
				<name>s_reg_156</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_158</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_158</name>
			</lhs>
			<rhs>
				<name>mask2_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_159</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_OrReduction_2U_1U_4_109_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_159</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_160</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_Eqi1u2_4_110_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_160</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_161</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_100_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_161</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_162</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>10.8657</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_162</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_111_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_163</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.4180</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_99_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_163</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_162</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_164</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_108_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_164</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_85_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_155</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_155</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in1</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1s32_4_68_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2i1s32_4_68_in1</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_157</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1s32_4_68_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl3</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1s32_4_68</name>
			<dissolved_from>DC_Filter_Add2i1s32_4_68</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1s32_4_68_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2790</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx9i0c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>120.6174</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67_out1</name>
			</rhs>
			<lhs>
				<name>f2_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000003_4_86_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000001_4_88_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2iLLu9_4_90_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_74_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_79_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_81_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_13Sx10U_13S_4_104_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_DIN</name>
			<async/>
			<module_name>mux_32bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>162.9012</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_inside_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl5</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>1.0514</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl6</name>
				<name>s_reg_156</name>
				<name>DC_Filter_Add2i1u1_4_75_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
				<name>DC_Filter_LtiLLs32_4_80_out1</name>
				<name>DC_Filter_gen000002_4_78_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_85_out1</name>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
				<name>s_reg_157</name>
				<name>DC_Filter_Add2i1u8_4_119_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl7</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
				<name>DC_Filter_LtiLLs32_4_80_out1</name>
				<name>DC_Filter_gen000002_4_78_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_85_out1</name>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_69</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_69</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_155</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_69_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_70</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_70</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_70_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in3</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl8</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in2</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5213</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_155</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1u1_4_75_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>s_reg_156</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5213</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>s_reg_156</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258u2_4_74</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258u2_4_74</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_74_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2652</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u1_4_75</name>
			<dissolved_from>DC_Filter_Add2i1u1_4_75</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_155</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u1_4_75_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2705</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_77</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_77</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000002_4_78</name>
			<dissolved_from>DC_Filter_gen000002_4_78</dissolved_from>
			<async/>
			<rhs>
				<value>257</value>
			</rhs>
			<rhs>
				<name>s_reg_157</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000002_4_78_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2720</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_79</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i3u2_4_79</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_79_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2660</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_LtiLLs32_4_80</name>
			<dissolved_from>DC_Filter_LtiLLs32_4_80</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_157</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LtiLLs32_4_80_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2763</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_81</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i6u2_4_81</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_81_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2668</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_83</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_83</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_85</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_85</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_85_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000003_4_86</name>
			<dissolved_from>DC_Filter_gen000003_4_86</dissolved_from>
			<async/>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000003_4_86_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2737</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000001_4_88</name>
			<dissolved_from>DC_Filter_gen000001_4_88</dissolved_from>
			<async/>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000001_4_88_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2745</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2iLLu9_4_90</name>
			<dissolved_from>DC_Filter_Add2iLLu9_4_90</dissolved_from>
			<async/>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2iLLu9_4_90_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2753</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Eqi2u2_4_92_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_98_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_92_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl11</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_92</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_92</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Eqi2u2_4_92_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_92_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_93</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_93</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Eqi2u2_4_92_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_93_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_94</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_94</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Eqi2u2_4_92_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_94_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_41_4_95</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_41_4_95</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_41_4_95_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_151</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi2u2_4_92_out1</name>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_41_4_96</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_41_4_96</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_41_4_96_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_152</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi1u2_4_93_out1</name>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_44_4_97</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_44_4_97</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_153</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_44_4_97_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_94_out1</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_98</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_98</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_98_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_99_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_99_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_162</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_161</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_99_in1</name>
			<async/>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_99_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_155</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u2Mul2i3u2_4_99</name>
			<dissolved_from>DC_Filter_Add2u2Mul2i3u2_4_99</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_99_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_99_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_99_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_mask2_in1</name>
			<lhs>
				<name>mask2_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_99_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_100</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_100</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_155</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_100_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_Add_9Sx2U_10S_4_102_in2</name>
			<lhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_102_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_156</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_9Sx2U_10S_4_102</name>
			<dissolved_from>DC_Filter_Add_9Sx2U_10S_4_102</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_102_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_102_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_12U_3_4_103</name>
			<dissolved_from>DC_Filter_Mul_12U_3_4_103</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_163</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_12U_3_4_103_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_13Sx10U_13S_4_104</name>
			<dissolved_from>DC_Filter_Add_13Sx10U_13S_4_104</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_12U_3_4_103_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_104_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2619</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_32Ux32U_32U_4_105</name>
			<dissolved_from>DC_Filter_Mul_32Ux32U_32U_4_105</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_158</name>
			</rhs>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_105_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2843</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_4U_1U_4_106</name>
			<dissolved_from>DC_Filter_OrReduction_4U_1U_4_106</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Mul_32Ux32U_32U_4_105_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_4U_1U_4_106_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_And_1Ux1U_1U_4_107_in1</name>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_107_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_105_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_107</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_107</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_107_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_OrReduction_4U_1U_4_106_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_107_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_Add_28Sx1U_29S_4_108_in2</name>
			<lhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_108_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_105_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_28Sx1U_29S_4_108</name>
			<dissolved_from>DC_Filter_Add_28Sx1U_29S_4_108</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_107_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_108_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_108_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_109</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_109</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_162</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_109_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_110</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_110</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_163</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_110_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_111</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_111</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_162</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_111_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_112</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_112</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_163</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_112_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_3_43_4_113</name>
			<dissolved_from>DC_Filter_N_Mux_32_3_43_4_113</dissolved_from>
			<async/>
			<mux_area>122.7780</mux_area>
			<mux_delay>0.1207</mux_delay>
			<control_delay>0.4215</control_delay>
			<rhs>
				<name>s_reg_151</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_3_43_4_113_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_153</name>
			</rhs>
			<rhs>
				<name>s_reg_152</name>
			</rhs>
			<cond>
				<name>s_reg_163</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_32Sx29S_32S_4_114</name>
			<dissolved_from>DC_Filter_Add_32Sx29S_32S_4_114</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_164</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_3_43_4_113_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_114_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2845</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_44_4_115</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_44_4_115</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_114_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_44_4_115_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_151</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi2u2_4_112_out1</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_44_4_116</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_44_4_116</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_114_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_44_4_116_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_152</name>
			</rhs>
			<cond>
				<name>s_reg_160</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_44_4_117</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_44_4_117</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_153</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_44_4_117_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_114_out1</name>
			</rhs>
			<cond>
				<name>s_reg_159</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_118</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_118</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_154_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u8_4_119</name>
			<dissolved_from>DC_Filter_Add2i1u8_4_119</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_156</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u8_4_119_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2872</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7276</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_5bx9i8c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>41.9693</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.9800</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>17</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>19</value>
			</rhs>
			<rhs>
				<value>18</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_156</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_69_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_70_out1</name>
				<name>DC_Filter_Add2i1u1_4_75_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_77_out1</name>
				<name>DC_Filter_gen000002_4_78_out1</name>
				<name>DC_Filter_LtiLLs32_4_80_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_85_out1</name>
				<name>DC_Filter_Add2i1s32_4_68_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_83_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_98_out1</name>
				<name>s_reg_162</name>
				<name>s_reg_161</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_118_out1</name>
				<name>DC_Filter_Add2i1u8_4_119_out1</name>
				<name>s_reg_157</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl5</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl5</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl7</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl7</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl8</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl8</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl11</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl11</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl14</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl14</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<source_loc>
			<id>1919</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>18</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7338</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>931,1919</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_rgb_inside_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>76.7788</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>i_rgb_data</name>
			</rhs>
			<lhs>
				<name>o_rgb_inside_data</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_44_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_69</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_70</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_71</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_60_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>1.0514</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_12_out1</name>
				<name>DC_Filter_gen000002_4_20_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
				<name>s_reg_74</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
				<name>s_reg_75</name>
				<name>DC_Filter_Add2i1u8_4_61_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_60_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_stall1</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_121_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_62_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_69</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5927</controller_delay>
			<lhs>
				<name>s_reg_69</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_41_4_37_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_44_4_57_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
				<name>DC_Filter_LtiLLs32_4_22_out1</name>
				<name>DC_Filter_gen000002_4_20_out1</name>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
				<name>s_reg_74</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
				<name>DC_Filter_Add2i1u8_4_61_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_70</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5927</controller_delay>
			<lhs>
				<name>s_reg_70</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_41_4_38_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_44_4_58_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
				<name>DC_Filter_LtiLLs32_4_22_out1</name>
				<name>DC_Filter_gen000002_4_20_out1</name>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
				<name>s_reg_74</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
				<name>DC_Filter_Add2i1u8_4_61_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_71</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5927</controller_delay>
			<lhs>
				<name>s_reg_71</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_44_4_39_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_2_44_4_59_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
				<name>DC_Filter_LtiLLs32_4_22_out1</name>
				<name>DC_Filter_gen000002_4_20_out1</name>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
				<name>s_reg_74</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
				<name>DC_Filter_Add2i1u8_4_61_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_72_slice</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx8i2c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>18.4934</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.9800</controller_delay>
			<lhs>
				<name>s_reg_72_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_60_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_12_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_27_out1</name>
				<name>s_reg_74</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_60_out1</name>
				<name>DC_Filter_Add2i1u8_4_61_out1</name>
				<name>s_reg_75</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_73</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>23.2717</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.9800</controller_delay>
			<lhs>
				<name>s_reg_73</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_11_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_73</name>
					</rhs>
					<lsb>0</lsb>
					<msb>2</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u1_4_17_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>s_reg_74</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_11_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_12_out1</name>
				<name>DC_Filter_Add2i1u1_4_17_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
				<name>s_reg_79</name>
				<name>s_reg_80</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_60_out1</name>
				<name>s_reg_75</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_74</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_11bx6i2c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>67.5626</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5927</controller_delay>
			<lhs>
				<name>s_reg_74</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1s32_4_10_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_LtiLLs32_4_22_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>9</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1u8_4_61_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>s_reg_74</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_11_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_12_out1</name>
				<name>DC_Filter_Add2i1u1_4_17_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
				<name>DC_Filter_gen000002_4_20_out1</name>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
				<name>DC_Filter_Add2i1u8_4_61_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_75</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>84.7333</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5927</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_75</name>
			</lhs>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
				<name>s_reg_74</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_76</name>
			<clock>i_clk</clock>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_76</name>
			</lhs>
			<rhs>
				<name>mask1_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_77</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_OrReduction_2U_1U_4_51_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_77</name>
			</lhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_78</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_Eqi1u2_4_52_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_78</name>
			</lhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_79</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_42_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_79</name>
			</lhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_80</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>10.8657</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_80</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_53_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_81</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.4180</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_81</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_80</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_82</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_50_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_82</name>
			</lhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_27_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl16</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_73</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_73</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>gs_ctrl17</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1s32_4_10_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl18</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2i1s32_4_10_in1</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>99.3442</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_75</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1s32_4_10_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl19</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1s32_4_10</name>
			<dissolved_from>DC_Filter_Add2i1s32_4_10</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2i1s32_4_10_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2790</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx9i0c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>120.6174</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9_out1</name>
			</rhs>
			<lhs>
				<name>f1_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000003_4_28_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_gen000001_4_30_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2iLLu9_4_32_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_16_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_23_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_13Sx10U_13S_4_46_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl20</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_DIN</name>
			<async/>
			<module_name>mux_32bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>162.9012</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl21</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>1.0514</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl22</name>
				<name>s_reg_74</name>
				<name>DC_Filter_Add2i1u1_4_17_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
				<name>DC_Filter_LtiLLs32_4_22_out1</name>
				<name>DC_Filter_gen000002_4_20_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_27_out1</name>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
				<name>s_reg_75</name>
				<name>DC_Filter_Add2i1u8_4_61_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl23</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
				<name>DC_Filter_LtiLLs32_4_22_out1</name>
				<name>DC_Filter_gen000002_4_20_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_27_out1</name>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_11</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_11</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_73</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_12</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in3</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl24</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in2</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5213</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_73</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add2i1u1_4_17_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
				<name>s_reg_74</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5213</controller_delay>
			<rhs>
				<value>1</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
				<name>s_reg_74</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in1</name>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in2</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_in3</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2708</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258u2_4_16</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258u2_4_16</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258u2_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2652</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u1_4_17</name>
			<dissolved_from>DC_Filter_Add2i1u1_4_17</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_73</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u1_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2705</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_19</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000002_4_20</name>
			<dissolved_from>DC_Filter_gen000002_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>257</value>
			</rhs>
			<rhs>
				<name>s_reg_75</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000002_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2720</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2660</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_LtiLLs32_4_22</name>
			<dissolved_from>DC_Filter_LtiLLs32_4_22</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_75</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LtiLLs32_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2763</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_23</name>
			<dissolved_from>DC_Filter_Add2u9Mul2i258Add2i6u2_4_23</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2668</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_25</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_25</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_27</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_27</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000003_4_28</name>
			<dissolved_from>DC_Filter_gen000003_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000003_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2737</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen000001_4_30</name>
			<dissolved_from>DC_Filter_gen000001_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_gen000001_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2745</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2iLLu9_4_32</name>
			<dissolved_from>DC_Filter_Add2iLLu9_4_32</dissolved_from>
			<async/>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2iLLu9_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2753</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Eqi2u2_4_34_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_34_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl27</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_34</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Eqi2u2_4_34_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_35</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_35</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Eqi2u2_4_34_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_36</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_36</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Eqi2u2_4_34_in1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_41_4_37</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_41_4_37</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_41_4_37_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_69</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi2u2_4_34_out1</name>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_41_4_38</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_41_4_38</dissolved_from>
			<async/>
			<mux_area>43.7760</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_41_4_38_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_70</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi1u2_4_35_out1</name>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_44_4_39</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_44_4_39</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_71</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_44_4_39_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_36_out1</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_40</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_40</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_80</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_79</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			<async/>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_73</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_3Sx2U_4S_4_60_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41</name>
			<dissolved_from>DC_Filter_Add2u2Mul2i3u2_4_41</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_mask1_in1</name>
			<lhs>
				<name>mask1_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add2u2Mul2i3u2_4_41_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_42</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_42</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_73</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_Add_9Sx2U_10S_4_44_in2</name>
			<lhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_44_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_74</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_9Sx2U_10S_4_44</name>
			<dissolved_from>DC_Filter_Add_9Sx2U_10S_4_44</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_44_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_9Sx2U_10S_4_44_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_12U_3_4_45</name>
			<dissolved_from>DC_Filter_Mul_12U_3_4_45</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_12U_3_4_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2616</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_13Sx10U_13S_4_46</name>
			<dissolved_from>DC_Filter_Add_13Sx10U_13S_4_46</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_12U_3_4_45_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_13Sx10U_13S_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2619</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_32Ux32U_32U_4_47</name>
			<dissolved_from>DC_Filter_Mul_32Ux32U_32U_4_47</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_47_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2843</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_4U_1U_4_48</name>
			<dissolved_from>DC_Filter_OrReduction_4U_1U_4_48</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Mul_32Ux32U_32U_4_47_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_4U_1U_4_48_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_And_1Ux1U_1U_4_49_in1</name>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_49_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_47_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_49</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_49</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_49_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_OrReduction_4U_1U_4_48_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_49_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_DC_Filter_Add_28Sx1U_29S_4_50_in2</name>
			<lhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_50_in2</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Mul_32Ux32U_32U_4_47_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_28Sx1U_29S_4_50</name>
			<dissolved_from>DC_Filter_Add_28Sx1U_29S_4_50</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_49_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_50_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_28Sx1U_29S_4_50_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_51</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_51</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_80</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_51_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi1u2_4_52</name>
			<dissolved_from>DC_Filter_Eqi1u2_4_52</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_81</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi1u2_4_52_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_53</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_53</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_80</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_53_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Eqi2u2_4_54</name>
			<dissolved_from>DC_Filter_Eqi2u2_4_54</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_81</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Eqi2u2_4_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2806</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_3_43_4_55</name>
			<dissolved_from>DC_Filter_N_Mux_32_3_43_4_55</dissolved_from>
			<async/>
			<mux_area>122.7780</mux_area>
			<mux_delay>0.1207</mux_delay>
			<control_delay>0.4215</control_delay>
			<rhs>
				<name>s_reg_69</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_3_43_4_55_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_71</name>
			</rhs>
			<rhs>
				<name>s_reg_70</name>
			</rhs>
			<cond>
				<name>s_reg_81</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_32Sx29S_32S_4_56</name>
			<dissolved_from>DC_Filter_Add_32Sx29S_32S_4_56</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_82</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_32_3_43_4_55_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_56_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2845</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_44_4_57</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_44_4_57</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_56_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_44_4_57_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_69</name>
			</rhs>
			<cond>
				<name>DC_Filter_Eqi2u2_4_54_out1</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_44_4_58</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_44_4_58</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_56_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_44_4_58_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_70</name>
			</rhs>
			<cond>
				<name>s_reg_78</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_32_2_44_4_59</name>
			<dissolved_from>DC_Filter_N_Mux_32_2_44_4_59</dissolved_from>
			<async/>
			<mux_area>76.6080</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_71</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_32_2_44_4_59_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_32Sx29S_32S_4_56_out1</name>
			</rhs>
			<cond>
				<name>s_reg_77</name>
			</cond>
			<source_loc>2828</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Sx2U_4S_4_60</name>
			<dissolved_from>DC_Filter_Add_3Sx2U_4S_4_60</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_72_slice</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Sx2U_4S_4_60_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2622</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add2i1u8_4_61</name>
			<dissolved_from>DC_Filter_Add2i1u8_4_61</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_74</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add2i1u8_4_61_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2872</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state1</name>
			</lhs>
			<rhs>
				<name>global_state1_next</name>
			</rhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7338</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1_next</name>
			<async/>
			<module_name>mux_5bx9i8c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>41.9693</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.9800</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state1</name>
			</rhs>
			<lhs>
				<name>global_state1_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>17</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>19</value>
			</rhs>
			<rhs>
				<value>18</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_74</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_11_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_12_out1</name>
				<name>DC_Filter_Add2i1u1_4_17_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_19_out1</name>
				<name>DC_Filter_gen000002_4_20_out1</name>
				<name>DC_Filter_LtiLLs32_4_22_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_27_out1</name>
				<name>DC_Filter_Add2i1s32_4_10_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_25_out1</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_40_out1</name>
				<name>s_reg_80</name>
				<name>s_reg_79</name>
				<name>DC_Filter_Add_3Sx2U_4S_4_60_out1</name>
				<name>DC_Filter_Add2i1u8_4_61_out1</name>
				<name>s_reg_75</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl16</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl16</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl17</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl17</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl18</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl18</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx10i10c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>37.0676</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<rhs>
				<value>9</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl21</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl21</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl22</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx7i7c</module_name>
			<number_inputs>7</number_inputs>
			<mux_area>19.3878</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl22</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl24</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl24</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl25</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl25</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl27</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl27</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl30</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl30</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl31</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>7.3167</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl31</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18710</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_121_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_121_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_121</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_121_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_121_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_121_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_121_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13334</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_121_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_121</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_121_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_121_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13333</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_121_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_121</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_121_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_121_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13321</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_121_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_121</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_121_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13290</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_32_4_7_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>13088</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_32_4_7</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_32_4_7</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_32_4_7_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>19910</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<assign>
			<name>drive_o_result_vld</name>
			<lhs>
				<name>o_result_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12197</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_64_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12051</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_64</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_64</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_vld</name>
			</rhs>
			<rhs>
				<name>o_result_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_64_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11915</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11782</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11575</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_inside_busy</name>
			<lhs>
				<name>i_rgb_inside_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_122_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_122_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_122</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_122_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_122_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_122_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_122_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13334</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_122_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_122</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_122_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_122_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13333</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_122_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_122</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_122_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_122_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13321</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_122_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_122</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_122_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13290</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_32_4_65_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11266</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_32_4_65</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_32_4_65</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_32_4_65_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_inside_m_busy_req_0</name>
			</cond>
			<source_loc>19910</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<assign>
			<name>drive_o_rgb_inside_vld</name>
			<lhs>
				<name>o_rgb_inside_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12197</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_62_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9281</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_62</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_62</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_62_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2844</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11915</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8649</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11575</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<source_loc>
			<id>23730</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23437</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<name>DC_Filter_Add2i1u8_4_119</name>
			<instance_name>DC_Filter_Add2i1u8_4_119</instance_name>
			<source_loc>23730</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2i1u8_4_119</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23733</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23338</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<name>DC_Filter_Add2iLLu9_4_90</name>
			<instance_name>DC_Filter_Add2iLLu9_4_90</instance_name>
			<source_loc>23733</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2iLLu9_4_90</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23736</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23400,23655</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u2Mul2i3u2_4_99</name>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_99</instance_name>
			<source_loc>23736</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u2Mul2i3u2_4_99</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23741</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23299</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71</instance_name>
			<source_loc>23741</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23744</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23355</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_79</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_79</instance_name>
			<source_loc>23744</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i3u2_4_79</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23747</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23357</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_81</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_81</instance_name>
			<source_loc>23747</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i6u2_4_81</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23750</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23274,23300,23319</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67</instance_name>
			<source_loc>23750</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23757</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23353</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258u2_4_74</name>
			<instance_name>DC_Filter_Add2u9Mul2i258u2_4_74</instance_name>
			<source_loc>23757</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258u2_4_74</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23760</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23410</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<name>DC_Filter_Add_13Sx10U_13S_4_104</name>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_104</instance_name>
			<source_loc>23760</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_13Sx10U_13S_4_104</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23763</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23658</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
			<name>DC_Filter_Add_28Sx1U_29S_4_108</name>
			<instance_name>DC_Filter_Add_28Sx1U_29S_4_108</instance_name>
			<source_loc>23763</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_28Sx1U_29S_4_108</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23766</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23418</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
			<name>DC_Filter_Add_32Sx29S_32S_4_114</name>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_114</instance_name>
			<source_loc>23766</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_32Sx29S_32S_4_114</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23769</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23650</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_100</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_100</instance_name>
			<source_loc>23769</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_100</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23772</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23653</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_111</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_111</instance_name>
			<source_loc>23772</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_111</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23775</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23429</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_118</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_118</instance_name>
			<source_loc>23775</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_118</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23778</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23278</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_69</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_69</instance_name>
			<source_loc>23778</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_69</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23781</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23280</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_70</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_70</instance_name>
			<source_loc>23781</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_70</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23784</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23307</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_77</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_77</instance_name>
			<source_loc>23784</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_77</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23787</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23361</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_83</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_83</instance_name>
			<source_loc>23787</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_83</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23790</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23321</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_85</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_85</instance_name>
			<source_loc>23790</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_85</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23793</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23383</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_98</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_98</instance_name>
			<source_loc>23793</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_98</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23796</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23589</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
			<name>DC_Filter_Add_9Sx2U_10S_4_102</name>
			<instance_name>DC_Filter_Add_9Sx2U_10S_4_102</instance_name>
			<source_loc>23796</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_9Sx2U_10S_4_102</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23799</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23415</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_107</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_107</instance_name>
			<source_loc>23799</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_107</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23802</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23648</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_110</name>
			<instance_name>DC_Filter_Eqi1u2_4_110</instance_name>
			<source_loc>23802</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_110</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23805</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23379</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_93</name>
			<instance_name>DC_Filter_Eqi1u2_4_93</instance_name>
			<source_loc>23805</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_93</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23808</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23419</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_112</name>
			<instance_name>DC_Filter_Eqi2u2_4_112</instance_name>
			<source_loc>23808</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_112</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23811</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23377</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_92</name>
			<instance_name>DC_Filter_Eqi2u2_4_92</instance_name>
			<source_loc>23811</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_92</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23814</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23647</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LtiLLs32_4</module_name>
			<name>DC_Filter_LtiLLs32_4_80</name>
			<instance_name>DC_Filter_LtiLLs32_4_80</instance_name>
			<source_loc>23814</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_LtiLLs32_4_80</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23817</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23409</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<name>DC_Filter_Mul_12U_3_4_103</name>
			<instance_name>DC_Filter_Mul_12U_3_4_103</instance_name>
			<source_loc>23817</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_12U_3_4_103</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23818</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23412</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
			<name>DC_Filter_Mul_32Ux32U_32U_4_105</name>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_105</instance_name>
			<source_loc>23818</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_32Ux32U_32U_4_105</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23819</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23597</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_41_4</module_name>
			<name>DC_Filter_N_Mux_32_2_41_4_95</name>
			<instance_name>DC_Filter_N_Mux_32_2_41_4_95</instance_name>
			<source_loc>23819</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_41_4_95</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23820</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23604</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_41_4</module_name>
			<name>DC_Filter_N_Mux_32_2_41_4_96</name>
			<instance_name>DC_Filter_N_Mux_32_2_41_4_96</instance_name>
			<source_loc>23820</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_41_4_96</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23821</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23600</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
			<name>DC_Filter_N_Mux_32_2_44_4_115</name>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_115</instance_name>
			<source_loc>23821</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_44_4_115</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23822</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23607</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
			<name>DC_Filter_N_Mux_32_2_44_4_116</name>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_116</instance_name>
			<source_loc>23822</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_44_4_116</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23823</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23614</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
			<name>DC_Filter_N_Mux_32_2_44_4_117</name>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_117</instance_name>
			<source_loc>23823</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_44_4_117</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23824</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23611</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
			<name>DC_Filter_N_Mux_32_2_44_4_97</name>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_97</instance_name>
			<source_loc>23824</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_44_4_97</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23825</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23417</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_3_43_4</module_name>
			<name>DC_Filter_N_Mux_32_3_43_4_113</name>
			<instance_name>DC_Filter_N_Mux_32_3_43_4_113</instance_name>
			<source_loc>23825</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_32_3_43_4_113</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23828</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23645</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_109</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_109</instance_name>
			<source_loc>23828</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_109</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23831</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23381</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_94</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_94</instance_name>
			<source_loc>23831</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_94</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23834</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23414</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
			<name>DC_Filter_OrReduction_4U_1U_4_106</name>
			<instance_name>DC_Filter_OrReduction_4U_1U_4_106</instance_name>
			<source_loc>23834</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_4U_1U_4_106</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23837</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23336</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000001_4</module_name>
			<name>DC_Filter_gen000001_4_88</name>
			<instance_name>DC_Filter_gen000001_4_88</instance_name>
			<source_loc>23837</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_gen000001_4_88</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23840</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23644</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000002_4</module_name>
			<name>DC_Filter_gen000002_4_78</name>
			<instance_name>DC_Filter_gen000002_4_78</instance_name>
			<source_loc>23840</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_gen000002_4_78</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23843</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23334</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000003_4</module_name>
			<name>DC_Filter_gen000003_4_86</name>
			<instance_name>DC_Filter_gen000003_4_86</instance_name>
			<source_loc>23843</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_gen000003_4_86</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21920</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21916</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>21920</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21909</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21906</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>21909</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23969</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23960</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_122</name>
			<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			<source_loc>23969</source_loc>
			<thread>gen_busy_1</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_122_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_122_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_122_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_122_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23949</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23940</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_121</name>
			<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			<source_loc>23949</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_121_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_121_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_121_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_121_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22752</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22347</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258u2_4_16</name>
			<instance_name>DC_Filter_Add2u9Mul2i258u2_4_16</instance_name>
			<source_loc>22752</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258u2_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22745</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22268,22294,22313</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</instance_name>
			<source_loc>22745</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22742</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22351</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_23</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_23</instance_name>
			<source_loc>22742</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i6u2_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22739</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22349</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</instance_name>
			<source_loc>22739</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22736</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22293</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13</name>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13</instance_name>
			<source_loc>22736</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22731</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22394,22650</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
			<name>DC_Filter_Add2u2Mul2i3u2_4_41</name>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_41</instance_name>
			<source_loc>22731</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2u2Mul2i3u2_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22728</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22332</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2iLLu9_4</module_name>
			<name>DC_Filter_Add2iLLu9_4_32</name>
			<instance_name>DC_Filter_Add2iLLu9_4_32</instance_name>
			<source_loc>22728</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2iLLu9_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22725</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22431</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u8_4</module_name>
			<name>DC_Filter_Add2i1u8_4_61</name>
			<instance_name>DC_Filter_Add2i1u8_4_61</instance_name>
			<source_loc>22725</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2i1u8_4_61</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22755</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22404</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
			<name>DC_Filter_Add_13Sx10U_13S_4_46</name>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_46</instance_name>
			<source_loc>22755</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_13Sx10U_13S_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22758</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22653</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
			<name>DC_Filter_Add_28Sx1U_29S_4_50</name>
			<instance_name>DC_Filter_Add_28Sx1U_29S_4_50</instance_name>
			<source_loc>22758</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_28Sx1U_29S_4_50</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22761</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22412</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
			<name>DC_Filter_Add_32Sx29S_32S_4_56</name>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_56</instance_name>
			<source_loc>22761</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_32Sx29S_32S_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22764</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22272</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_11</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_11</instance_name>
			<source_loc>22764</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22767</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22274</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_12</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_12</instance_name>
			<source_loc>22767</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22770</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22301</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_19</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_19</instance_name>
			<source_loc>22770</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22773</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22355</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_25</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_25</instance_name>
			<source_loc>22773</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22776</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22315</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_27</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_27</instance_name>
			<source_loc>22776</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22779</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22377</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_40</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_40</instance_name>
			<source_loc>22779</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22782</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22645</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_42</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_42</instance_name>
			<source_loc>22782</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22785</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22648</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_53</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_53</instance_name>
			<source_loc>22785</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22788</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22423</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
			<name>DC_Filter_Add_3Sx2U_4S_4_60</name>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_60</instance_name>
			<source_loc>22788</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Sx2U_4S_4_60</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22791</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22584</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
			<name>DC_Filter_Add_9Sx2U_10S_4_44</name>
			<instance_name>DC_Filter_Add_9Sx2U_10S_4_44</instance_name>
			<source_loc>22791</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_9Sx2U_10S_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22794</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22409</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_49</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_49</instance_name>
			<source_loc>22794</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22797</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22373</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_35</name>
			<instance_name>DC_Filter_Eqi1u2_4_35</instance_name>
			<source_loc>22797</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22800</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22643</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi1u2_4</module_name>
			<name>DC_Filter_Eqi1u2_4_52</name>
			<instance_name>DC_Filter_Eqi1u2_4_52</instance_name>
			<source_loc>22800</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi1u2_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22803</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22371</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_34</name>
			<instance_name>DC_Filter_Eqi2u2_4_34</instance_name>
			<source_loc>22803</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22806</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22413</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Eqi2u2_4</module_name>
			<name>DC_Filter_Eqi2u2_4_54</name>
			<instance_name>DC_Filter_Eqi2u2_4_54</instance_name>
			<source_loc>22806</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Eqi2u2_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22809</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22642</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LtiLLs32_4</module_name>
			<name>DC_Filter_LtiLLs32_4_22</name>
			<instance_name>DC_Filter_LtiLLs32_4_22</instance_name>
			<source_loc>22809</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_LtiLLs32_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22812</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22403</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_12U_3_4</module_name>
			<name>DC_Filter_Mul_12U_3_4_45</name>
			<instance_name>DC_Filter_Mul_12U_3_4_45</instance_name>
			<source_loc>22812</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_12U_3_4_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22813</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22406</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
			<name>DC_Filter_Mul_32Ux32U_32U_4_47</name>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_47</instance_name>
			<source_loc>22813</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_32Ux32U_32U_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22814</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22592</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_41_4</module_name>
			<name>DC_Filter_N_Mux_32_2_41_4_37</name>
			<instance_name>DC_Filter_N_Mux_32_2_41_4_37</instance_name>
			<source_loc>22814</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_41_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22815</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22599</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_41_4</module_name>
			<name>DC_Filter_N_Mux_32_2_41_4_38</name>
			<instance_name>DC_Filter_N_Mux_32_2_41_4_38</instance_name>
			<source_loc>22815</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_41_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22816</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22606</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
			<name>DC_Filter_N_Mux_32_2_44_4_39</name>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_39</instance_name>
			<source_loc>22816</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_44_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22817</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22595</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
			<name>DC_Filter_N_Mux_32_2_44_4_57</name>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_57</instance_name>
			<source_loc>22817</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_44_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22818</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22602</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
			<name>DC_Filter_N_Mux_32_2_44_4_58</name>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_58</instance_name>
			<source_loc>22818</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_44_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22819</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22609</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
			<name>DC_Filter_N_Mux_32_2_44_4_59</name>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_59</instance_name>
			<source_loc>22819</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_2_44_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22820</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22411</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_32_3_43_4</module_name>
			<name>DC_Filter_N_Mux_32_3_43_4_55</name>
			<instance_name>DC_Filter_N_Mux_32_3_43_4_55</instance_name>
			<source_loc>22820</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_32_3_43_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22823</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22375</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_36</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_36</instance_name>
			<source_loc>22823</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22826</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22640</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_51</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_51</instance_name>
			<source_loc>22826</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22829</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22408</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
			<name>DC_Filter_OrReduction_4U_1U_4_48</name>
			<instance_name>DC_Filter_OrReduction_4U_1U_4_48</instance_name>
			<source_loc>22829</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_4U_1U_4_48</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22832</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22330</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000001_4</module_name>
			<name>DC_Filter_gen000001_4_30</name>
			<instance_name>DC_Filter_gen000001_4_30</instance_name>
			<source_loc>22832</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_gen000001_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22835</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22639</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000002_4</module_name>
			<name>DC_Filter_gen000002_4_20</name>
			<instance_name>DC_Filter_gen000002_4_20</instance_name>
			<source_loc>22835</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_gen000002_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22838</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22328</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen000003_4</module_name>
			<name>DC_Filter_gen000003_4_28</name>
			<instance_name>DC_Filter_gen000003_4_28</instance_name>
			<source_loc>22838</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_gen000003_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22914</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22908</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_62</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_62</instance_name>
			<source_loc>22914</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22967</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22961</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_64</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_64</instance_name>
			<source_loc>22967</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_64</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22992</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22981</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_32_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_32_4_65</name>
			<instance_name>DC_Filter_N_Muxb_1_2_32_4_65</instance_name>
			<source_loc>22992</source_loc>
			<thread>gen_unvalidated_req_1</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_32_4_65</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23712</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23628,23630,23323,23640,23340,23641,23634</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1s32_4</module_name>
			<name>DC_Filter_Add2i1s32_4_68</name>
			<instance_name>DC_Filter_Add2i1s32_4_68</instance_name>
			<source_loc>23712</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2i1s32_4_68</dissolved_to>
		</module_inst>
		<source_loc>
			<id>23727</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>23305</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<name>DC_Filter_Add2i1u1_4_75</name>
			<instance_name>DC_Filter_Add2i1u1_4_75</instance_name>
			<source_loc>23727</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add2i1u1_4_75</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21961</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21958</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<source_loc>21961</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22722</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22299</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1u1_4</module_name>
			<name>DC_Filter_Add2i1u1_4_17</name>
			<instance_name>DC_Filter_Add2i1u1_4_17</instance_name>
			<source_loc>22722</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2i1u1_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>22707</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>22623,22625,22317,22635,22334,22636,22629</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add2i1s32_4</module_name>
			<name>DC_Filter_Add2i1s32_4_10</name>
			<instance_name>DC_Filter_Add2i1s32_4_10</instance_name>
			<source_loc>22707</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add2i1s32_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21986</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21975</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_32_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_32_4_7</name>
			<instance_name>DC_Filter_N_Muxb_1_2_32_4_7</instance_name>
			<source_loc>21986</source_loc>
			<thread>gen_unvalidated_req_0</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_32_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21951</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21947</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>21951</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21940</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21937</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>21940</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>21930</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>21927</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<source_loc>21930</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 15 warnings, area=17050, bits=564</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>408</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>847</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>366</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>34</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>92</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>138</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>342</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>66</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>66</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>132</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>73</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>175</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>245</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>22</count>
		</message_count>
	</message_counts>
	<end_time>Tue May  4 17:09:58 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>7</real_time>
			<cpu_time>7</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>69</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>80</real_time>
			<cpu_time>3</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>4</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>2</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>108</real_time>
			<cpu_time>17</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>108</real_time>
			<cpu_time>86</cpu_time>
		</phase>
	</timers>
	<footprint>537976</footprint>
	<subprocess_footprint>714544</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
