// Seed: 325511045
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input uwire id_2,
    input wand id_3,
    output tri1 id_4,
    input supply0 id_5,
    input tri0 id_6
);
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    inout supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5,
    input supply0 id_6,
    output tri id_7
);
  id_9 :
  assert property (@(negedge 1) -1)
  else $unsigned(79);
  ;
  module_0 modCall_1 (
      id_7,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
