TimeQuest Timing Analyzer report for Transmitter_Ver_1
Thu Dec 12 22:21:29 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'
 14. Slow 1200mV 85C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'
 15. Slow 1200mV 85C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'
 18. Slow 1200mV 85C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'
 19. Slow 1200mV 85C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'
 35. Slow 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'
 36. Slow 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'
 37. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 38. Slow 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'
 39. Slow 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'
 40. Slow 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Slow 1200mV 0C Model Metastability Report
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 54. Fast 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'
 55. Fast 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'
 56. Fast 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'
 57. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 58. Fast 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'
 59. Fast 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'
 60. Fast 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Fast 1200mV 0C Model Metastability Report
 68. Multicorner Timing Analysis Summary
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Board Trace Model Assignments
 72. Input Transition Times
 73. Signal Integrity Metrics (Slow 1200mv 0c Model)
 74. Signal Integrity Metrics (Slow 1200mv 85c Model)
 75. Signal Integrity Metrics (Fast 1200mv 0c Model)
 76. Setup Transfers
 77. Hold Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Transmitter_Ver_1                                                 ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; Clock Name                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                 ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; CLOCK_50                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                            ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q } ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q } ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q } ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                           ;
+------------+-----------------+-----------------------------------------------------+------------------------------------------------+
; 98.29 MHz  ; 98.29 MHz       ; CLOCK_50                                            ;                                                ;
; 496.77 MHz ; 437.64 MHz      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -9.174 ; -730.441      ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; -1.013 ; -16.381       ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.052  ; 0.000         ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.481  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -1.996 ; -121.877      ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; -0.460 ; -0.460        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; -0.119 ; -0.119        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.427  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -3.000 ; -229.160      ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; -1.285 ; -60.395       ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; -1.285 ; -1.285        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; -1.285 ; -1.285        ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                   ;
+--------+---------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -9.174 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.523     ;
; -9.155 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.504     ;
; -9.122 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.486     ;
; -9.103 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.467     ;
; -9.067 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.431     ;
; -9.048 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.412     ;
; -9.017 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.366     ;
; -9.017 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.381     ;
; -8.998 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.347     ;
; -8.998 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.362     ;
; -8.952 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.316     ;
; -8.933 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.297     ;
; -8.905 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 10.247     ;
; -8.890 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.239     ;
; -8.886 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 10.228     ;
; -8.881 ; filter_qpsk:QPSK|product[3][6]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.230     ;
; -8.871 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.220     ;
; -8.870 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.219     ;
; -8.862 ; filter_qpsk:QPSK|product[3][6]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.211     ;
; -8.858 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 10.200     ;
; -8.851 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.200     ;
; -8.839 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 10.181     ;
; -8.826 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.190     ;
; -8.821 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.185     ;
; -8.813 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.162     ;
; -8.794 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.143     ;
; -8.767 ; filter_qpsk:QPSK|product[3][5]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.116     ;
; -8.767 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 10.108     ;
; -8.766 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.130     ;
; -8.757 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.342      ; 10.097     ;
; -8.750 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.342      ; 10.090     ;
; -8.748 ; filter_qpsk:QPSK|product[3][5]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.097     ;
; -8.748 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 10.089     ;
; -8.747 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.111     ;
; -8.739 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 10.081     ;
; -8.738 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.342      ; 10.078     ;
; -8.731 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.342      ; 10.071     ;
; -8.720 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 10.062     ;
; -8.716 ; filter_qpsk:QPSK|product[1][10] ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.080     ;
; -8.716 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.080     ;
; -8.713 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.062     ;
; -8.697 ; filter_qpsk:QPSK|product[1][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.061     ;
; -8.697 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.061     ;
; -8.694 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 10.043     ;
; -8.683 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 10.024     ;
; -8.664 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 10.005     ;
; -8.651 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.015     ;
; -8.648 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 10.012     ;
; -8.640 ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.981      ;
; -8.632 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 9.996      ;
; -8.621 ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.962      ;
; -8.619 ; filter_qpsk:QPSK|product[2][5]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.960      ;
; -8.608 ; filter_qpsk:QPSK|product[0][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.950      ;
; -8.604 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.946      ;
; -8.600 ; filter_qpsk:QPSK|product[2][5]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.941      ;
; -8.589 ; filter_qpsk:QPSK|product[0][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.931      ;
; -8.585 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.927      ;
; -8.581 ; filter_qpsk:QPSK|product[2][10] ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.922      ;
; -8.580 ; filter_qpsk:QPSK|product[0][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.922      ;
; -8.564 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 9.928      ;
; -8.562 ; filter_qpsk:QPSK|product[2][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.903      ;
; -8.562 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.904      ;
; -8.561 ; filter_qpsk:QPSK|product[0][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.903      ;
; -8.557 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.899      ;
; -8.552 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.901      ;
; -8.533 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.882      ;
; -8.516 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 9.880      ;
; -8.511 ; filter_qpsk:QPSK|product[2][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.852      ;
; -8.494 ; filter_qpsk:QPSK|product[1][10] ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 9.858      ;
; -8.492 ; filter_qpsk:QPSK|product[2][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.833      ;
; -8.492 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.841      ;
; -8.486 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.835      ;
; -8.475 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.824      ;
; -8.472 ; filter_qpsk:QPSK|product[0][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.814      ;
; -8.467 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.816      ;
; -8.464 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 9.828      ;
; -8.456 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.805      ;
; -8.456 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.342      ; 9.796      ;
; -8.453 ; filter_qpsk:QPSK|product[0][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.795      ;
; -8.449 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.342      ; 9.789      ;
; -8.438 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.780      ;
; -8.437 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.342      ; 9.777      ;
; -8.430 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.342      ; 9.770      ;
; -8.429 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.770      ;
; -8.425 ; filter_qpsk:QPSK|product[3][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.774      ;
; -8.419 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.761      ;
; -8.410 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.751      ;
; -8.408 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.757      ;
; -8.384 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.726      ;
; -8.381 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 9.745      ;
; -8.379 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.720      ;
; -8.363 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.366      ; 9.727      ;
; -8.360 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.701      ;
; -8.360 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.709      ;
; -8.355 ; filter_qpsk:QPSK|product[3][5]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.704      ;
; -8.336 ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.677      ;
; -8.328 ; filter_qpsk:QPSK|product[3][6]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.351      ; 9.677      ;
; -8.317 ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 9.658      ;
; -8.307 ; filter_qpsk:QPSK|product[0][2]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.649      ;
; -8.306 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.344      ; 9.648      ;
+--------+---------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'                                                                                                                                                        ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -1.013 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.933      ;
; -0.747 ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.079     ; 1.666      ;
; -0.723 ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.079     ; 1.642      ;
; -0.651 ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.087     ; 1.562      ;
; -0.605 ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.081     ; 1.522      ;
; -0.576 ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.496      ;
; -0.563 ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.084     ; 1.477      ;
; -0.562 ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.087     ; 1.473      ;
; -0.557 ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.076     ; 1.479      ;
; -0.555 ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.075     ; 1.478      ;
; -0.549 ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.075     ; 1.472      ;
; -0.534 ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.081     ; 1.451      ;
; -0.523 ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.067     ; 1.454      ;
; -0.516 ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.092     ; 1.422      ;
; -0.513 ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.433      ;
; -0.509 ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.076     ; 1.431      ;
; -0.508 ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.082     ; 1.424      ;
; -0.500 ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.420      ;
; -0.493 ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.067     ; 1.424      ;
; -0.467 ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.387      ;
; -0.466 ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.076     ; 1.388      ;
; -0.444 ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.364      ;
; -0.442 ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.076     ; 1.364      ;
; -0.441 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.361      ;
; -0.441 ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|tdl:Q|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.084     ; 1.355      ;
; -0.421 ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|tdl:I|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.084     ; 1.335      ;
; -0.417 ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.081     ; 1.334      ;
; -0.408 ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.081     ; 1.325      ;
; -0.384 ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.084     ; 1.298      ;
; -0.379 ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.084     ; 1.293      ;
; -0.371 ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.291      ;
; -0.357 ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.277      ;
; -0.333 ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.092     ; 1.239      ;
; -0.267 ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 1.185      ;
; -0.244 ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.081     ; 1.161      ;
; -0.224 ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 1.142      ;
; -0.223 ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 1.141      ;
; -0.074 ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.079     ; 0.993      ;
; -0.073 ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.079     ; 0.992      ;
; -0.062 ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.079     ; 0.981      ;
; -0.046 ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.964      ;
; -0.046 ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.964      ;
; 0.004  ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.914      ;
; 0.106  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.812      ;
; 0.111  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.807      ;
; 0.115  ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.803      ;
; 0.116  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.802      ;
; 0.128  ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.790      ;
; 0.128  ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.790      ;
; 0.129  ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.789      ;
; 0.129  ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.789      ;
; 0.130  ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.788      ;
; 0.130  ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.080     ; 0.788      ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'                                                                                                                                                                                     ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.052 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.500        ; 1.469      ; 2.157      ;
; 0.572 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 1.000        ; 1.469      ; 2.137      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'                                                                                                                                                                                     ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.481 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.500        ; 1.599      ; 1.868      ;
; 1.065 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 1.000        ; 1.599      ; 1.784      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                         ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.996 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 1.491      ;
; -1.996 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 1.491      ;
; -1.980 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 1.507      ;
; -1.680 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 1.807      ;
; -1.664 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 1.823      ;
; -1.554 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 1.933      ;
; -1.538 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 1.949      ;
; -1.503 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 1.484      ;
; -1.498 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 1.489      ;
; -1.498 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 1.489      ;
; -1.428 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.059      ;
; -1.414 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.073      ;
; -1.413 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.074      ;
; -1.410 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.077      ;
; -1.347 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.140      ;
; -1.326 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[0]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.056      ; 2.168      ;
; -1.266 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.221      ;
; -1.248 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[2]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.056      ; 2.246      ;
; -1.247 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[1]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.056      ; 2.247      ;
; -1.220 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.267      ;
; -1.220 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][12] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.267      ;
; -1.217 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.275      ;
; -1.206 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 1.781      ;
; -1.203 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.284      ;
; -1.169 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[5][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.055      ; 2.324      ;
; -1.166 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 1.821      ;
; -1.164 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.324      ;
; -1.157 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[4]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.056      ; 2.337      ;
; -1.154 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[3]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.056      ; 2.340      ;
; -1.114 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.378      ;
; -1.096 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.392      ;
; -1.092 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.396      ;
; -1.080 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 1.907      ;
; -1.063 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[5][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.055      ; 2.430      ;
; -1.057 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.431      ;
; -1.056 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.441      ;
; -1.054 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[5][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.055      ; 2.439      ;
; -1.051 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[10][2] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.441      ;
; -1.050 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][13] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.437      ;
; -1.040 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 1.947      ;
; -1.037 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.460      ;
; -1.034 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.464      ;
; -1.033 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.454      ;
; -1.022 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.466      ;
; -1.021 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.047      ; 2.464      ;
; -1.015 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.472      ;
; -0.984 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.503      ;
; -0.981 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.506      ;
; -0.978 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[6]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.056      ; 2.516      ;
; -0.975 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.513      ;
; -0.975 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[5]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.056      ; 2.519      ;
; -0.972 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[11][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.059      ; 2.525      ;
; -0.971 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.047      ; 2.514      ;
; -0.961 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.536      ;
; -0.954 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 2.033      ;
; -0.942 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.047      ; 2.543      ;
; -0.936 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 2.051      ;
; -0.935 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 2.052      ;
; -0.928 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 3.049      ; 2.059      ;
; -0.927 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[12][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.061      ; 2.572      ;
; -0.913 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[9][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.589      ;
; -0.912 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[15][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.056      ; 2.582      ;
; -0.907 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.580      ;
; -0.905 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.583      ;
; -0.905 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.047      ; 2.580      ;
; -0.900 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[6][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.047      ; 2.595      ;
; -0.891 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.047      ; 2.594      ;
; -0.889 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.049      ; 2.598      ;
; -0.884 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[4][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.053      ; 2.607      ;
; -0.884 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[4][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.053      ; 2.607      ;
; -0.882 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[13][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.060      ; 2.616      ;
; -0.881 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[11][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.059      ; 2.616      ;
; -0.877 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.611      ;
; -0.876 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.047      ; 2.609      ;
; -0.874 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.618      ;
; -0.862 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.052      ; 2.628      ;
; -0.860 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[9][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.642      ;
; -0.859 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.639      ;
; -0.857 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.052      ; 2.633      ;
; -0.848 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.650      ;
; -0.846 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.642      ;
; -0.845 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.647      ;
; -0.840 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[10][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.662      ;
; -0.839 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.052      ; 2.661      ;
; -0.837 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.651      ;
; -0.835 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[14][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.657      ;
; -0.831 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[11][4] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.059      ; 2.666      ;
; -0.822 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.670      ;
; -0.818 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[10][1] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.674      ;
; -0.816 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[6][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.047      ; 2.679      ;
; -0.816 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[6][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.047      ; 2.679      ;
; -0.814 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.684      ;
; -0.809 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[9][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.683      ;
; -0.808 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.047      ; 2.677      ;
; -0.808 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[15][1] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.056      ; 2.686      ;
; -0.808 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 3.054      ; 2.684      ;
; -0.806 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[4][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.053      ; 2.685      ;
; -0.806 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[4][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.053      ; 2.685      ;
; -0.806 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 3.050      ; 2.692      ;
; -0.805 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[4][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 3.053      ; 2.686      ;
+--------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.460 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.000        ; 1.686      ; 1.644      ;
; 0.111  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; -0.500       ; 1.686      ; 1.715      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'                                                                                                                                                                                       ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.119 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.000        ; 1.550      ; 1.859      ;
; 0.433  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; -0.500       ; 1.550      ; 1.911      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'                                                                                                                                                        ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.427 ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.693      ;
; 0.429 ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.697      ;
; 0.438 ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.705      ;
; 0.452 ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.718      ;
; 0.543 ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.809      ;
; 0.551 ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.817      ;
; 0.561 ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.827      ;
; 0.610 ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.079      ; 0.875      ;
; 0.624 ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.079      ; 0.889      ;
; 0.625 ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.079      ; 0.890      ;
; 0.640 ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.906      ;
; 0.649 ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.915      ;
; 0.675 ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 0.941      ;
; 0.829 ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.079      ; 1.094      ;
; 0.904 ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.068      ; 1.158      ;
; 0.920 ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.083      ; 1.189      ;
; 0.932 ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.082      ; 1.200      ;
; 0.942 ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.076      ; 1.204      ;
; 0.957 ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.076      ; 1.219      ;
; 0.964 ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.079      ; 1.229      ;
; 0.974 ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.078      ; 1.238      ;
; 0.993 ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|tdl:Q|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.076      ; 1.255      ;
; 0.994 ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.084      ; 1.264      ;
; 1.004 ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|tdl:I|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.076      ; 1.266      ;
; 1.026 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.081      ; 1.293      ;
; 1.033 ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.083      ; 1.302      ;
; 1.036 ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.081      ; 1.303      ;
; 1.040 ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.084      ; 1.310      ;
; 1.052 ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.081      ; 1.319      ;
; 1.056 ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.068      ; 1.310      ;
; 1.064 ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.093      ; 1.343      ;
; 1.069 ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.078      ; 1.333      ;
; 1.079 ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.081      ; 1.346      ;
; 1.081 ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.093      ; 1.360      ;
; 1.089 ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.085      ; 1.360      ;
; 1.105 ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.078      ; 1.369      ;
; 1.112 ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.084      ; 1.382      ;
; 1.113 ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.084      ; 1.383      ;
; 1.127 ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.079      ; 1.392      ;
; 1.131 ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.076      ; 1.393      ;
; 1.134 ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.085      ; 1.405      ;
; 1.141 ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.073      ; 1.400      ;
; 1.153 ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.082      ; 1.421      ;
; 1.226 ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.073      ; 1.485      ;
; 1.292 ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.080      ; 1.558      ;
; 1.299 ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.079      ; 1.564      ;
; 1.471 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.082      ; 1.739      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[0]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[10]                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[11]                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[12]                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[13]                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[1]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[2]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[3]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[4]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[5]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[6]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[7]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[8]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[9]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][10]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][6]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][7]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][8]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][6]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][7]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][6]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[16][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[16][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[16][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][10]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][10]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][5]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][10]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][5]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][6]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][10]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][5]                      ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[16]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[9]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[10]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[16]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[9]        ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[13]       ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[14]       ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[16]       ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[5]        ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[7]        ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[9]        ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[13]       ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[14]       ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[16]       ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[5]        ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[7]        ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[8]        ;
; 0.262  ; 0.450        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[9]        ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[11] ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[10] ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[11] ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[0]        ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[11]       ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[12]       ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[15]       ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[3]        ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[0]        ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[10]       ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[11]       ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[12]       ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[15]       ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[2]        ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[3]        ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[4]        ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[6]        ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[1]        ;
; 0.264  ; 0.452        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[1]        ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[11] ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ;
; 0.294  ; 0.482        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ;
; 0.295  ; 0.515        ; 0.220          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D1|q|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D0|q|q                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D0|q|q                                       ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D1|q|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ;
; 0.265  ; 0.453        ; 0.188          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ;
; 0.323  ; 0.543        ; 0.220          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D2|q|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D1|q|q                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D1|q|q                                       ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D2|q|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DAC_OUT[*]   ; CLOCK_50   ; 12.672 ; 12.886 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[0]  ; CLOCK_50   ; 8.116  ; 8.141  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[1]  ; CLOCK_50   ; 8.399  ; 8.375  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[2]  ; CLOCK_50   ; 7.608  ; 7.657  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[3]  ; CLOCK_50   ; 7.585  ; 7.638  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[4]  ; CLOCK_50   ; 7.494  ; 7.558  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[5]  ; CLOCK_50   ; 8.905  ; 8.838  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[6]  ; CLOCK_50   ; 9.128  ; 9.098  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[7]  ; CLOCK_50   ; 11.509 ; 11.706 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[8]  ; CLOCK_50   ; 12.672 ; 12.886 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[9]  ; CLOCK_50   ; 8.994  ; 8.930  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[10] ; CLOCK_50   ; 10.054 ; 9.997  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[11] ; CLOCK_50   ; 8.124  ; 8.132  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[12] ; CLOCK_50   ; 9.187  ; 9.165  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[13] ; CLOCK_50   ; 8.867  ; 8.932  ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 4.505  ; 4.280  ; Rise       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 4.280  ; 4.505  ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 4.505  ; 4.280  ; Fall       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 4.280  ; 4.505  ; Fall       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DAC_OUT[*]   ; CLOCK_50   ; 7.233  ; 7.295  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[0]  ; CLOCK_50   ; 7.837  ; 7.860  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[1]  ; CLOCK_50   ; 8.110  ; 8.087  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[2]  ; CLOCK_50   ; 7.349  ; 7.394  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[3]  ; CLOCK_50   ; 7.326  ; 7.376  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[4]  ; CLOCK_50   ; 7.233  ; 7.295  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[5]  ; CLOCK_50   ; 8.594  ; 8.528  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[6]  ; CLOCK_50   ; 8.809  ; 8.779  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[7]  ; CLOCK_50   ; 11.198 ; 11.396 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[8]  ; CLOCK_50   ; 12.313 ; 12.529 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[9]  ; CLOCK_50   ; 8.680  ; 8.618  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[10] ; CLOCK_50   ; 9.697  ; 9.641  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[11] ; CLOCK_50   ; 7.845  ; 7.852  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[12] ; CLOCK_50   ; 8.866  ; 8.843  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[13] ; CLOCK_50   ; 8.555  ; 8.619  ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 4.388  ; 4.164  ; Rise       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 4.164  ; 4.388  ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 4.388  ; 4.164  ; Fall       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 4.164  ; 4.388  ; Fall       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                   ;
+------------+-----------------+-----------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note                                           ;
+------------+-----------------+-----------------------------------------------------+------------------------------------------------+
; 108.84 MHz ; 108.84 MHz      ; CLOCK_50                                            ;                                                ;
; 542.59 MHz ; 437.64 MHz      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -8.188 ; -644.379      ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; -0.843 ; -11.831       ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.112  ; 0.000         ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.510  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -1.818 ; -108.806      ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; -0.445 ; -0.445        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; -0.132 ; -0.132        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.386  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -3.000 ; -229.160      ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; -1.285 ; -60.395       ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; -1.285 ; -1.285        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; -1.285 ; -1.285        ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                    ;
+--------+---------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -8.188 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.511      ;
; -8.166 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.489      ;
; -8.104 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.444      ;
; -8.082 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.422      ;
; -8.074 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.414      ;
; -8.052 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.392      ;
; -8.012 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.352      ;
; -7.990 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.330      ;
; -7.984 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.307      ;
; -7.976 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.316      ;
; -7.962 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.285      ;
; -7.954 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.294      ;
; -7.918 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 9.234      ;
; -7.915 ; filter_qpsk:QPSK|product[3][6]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.238      ;
; -7.901 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.224      ;
; -7.898 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.221      ;
; -7.896 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 9.212      ;
; -7.893 ; filter_qpsk:QPSK|product[3][6]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.216      ;
; -7.871 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 9.187      ;
; -7.858 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.181      ;
; -7.849 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 9.165      ;
; -7.849 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.189      ;
; -7.836 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.159      ;
; -7.834 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.157      ;
; -7.814 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.154      ;
; -7.812 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.135      ;
; -7.787 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.127      ;
; -7.784 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.124      ;
; -7.773 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 9.087      ;
; -7.766 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 9.080      ;
; -7.754 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 9.070      ;
; -7.751 ; filter_qpsk:QPSK|product[3][5]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.074      ;
; -7.751 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 9.065      ;
; -7.745 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 9.061      ;
; -7.744 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 9.058      ;
; -7.735 ; filter_qpsk:QPSK|product[1][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.075      ;
; -7.732 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 9.048      ;
; -7.729 ; filter_qpsk:QPSK|product[3][5]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.052      ;
; -7.725 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.065      ;
; -7.723 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 9.039      ;
; -7.722 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.062      ;
; -7.713 ; filter_qpsk:QPSK|product[1][10] ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.053      ;
; -7.697 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.020      ;
; -7.694 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 9.017      ;
; -7.689 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.029      ;
; -7.689 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.029      ;
; -7.686 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 9.026      ;
; -7.685 ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 9.001      ;
; -7.684 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 9.000      ;
; -7.663 ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.979      ;
; -7.662 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.978      ;
; -7.639 ; filter_qpsk:QPSK|product[0][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.955      ;
; -7.635 ; filter_qpsk:QPSK|product[2][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.951      ;
; -7.631 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.947      ;
; -7.630 ; filter_qpsk:QPSK|product[0][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.946      ;
; -7.628 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.944      ;
; -7.618 ; filter_qpsk:QPSK|product[2][5]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.934      ;
; -7.617 ; filter_qpsk:QPSK|product[0][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.933      ;
; -7.616 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.932      ;
; -7.613 ; filter_qpsk:QPSK|product[2][10] ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.929      ;
; -7.608 ; filter_qpsk:QPSK|product[0][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.924      ;
; -7.596 ; filter_qpsk:QPSK|product[2][5]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.912      ;
; -7.586 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 8.926      ;
; -7.581 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.897      ;
; -7.573 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 8.913      ;
; -7.563 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.886      ;
; -7.560 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.883      ;
; -7.558 ; filter_qpsk:QPSK|product[2][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.874      ;
; -7.557 ; filter_qpsk:QPSK|product[1][10] ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 8.897      ;
; -7.544 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.867      ;
; -7.542 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.865      ;
; -7.536 ; filter_qpsk:QPSK|product[2][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.852      ;
; -7.536 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.859      ;
; -7.531 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.854      ;
; -7.528 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.851      ;
; -7.525 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 8.865      ;
; -7.519 ; filter_qpsk:QPSK|product[0][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.835      ;
; -7.497 ; filter_qpsk:QPSK|product[0][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.813      ;
; -7.486 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 8.800      ;
; -7.483 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 8.797      ;
; -7.481 ; filter_qpsk:QPSK|product[3][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.804      ;
; -7.479 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 8.793      ;
; -7.476 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.315      ; 8.790      ;
; -7.467 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.783      ;
; -7.464 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.780      ;
; -7.456 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.772      ;
; -7.453 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 8.793      ;
; -7.450 ; filter_qpsk:QPSK|product[3][6]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.773      ;
; -7.450 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.766      ;
; -7.447 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.763      ;
; -7.433 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.756      ;
; -7.422 ; filter_qpsk:QPSK|product[3][5]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.745      ;
; -7.420 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.324      ; 8.743      ;
; -7.415 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.341      ; 8.755      ;
; -7.398 ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.714      ;
; -7.397 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.713      ;
; -7.395 ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.711      ;
; -7.394 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.710      ;
; -7.390 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.706      ;
; -7.376 ; filter_qpsk:QPSK|product[0][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 8.692      ;
+--------+---------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'                                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.843 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.069     ; 1.773      ;
; -0.597 ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.071     ; 1.525      ;
; -0.584 ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 1.511      ;
; -0.529 ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.450      ;
; -0.473 ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 1.400      ;
; -0.462 ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.070     ; 1.391      ;
; -0.453 ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.066     ; 1.386      ;
; -0.449 ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.078     ; 1.370      ;
; -0.440 ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.074     ; 1.365      ;
; -0.431 ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.073     ; 1.357      ;
; -0.418 ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.066     ; 1.351      ;
; -0.409 ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.068     ; 1.340      ;
; -0.401 ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.068     ; 1.332      ;
; -0.371 ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.056     ; 1.314      ;
; -0.370 ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.070     ; 1.299      ;
; -0.369 ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.073     ; 1.295      ;
; -0.368 ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.085     ; 1.282      ;
; -0.355 ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.069     ; 1.285      ;
; -0.350 ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.056     ; 1.293      ;
; -0.340 ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.070     ; 1.269      ;
; -0.335 ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.069     ; 1.265      ;
; -0.327 ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.070     ; 1.256      ;
; -0.315 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.070     ; 1.244      ;
; -0.307 ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.069     ; 1.237      ;
; -0.302 ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|tdl:Q|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.075     ; 1.226      ;
; -0.287 ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|tdl:I|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.075     ; 1.211      ;
; -0.279 ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.073     ; 1.205      ;
; -0.271 ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.073     ; 1.197      ;
; -0.260 ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.074     ; 1.185      ;
; -0.251 ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.074     ; 1.176      ;
; -0.237 ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.070     ; 1.166      ;
; -0.230 ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.069     ; 1.160      ;
; -0.216 ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.085     ; 1.130      ;
; -0.141 ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.073     ; 1.067      ;
; -0.133 ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.071     ; 1.061      ;
; -0.098 ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 1.025      ;
; -0.096 ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 1.023      ;
; 0.020  ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.907      ;
; 0.022  ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.905      ;
; 0.032  ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.895      ;
; 0.058  ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.869      ;
; 0.058  ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.869      ;
; 0.092  ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.835      ;
; 0.194  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.733      ;
; 0.196  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.731      ;
; 0.205  ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.722      ;
; 0.205  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.722      ;
; 0.216  ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.711      ;
; 0.216  ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.711      ;
; 0.216  ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.711      ;
; 0.217  ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.710      ;
; 0.217  ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.710      ;
; 0.218  ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.072     ; 0.709      ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.112 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.500        ; 1.355      ; 1.965      ;
; 0.641 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 1.000        ; 1.355      ; 1.936      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.510 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.500        ; 1.481      ; 1.703      ;
; 1.093 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 1.000        ; 1.481      ; 1.620      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                         ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.818 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.348      ;
; -1.811 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.355      ;
; -1.811 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.355      ;
; -1.546 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.620      ;
; -1.501 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.665      ;
; -1.436 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.730      ;
; -1.391 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.775      ;
; -1.346 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.320      ;
; -1.339 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.327      ;
; -1.339 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.327      ;
; -1.326 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.840      ;
; -1.311 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.855      ;
; -1.310 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.856      ;
; -1.305 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.861      ;
; -1.189 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[0]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.770      ; 1.985      ;
; -1.188 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.762      ; 1.978      ;
; -1.153 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.013      ;
; -1.142 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.024      ;
; -1.142 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][12] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.024      ;
; -1.117 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.054      ;
; -1.079 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[1]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.770      ; 2.095      ;
; -1.079 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[2]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.770      ; 2.095      ;
; -1.076 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.090      ;
; -1.074 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.592      ;
; -1.073 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[5][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.769      ; 2.100      ;
; -1.026 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.142      ;
; -1.005 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.661      ;
; -1.000 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.171      ;
; -0.996 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][13] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.170      ;
; -0.996 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[4]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.770      ; 2.178      ;
; -0.995 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[3]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.770      ; 2.179      ;
; -0.989 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.179      ;
; -0.981 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[5][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.769      ; 2.192      ;
; -0.966 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.202      ;
; -0.964 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.702      ;
; -0.964 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[5][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.769      ; 2.209      ;
; -0.952 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.216      ;
; -0.950 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[10][2] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.768      ; 2.222      ;
; -0.944 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.224      ;
; -0.921 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.255      ;
; -0.919 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.257      ;
; -0.913 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.265      ;
; -0.907 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.257      ;
; -0.903 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.263      ;
; -0.897 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.267      ;
; -0.895 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.771      ;
; -0.894 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.272      ;
; -0.894 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.272      ;
; -0.889 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.277      ;
; -0.864 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.300      ;
; -0.854 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.812      ;
; -0.844 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.324      ;
; -0.839 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.827      ;
; -0.838 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.828      ;
; -0.834 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[11][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.773      ; 2.343      ;
; -0.833 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 2.762      ; 1.833      ;
; -0.827 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[6]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.770      ; 2.347      ;
; -0.827 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.349      ;
; -0.825 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[9][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.356      ;
; -0.824 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[5]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.770      ; 2.350      ;
; -0.821 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.343      ;
; -0.816 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.352      ;
; -0.811 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[4][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.360      ;
; -0.809 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.355      ;
; -0.808 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[4][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.363      ;
; -0.806 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.362      ;
; -0.797 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.374      ;
; -0.797 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[6][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.377      ;
; -0.793 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.373      ;
; -0.791 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[12][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.775      ; 2.388      ;
; -0.780 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[15][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.769      ; 2.393      ;
; -0.779 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.762      ; 2.387      ;
; -0.778 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.400      ;
; -0.772 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[11][4] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.773      ; 2.405      ;
; -0.766 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.398      ;
; -0.766 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.412      ;
; -0.764 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.766      ; 2.406      ;
; -0.753 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.766      ; 2.417      ;
; -0.749 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[13][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.775      ; 2.430      ;
; -0.748 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.423      ;
; -0.746 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.418      ;
; -0.744 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[11][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.773      ; 2.433      ;
; -0.744 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[4][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.427      ;
; -0.743 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[4][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.428      ;
; -0.743 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.435      ;
; -0.742 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[4][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.429      ;
; -0.741 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.423      ;
; -0.741 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.423      ;
; -0.741 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.430      ;
; -0.740 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.766      ; 2.440      ;
; -0.737 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[4][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.434      ;
; -0.736 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.435      ;
; -0.735 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[6][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.439      ;
; -0.735 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[6][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.760      ; 2.439      ;
; -0.734 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[11][5] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.773      ; 2.443      ;
; -0.734 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[10][1] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.768      ; 2.448      ;
; -0.733 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[10][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 2.768      ; 2.449      ;
; -0.732 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 2.764      ; 2.436      ;
; -0.729 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[11][1] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.773      ; 2.448      ;
; -0.729 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 2.767      ; 2.442      ;
+--------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.445 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.000        ; 1.560      ; 1.499      ;
; 0.122  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; -0.500       ; 1.560      ; 1.566      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.132 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.000        ; 1.429      ; 1.691      ;
; 0.415  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; -0.500       ; 1.429      ; 1.738      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'                                                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.386 ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.629      ;
; 0.396 ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.640      ;
; 0.404 ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.648      ;
; 0.416 ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.659      ;
; 0.492 ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.735      ;
; 0.499 ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.742      ;
; 0.514 ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.757      ;
; 0.556 ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.799      ;
; 0.569 ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.813      ;
; 0.584 ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.827      ;
; 0.593 ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 0.836      ;
; 0.615 ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.071      ; 0.857      ;
; 0.742 ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.071      ; 0.984      ;
; 0.826 ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.057      ; 1.054      ;
; 0.838 ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.074      ; 1.083      ;
; 0.854 ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 1.097      ;
; 0.861 ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.068      ; 1.100      ;
; 0.865 ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.068      ; 1.104      ;
; 0.884 ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.071      ; 1.126      ;
; 0.894 ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.070      ; 1.135      ;
; 0.912 ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.075      ; 1.158      ;
; 0.915 ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|tdl:Q|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.069      ; 1.155      ;
; 0.928 ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|tdl:I|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.069      ; 1.168      ;
; 0.946 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.073      ; 1.190      ;
; 0.947 ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.073      ; 1.191      ;
; 0.963 ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.074      ; 1.208      ;
; 0.963 ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.075      ; 1.209      ;
; 0.964 ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.073      ; 1.208      ;
; 0.965 ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.076      ; 1.212      ;
; 0.977 ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.070      ; 1.218      ;
; 0.985 ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.070      ; 1.226      ;
; 0.988 ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.057      ; 1.216      ;
; 0.992 ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.073      ; 1.236      ;
; 0.992 ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.086      ; 1.249      ;
; 1.003 ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.086      ; 1.260      ;
; 1.004 ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.076      ; 1.251      ;
; 1.009 ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.068      ; 1.248      ;
; 1.019 ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.066      ; 1.256      ;
; 1.024 ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.070      ; 1.265      ;
; 1.030 ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 1.273      ;
; 1.033 ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.075      ; 1.279      ;
; 1.039 ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.075      ; 1.285      ;
; 1.091 ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.066      ; 1.328      ;
; 1.163 ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 1.406      ;
; 1.186 ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.072      ; 1.429      ;
; 1.319 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.073      ; 1.563      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[0]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[10]                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[11]                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[12]                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[13]                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[1]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[2]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[3]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[4]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[5]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[6]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[7]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[8]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[9]                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][10]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][6]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][7]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][8]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][6]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][7]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][6]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][5]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][1]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][2]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][4]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[16][0]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[16][10]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[16][3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][10]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][10]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][5]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][10]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][5]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][6]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][0]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][10]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][1]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][2]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][3]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][4]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][5]                      ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[16]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[9]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[10]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[16]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[9]        ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[10] ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[11] ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[0]        ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[12]       ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[14]       ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[15]       ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[16]       ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[0]        ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[12]       ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[14]       ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[15]       ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[16]       ;
; 0.259  ; 0.477        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[2]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[11] ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[11]       ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[13]       ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[1]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[3]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[5]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[7]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[9]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[10]       ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[11]       ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[13]       ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[1]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[3]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[4]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[5]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[6]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[7]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[8]        ;
; 0.260  ; 0.478        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[9]        ;
; 0.334  ; 0.520        ; 0.186          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[1]        ;
; 0.334  ; 0.520        ; 0.186          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[1]        ;
; 0.335  ; 0.521        ; 0.186          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[11] ;
; 0.335  ; 0.521        ; 0.186          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ;
; 0.335  ; 0.521        ; 0.186          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ;
; 0.335  ; 0.521        ; 0.186          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[10] ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ;
; 0.355  ; 0.541        ; 0.186          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D1|q|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D0|q|q                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D0|q|q                                       ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D1|q|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ;
; 0.280  ; 0.498        ; 0.218          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ;
; 0.315  ; 0.501        ; 0.186          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D2|q|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D1|q|q                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D1|q|q                                       ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D2|q|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DAC_OUT[*]   ; CLOCK_50   ; 11.375 ; 11.394 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[0]  ; CLOCK_50   ; 7.345  ; 7.271  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[1]  ; CLOCK_50   ; 7.625  ; 7.495  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[2]  ; CLOCK_50   ; 6.871  ; 6.840  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[3]  ; CLOCK_50   ; 6.847  ; 6.823  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[4]  ; CLOCK_50   ; 6.766  ; 6.755  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[5]  ; CLOCK_50   ; 8.089  ; 7.914  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[6]  ; CLOCK_50   ; 8.293  ; 8.147  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[7]  ; CLOCK_50   ; 10.296 ; 10.323 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[8]  ; CLOCK_50   ; 11.375 ; 11.394 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[9]  ; CLOCK_50   ; 8.172  ; 8.001  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[10] ; CLOCK_50   ; 9.158  ; 8.967  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[11] ; CLOCK_50   ; 7.357  ; 7.270  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[12] ; CLOCK_50   ; 8.340  ; 8.203  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[13] ; CLOCK_50   ; 7.938  ; 8.113  ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 4.084  ; 3.855  ; Rise       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 3.855  ; 4.084  ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 4.084  ; 3.855  ; Fall       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 3.855  ; 4.084  ; Fall       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DAC_OUT[*]   ; CLOCK_50   ; 6.516  ; 6.505  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[0]  ; CLOCK_50   ; 7.075  ; 7.002  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[1]  ; CLOCK_50   ; 7.348  ; 7.223  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[2]  ; CLOCK_50   ; 6.619  ; 6.588  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[3]  ; CLOCK_50   ; 6.596  ; 6.571  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[4]  ; CLOCK_50   ; 6.516  ; 6.505  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[5]  ; CLOCK_50   ; 7.788  ; 7.619  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[6]  ; CLOCK_50   ; 7.985  ; 7.843  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[7]  ; CLOCK_50   ; 9.995  ; 10.028 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[8]  ; CLOCK_50   ; 11.031 ; 11.056 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[9]  ; CLOCK_50   ; 7.870  ; 7.703  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[10] ; CLOCK_50   ; 8.815  ; 8.630  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[11] ; CLOCK_50   ; 7.088  ; 7.002  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[12] ; CLOCK_50   ; 8.031  ; 7.898  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[13] ; CLOCK_50   ; 7.641  ; 7.810  ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 3.964  ; 3.737  ; Rise       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 3.737  ; 3.964  ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 3.964  ; 3.737  ; Fall       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 3.737  ; 3.964  ; Fall       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -3.901 ; -284.152      ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; -0.027 ; -0.027        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.290  ; 0.000         ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.500  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -1.088 ; -79.326       ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; -0.221 ; -0.221        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; -0.066 ; -0.066        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.188  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -3.000 ; -230.581      ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; -1.000 ; -47.000       ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; -1.000 ; -1.000        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; -1.000 ; -1.000        ;
+-----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                    ;
+--------+---------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -3.901 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 5.075      ;
; -3.897 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 5.071      ;
; -3.869 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 5.027      ;
; -3.865 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 5.023      ;
; -3.858 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 5.016      ;
; -3.854 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 5.012      ;
; -3.849 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 5.023      ;
; -3.845 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 5.019      ;
; -3.805 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.979      ;
; -3.805 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.963      ;
; -3.801 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.975      ;
; -3.801 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.959      ;
; -3.756 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.911      ;
; -3.752 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.907      ;
; -3.744 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.918      ;
; -3.740 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.914      ;
; -3.740 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.914      ;
; -3.740 ; filter_qpsk:QPSK|product[3][5]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.898      ;
; -3.736 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.910      ;
; -3.736 ; filter_qpsk:QPSK|product[3][5]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.894      ;
; -3.736 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.891      ;
; -3.732 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.887      ;
; -3.730 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.883      ;
; -3.726 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.879      ;
; -3.711 ; filter_qpsk:QPSK|product[3][6]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.869      ;
; -3.707 ; filter_qpsk:QPSK|product[3][6]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.865      ;
; -3.698 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.856      ;
; -3.696 ; filter_qpsk:QPSK|product[1][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.870      ;
; -3.694 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.852      ;
; -3.692 ; filter_qpsk:QPSK|product[1][10] ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.866      ;
; -3.688 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.862      ;
; -3.686 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.844      ;
; -3.684 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.858      ;
; -3.682 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.835      ;
; -3.682 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.840      ;
; -3.678 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.831      ;
; -3.678 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 4.830      ;
; -3.675 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.833      ;
; -3.675 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 4.827      ;
; -3.674 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 4.826      ;
; -3.671 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.829      ;
; -3.671 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 4.823      ;
; -3.664 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.819      ;
; -3.660 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.815      ;
; -3.656 ; filter_qpsk:QPSK|product[2][5]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.809      ;
; -3.652 ; filter_qpsk:QPSK|product[2][5]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.805      ;
; -3.644 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.818      ;
; -3.640 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.814      ;
; -3.608 ; filter_qpsk:QPSK|product[0][3]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.763      ;
; -3.607 ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.760      ;
; -3.605 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.763      ;
; -3.604 ; filter_qpsk:QPSK|product[0][3]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.759      ;
; -3.603 ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.756      ;
; -3.601 ; filter_qpsk:QPSK|product[3][3]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.759      ;
; -3.598 ; filter_qpsk:QPSK|product[0][2]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.753      ;
; -3.595 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.750      ;
; -3.594 ; filter_qpsk:QPSK|product[0][2]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.749      ;
; -3.591 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.746      ;
; -3.589 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.763      ;
; -3.585 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.759      ;
; -3.583 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.757      ;
; -3.579 ; filter_qpsk:QPSK|product[1][4]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.753      ;
; -3.576 ; filter_qpsk:QPSK|product[2][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.729      ;
; -3.575 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.730      ;
; -3.572 ; filter_qpsk:QPSK|product[2][10] ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.725      ;
; -3.571 ; filter_qpsk:QPSK|product[0][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.726      ;
; -3.541 ; filter_qpsk:QPSK|product[2][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.694      ;
; -3.537 ; filter_qpsk:QPSK|product[2][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.690      ;
; -3.530 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.683      ;
; -3.529 ; filter_qpsk:QPSK|product[0][4]  ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.684      ;
; -3.526 ; filter_qpsk:QPSK|product[2][3]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.679      ;
; -3.525 ; filter_qpsk:QPSK|product[0][4]  ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.680      ;
; -3.525 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.683      ;
; -3.521 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.679      ;
; -3.517 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 4.669      ;
; -3.514 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 4.666      ;
; -3.513 ; filter_qpsk:QPSK|product[2][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 4.665      ;
; -3.510 ; filter_qpsk:QPSK|product[3][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.165      ; 4.662      ;
; -3.505 ; filter_qpsk:QPSK|product[1][1]  ; filter_qpsk:QPSK|sum[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.679      ;
; -3.503 ; filter_qpsk:QPSK|product[1][10] ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.677      ;
; -3.503 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.658      ;
; -3.499 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.652      ;
; -3.499 ; filter_qpsk:QPSK|product[1][0]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.654      ;
; -3.498 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.656      ;
; -3.497 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.655      ;
; -3.495 ; filter_qpsk:QPSK|product[2][1]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.166      ; 4.648      ;
; -3.494 ; filter_qpsk:QPSK|product[3][4]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.652      ;
; -3.493 ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.651      ;
; -3.491 ; filter_qpsk:QPSK|product[1][3]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.665      ;
; -3.475 ; filter_qpsk:QPSK|product[3][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.633      ;
; -3.470 ; filter_qpsk:QPSK|product[0][10] ; filter_qpsk:QPSK|sum[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.625      ;
; -3.466 ; filter_qpsk:QPSK|product[0][10] ; filter_qpsk:QPSK|sum[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.621      ;
; -3.457 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.631      ;
; -3.453 ; filter_qpsk:QPSK|product[1][2]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.187      ; 4.627      ;
; -3.452 ; filter_qpsk:QPSK|product[3][5]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.610      ;
; -3.447 ; filter_qpsk:QPSK|product[0][3]  ; filter_qpsk:QPSK|sum[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.602      ;
; -3.444 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.599      ;
; -3.443 ; filter_qpsk:QPSK|product[0][3]  ; filter_qpsk:QPSK|sum[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.598      ;
; -3.441 ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|sum[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.171      ; 4.599      ;
; -3.440 ; filter_qpsk:QPSK|product[0][1]  ; filter_qpsk:QPSK|sum[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.168      ; 4.595      ;
+--------+---------------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'                                                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.027 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.039     ; 0.975      ;
; 0.107  ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.041     ; 0.839      ;
; 0.134  ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.050     ; 0.803      ;
; 0.138  ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.807      ;
; 0.184  ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.041     ; 0.762      ;
; 0.187  ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.050     ; 0.750      ;
; 0.197  ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.046     ; 0.744      ;
; 0.205  ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.035     ; 0.747      ;
; 0.217  ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.044     ; 0.726      ;
; 0.225  ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.053     ; 0.709      ;
; 0.228  ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.037     ; 0.722      ;
; 0.231  ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.037     ; 0.719      ;
; 0.232  ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.035     ; 0.720      ;
; 0.236  ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.040     ; 0.711      ;
; 0.246  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.043     ; 0.698      ;
; 0.248  ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.028     ; 0.711      ;
; 0.261  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.043     ; 0.683      ;
; 0.263  ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.028     ; 0.696      ;
; 0.268  ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.040     ; 0.679      ;
; 0.275  ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|tdl:Q|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.047     ; 0.665      ;
; 0.281  ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.046     ; 0.660      ;
; 0.284  ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.040     ; 0.663      ;
; 0.284  ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.037     ; 0.666      ;
; 0.286  ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.046     ; 0.655      ;
; 0.287  ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.044     ; 0.656      ;
; 0.287  ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.037     ; 0.663      ;
; 0.295  ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.041     ; 0.651      ;
; 0.297  ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.040     ; 0.650      ;
; 0.299  ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.044     ; 0.644      ;
; 0.299  ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.040     ; 0.648      ;
; 0.304  ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|tdl:I|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.047     ; 0.636      ;
; 0.305  ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.040     ; 0.642      ;
; 0.306  ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.053     ; 0.628      ;
; 0.374  ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.044     ; 0.569      ;
; 0.378  ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.567      ;
; 0.398  ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.547      ;
; 0.402  ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.543      ;
; 0.493  ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.452      ;
; 0.493  ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.452      ;
; 0.493  ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.452      ;
; 0.495  ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.450      ;
; 0.498  ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.447      ;
; 0.525  ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.420      ;
; 0.561  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.384      ;
; 0.563  ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.382      ;
; 0.564  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.381      ;
; 0.568  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.377      ;
; 0.571  ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.374      ;
; 0.571  ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.374      ;
; 0.572  ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.373      ;
; 0.572  ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.373      ;
; 0.572  ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.373      ;
; 0.573  ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 1.000        ; -0.042     ; 0.372      ;
+--------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.290 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.500        ; 0.708      ; 1.020      ;
; 0.795 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 1.000        ; 0.708      ; 1.015      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.500 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.500        ; 0.755      ; 0.867      ;
; 1.033 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 1.000        ; 0.755      ; 0.834      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                         ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.088 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.673      ;
; -1.088 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.673      ;
; -1.082 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.679      ;
; -0.940 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.821      ;
; -0.927 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.834      ;
; -0.874 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.887      ;
; -0.861 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.900      ;
; -0.808 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.953      ;
; -0.807 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.954      ;
; -0.805 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.956      ;
; -0.805 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.956      ;
; -0.790 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.552      ; 0.971      ;
; -0.770 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[0]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.563      ; 1.002      ;
; -0.728 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.041      ;
; -0.718 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.043      ;
; -0.718 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][12] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.043      ;
; -0.706 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.055      ;
; -0.706 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.055      ;
; -0.705 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[2]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.563      ; 1.067      ;
; -0.704 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[1]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.563      ; 1.068      ;
; -0.692 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.072      ;
; -0.684 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.080      ;
; -0.682 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[5][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.559      ; 1.086      ;
; -0.677 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.092      ;
; -0.674 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.090      ;
; -0.668 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[4]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.563      ; 1.104      ;
; -0.667 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[3]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.563      ; 1.105      ;
; -0.651 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.120      ;
; -0.642 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.119      ;
; -0.636 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[5][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.559      ; 1.132      ;
; -0.635 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[7][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.136      ;
; -0.631 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[5][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.559      ; 1.137      ;
; -0.629 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.132      ;
; -0.622 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.136      ;
; -0.622 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.139      ;
; -0.615 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.159      ;
; -0.614 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.150      ;
; -0.610 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][13] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.151      ;
; -0.610 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[11][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.565      ; 1.164      ;
; -0.605 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.166      ;
; -0.593 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[9][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.186      ;
; -0.591 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[10][2] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.558      ; 1.176      ;
; -0.587 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.177      ;
; -0.587 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[6]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.563      ; 1.185      ;
; -0.586 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|if_out[5]      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.563      ; 1.186      ;
; -0.584 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[12][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.569      ; 1.194      ;
; -0.581 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 1.552      ; 0.680      ;
; -0.581 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 1.552      ; 0.680      ;
; -0.581 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.183      ;
; -0.579 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.179      ;
; -0.579 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.190      ;
; -0.579 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.179      ;
; -0.576 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.185      ;
; -0.575 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[7][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; -0.500       ; 1.552      ; 0.686      ;
; -0.575 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.189      ;
; -0.572 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[6][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.196      ;
; -0.570 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.194      ;
; -0.569 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[13][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.568      ; 1.208      ;
; -0.569 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.192      ;
; -0.568 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.196      ;
; -0.568 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.190      ;
; -0.565 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[9][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.214      ;
; -0.564 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.194      ;
; -0.563 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[7][8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.198      ;
; -0.560 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[3][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.204      ;
; -0.559 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[15][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.562      ; 1.212      ;
; -0.554 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[4][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.556      ; 1.211      ;
; -0.553 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[10][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.558      ; 1.224      ;
; -0.552 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.222      ;
; -0.551 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[15][1] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.562      ; 1.220      ;
; -0.551 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.223      ;
; -0.550 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[11][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.565      ; 1.224      ;
; -0.549 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.215      ;
; -0.548 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[9][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.221      ;
; -0.546 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[3][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.218      ;
; -0.543 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[14][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.558      ; 1.224      ;
; -0.543 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[11][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.565      ; 1.241      ;
; -0.540 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[10][1] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.558      ; 1.227      ;
; -0.536 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.228      ;
; -0.536 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[8][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.228      ;
; -0.536 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[6][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.222      ;
; -0.532 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[11][1] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.565      ; 1.252      ;
; -0.531 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[10][0] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.558      ; 1.236      ;
; -0.531 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[8][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.233      ;
; -0.530 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[8][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.555      ; 1.244      ;
; -0.529 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[10][2] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.558      ; 1.238      ;
; -0.529 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[7][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.552      ; 1.242      ;
; -0.528 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.241      ;
; -0.527 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.231      ;
; -0.526 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.232      ;
; -0.526 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[6][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.232      ;
; -0.525 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[11][4] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.565      ; 1.249      ;
; -0.520 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|product[6][0]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50    ; 0.000        ; 1.549      ; 1.248      ;
; -0.519 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[2][2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.250      ;
; -0.519 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.250      ;
; -0.517 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[10][5] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.558      ; 1.250      ;
; -0.515 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.254      ;
; -0.513 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; filter_qpsk:QPSK|product[12][1] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50    ; 0.000        ; 1.569      ; 1.265      ;
; -0.512 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[11][1] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.565      ; 1.262      ;
; -0.512 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|product[9][6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50    ; 0.000        ; 1.560      ; 1.257      ;
+--------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.221 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.000        ; 0.797      ; 0.765      ;
; 0.302  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; -0.500       ; 0.797      ; 0.788      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'                                                                                                                                                                                        ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.066 ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.000        ; 0.748      ; 0.881      ;
; 0.456  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; -0.500       ; 0.748      ; 0.903      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'                                                                                                                                                         ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.188 ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; filter_qpsk:QPSK|pn_gen:S1|state[10] ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.315      ;
; 0.191 ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.317      ;
; 0.194 ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.320      ;
; 0.199 ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.325      ;
; 0.246 ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.372      ;
; 0.251 ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.377      ;
; 0.252 ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.378      ;
; 0.267 ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.393      ;
; 0.273 ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.400      ;
; 0.290 ; filter_qpsk:QPSK|pn_gen:S1|state[11] ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.416      ;
; 0.295 ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.421      ;
; 0.308 ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.434      ;
; 0.363 ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.041      ; 0.488      ;
; 0.411 ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|tdl:I|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.046      ; 0.541      ;
; 0.418 ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.029      ; 0.531      ;
; 0.424 ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.043      ; 0.551      ;
; 0.428 ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.041      ; 0.553      ;
; 0.430 ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.038      ; 0.552      ;
; 0.437 ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.047      ; 0.568      ;
; 0.437 ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.040      ; 0.561      ;
; 0.439 ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|tdl:I|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.037      ; 0.560      ;
; 0.441 ; filter_qpsk:QPSK|tdl:Q|out[3]        ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.038      ; 0.563      ;
; 0.445 ; filter_qpsk:QPSK|tdl:Q|out[15]       ; filter_qpsk:QPSK|tdl:Q|out[16]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.037      ; 0.566      ;
; 0.449 ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ; filter_qpsk:QPSK|tdl:I|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.044      ; 0.577      ;
; 0.450 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.044      ; 0.578      ;
; 0.451 ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|tdl:I|out[15]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.047      ; 0.582      ;
; 0.459 ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.044      ; 0.587      ;
; 0.467 ; filter_qpsk:QPSK|tdl:Q|out[4]        ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.044      ; 0.595      ;
; 0.469 ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|tdl:Q|out[12]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.046      ; 0.599      ;
; 0.474 ; filter_qpsk:QPSK|tdl:I|out[1]        ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.055      ; 0.613      ;
; 0.479 ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|tdl:Q|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.050      ; 0.613      ;
; 0.481 ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|tdl:Q|out[2]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.055      ; 0.620      ;
; 0.483 ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.040      ; 0.607      ;
; 0.491 ; filter_qpsk:QPSK|tdl:Q|out[0]        ; filter_qpsk:QPSK|tdl:Q|out[1]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.029      ; 0.604      ;
; 0.495 ; filter_qpsk:QPSK|tdl:Q|out[9]        ; filter_qpsk:QPSK|tdl:Q|out[10]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.047      ; 0.626      ;
; 0.495 ; filter_qpsk:QPSK|tdl:I|out[9]        ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.047      ; 0.626      ;
; 0.497 ; filter_qpsk:QPSK|tdl:Q|out[5]        ; filter_qpsk:QPSK|tdl:Q|out[6]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.040      ; 0.621      ;
; 0.498 ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|tdl:I|out[11]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.050      ; 0.632      ;
; 0.519 ; filter_qpsk:QPSK|pn_gen:S0|state[11] ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.038      ; 0.641      ;
; 0.520 ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ; filter_qpsk:QPSK|tdl:I|out[3]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.043      ; 0.647      ;
; 0.526 ; filter_qpsk:QPSK|tdl:Q|out[13]       ; filter_qpsk:QPSK|tdl:Q|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.034      ; 0.644      ;
; 0.528 ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|tdl:I|out[0]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.040      ; 0.652      ;
; 0.559 ; filter_qpsk:QPSK|tdl:I|out[13]       ; filter_qpsk:QPSK|tdl:I|out[14]       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.034      ; 0.677      ;
; 0.576 ; filter_qpsk:QPSK|tdl:Q|out[7]        ; filter_qpsk:QPSK|tdl:Q|out[8]        ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.042      ; 0.702      ;
; 0.591 ; filter_qpsk:QPSK|tdl:I|out[5]        ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.043      ; 0.718      ;
; 0.665 ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 0.000        ; 0.045      ; 0.794      ;
+-------+--------------------------------------+--------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[11]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[12]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[13]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|if_out[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[0][4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][10]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][7]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[10][8]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][10]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[11][7]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][10]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[12][6]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][10]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[13][5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][10]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[14][5]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][10]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[15][4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[16][0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[16][10]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[16][3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[1][4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[2][5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[3][6]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][10]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; filter_qpsk:QPSK|product[4][5]                      ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q'                                                                    ;
+--------+--------------+----------------+-----------------+-----------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                               ; Clock Edge ; Target                               ;
+--------+--------------+----------------+-----------------+-----------------------------------------------------+------------+--------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[14]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[16]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[14]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[16]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[9]        ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[11] ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|pn_out    ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[10] ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[11] ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[1]  ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[2]  ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[3]  ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[4]  ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[5]  ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[6]  ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[7]  ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[8]  ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S1|state[9]  ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[13]       ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[3]        ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[10]       ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[13]       ;
; 0.136  ; 0.320        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[3]        ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[11]       ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[12]       ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[11]       ;
; 0.137  ; 0.321        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[12]       ;
; 0.138  ; 0.322        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[9]  ;
; 0.138  ; 0.322        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[0]        ;
; 0.138  ; 0.322        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[5]        ;
; 0.138  ; 0.322        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[7]        ;
; 0.138  ; 0.322        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[9]        ;
; 0.138  ; 0.322        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[0]        ;
; 0.138  ; 0.322        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[5]        ;
; 0.138  ; 0.322        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[7]        ;
; 0.138  ; 0.322        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[8]        ;
; 0.138  ; 0.322        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[9]        ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|pn_out    ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[3]  ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[5]  ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|pn_gen:S0|state[7]  ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[14]       ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[15]       ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[16]       ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:I|out[1]        ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[14]       ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[15]       ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[16]       ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[1]        ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[2]        ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[4]        ;
; 0.139  ; 0.323        ; 0.184          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; filter_qpsk:QPSK|tdl:Q|out[6]        ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; QPSK|I|out[13]|clk                   ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; QPSK|I|out[3]|clk                    ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; QPSK|Q|out[10]|clk                   ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; QPSK|Q|out[13]|clk                   ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; QPSK|Q|out[3]|clk                    ;
; 0.316  ; 0.316        ; 0.000          ; Low Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; Rise       ; QPSK|S0|state[11]|clk                ;
+--------+--------------+----------------+-----------------+-----------------------------------------------------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ;
; 0.226  ; 0.410        ; 0.184          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ;
; 0.368  ; 0.584        ; 0.216          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D1|q|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D0|q|q                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D0|q|q                                       ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; Rise       ; QPSK|C|D1|q|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ;
; 0.376  ; 0.592        ; 0.216          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D2|q|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D1|q|q                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D1|q|q                                       ;
; 0.598  ; 0.598        ; 0.000          ; High Pulse Width ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; Rise       ; QPSK|C|D2|q|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DAC_OUT[*]   ; CLOCK_50   ; 7.036 ; 7.580 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.273 ; 4.419 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[1]  ; CLOCK_50   ; 4.402 ; 4.609 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[2]  ; CLOCK_50   ; 4.032 ; 4.153 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[3]  ; CLOCK_50   ; 4.015 ; 4.136 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[4]  ; CLOCK_50   ; 3.971 ; 4.097 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[5]  ; CLOCK_50   ; 4.666 ; 4.840 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.783 ; 4.987 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[7]  ; CLOCK_50   ; 6.432 ; 6.896 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[8]  ; CLOCK_50   ; 7.036 ; 7.580 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[9]  ; CLOCK_50   ; 4.730 ; 4.902 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[10] ; CLOCK_50   ; 5.267 ; 5.517 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[11] ; CLOCK_50   ; 4.300 ; 4.436 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[12] ; CLOCK_50   ; 4.806 ; 5.022 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[13] ; CLOCK_50   ; 4.846 ; 4.671 ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 2.921 ; 2.315 ; Rise       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 2.315 ; 2.921 ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 2.921 ; 2.315 ; Fall       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 2.315 ; 2.921 ; Fall       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DAC_OUT[*]   ; CLOCK_50   ; 3.839 ; 3.961 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.129 ; 4.270 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[1]  ; CLOCK_50   ; 4.258 ; 4.459 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[2]  ; CLOCK_50   ; 3.897 ; 4.014 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[3]  ; CLOCK_50   ; 3.880 ; 3.997 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[4]  ; CLOCK_50   ; 3.839 ; 3.961 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[5]  ; CLOCK_50   ; 4.506 ; 4.673 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.619 ; 4.815 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[7]  ; CLOCK_50   ; 6.272 ; 6.729 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[8]  ; CLOCK_50   ; 6.852 ; 7.386 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[9]  ; CLOCK_50   ; 4.569 ; 4.734 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[10] ; CLOCK_50   ; 5.084 ; 5.323 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[11] ; CLOCK_50   ; 4.157 ; 4.287 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[12] ; CLOCK_50   ; 4.642 ; 4.850 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[13] ; CLOCK_50   ; 4.678 ; 4.510 ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 2.866 ; 2.259 ; Rise       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 2.259 ; 2.866 ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 2.866 ; 2.259 ; Fall       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 2.259 ; 2.866 ; Fall       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                                     ; -9.174   ; -1.996   ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                                            ; -9.174   ; -1.996   ; N/A      ; N/A     ; -3.000              ;
;  filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.481    ; -0.460   ; N/A      ; N/A     ; -1.285              ;
;  filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.052    ; -0.132   ; N/A      ; N/A     ; -1.285              ;
;  filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; -1.013   ; 0.188    ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                      ; -746.822 ; -122.456 ; 0.0      ; 0.0     ; -292.125            ;
;  CLOCK_50                                            ; -730.441 ; -121.877 ; N/A      ; N/A     ; -230.581            ;
;  filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 0.000    ; -0.460   ; N/A      ; N/A     ; -1.285              ;
;  filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 0.000    ; -0.132   ; N/A      ; N/A     ; -1.285              ;
;  filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; -16.381  ; 0.000    ; N/A      ; N/A     ; -60.395             ;
+------------------------------------------------------+----------+----------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DAC_OUT[*]   ; CLOCK_50   ; 12.672 ; 12.886 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[0]  ; CLOCK_50   ; 8.116  ; 8.141  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[1]  ; CLOCK_50   ; 8.399  ; 8.375  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[2]  ; CLOCK_50   ; 7.608  ; 7.657  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[3]  ; CLOCK_50   ; 7.585  ; 7.638  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[4]  ; CLOCK_50   ; 7.494  ; 7.558  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[5]  ; CLOCK_50   ; 8.905  ; 8.838  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[6]  ; CLOCK_50   ; 9.128  ; 9.098  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[7]  ; CLOCK_50   ; 11.509 ; 11.706 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[8]  ; CLOCK_50   ; 12.672 ; 12.886 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[9]  ; CLOCK_50   ; 8.994  ; 8.930  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[10] ; CLOCK_50   ; 10.054 ; 9.997  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[11] ; CLOCK_50   ; 8.124  ; 8.132  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[12] ; CLOCK_50   ; 9.187  ; 9.165  ; Rise       ; CLOCK_50        ;
;  DAC_OUT[13] ; CLOCK_50   ; 8.867  ; 8.932  ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 4.505  ; 4.280  ; Rise       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 4.280  ; 4.505  ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 4.505  ; 4.280  ; Fall       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 4.280  ; 4.505  ; Fall       ; CLOCK_50        ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DAC_OUT[*]   ; CLOCK_50   ; 3.839 ; 3.961 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[0]  ; CLOCK_50   ; 4.129 ; 4.270 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[1]  ; CLOCK_50   ; 4.258 ; 4.459 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[2]  ; CLOCK_50   ; 3.897 ; 4.014 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[3]  ; CLOCK_50   ; 3.880 ; 3.997 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[4]  ; CLOCK_50   ; 3.839 ; 3.961 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[5]  ; CLOCK_50   ; 4.506 ; 4.673 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[6]  ; CLOCK_50   ; 4.619 ; 4.815 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[7]  ; CLOCK_50   ; 6.272 ; 6.729 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[8]  ; CLOCK_50   ; 6.852 ; 7.386 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[9]  ; CLOCK_50   ; 4.569 ; 4.734 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[10] ; CLOCK_50   ; 5.084 ; 5.323 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[11] ; CLOCK_50   ; 4.157 ; 4.287 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[12] ; CLOCK_50   ; 4.642 ; 4.850 ; Rise       ; CLOCK_50        ;
;  DAC_OUT[13] ; CLOCK_50   ; 4.678 ; 4.510 ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 2.866 ; 2.259 ; Rise       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 2.259 ; 2.866 ; Rise       ; CLOCK_50        ;
; DA_WRTA      ; CLOCK_50   ; 2.866 ; 2.259 ; Fall       ; CLOCK_50        ;
; PLL_OUT_DA   ; CLOCK_50   ; 2.259 ; 2.866 ; Fall       ; CLOCK_50        ;
+--------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; PLL_OUT_DA    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_MODE       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_WRTA       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[12]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[13]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PLL_OUT_DA    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; DA_MODE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DA_WRTA       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; DAC_OUT[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
; DAC_OUT[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0374 V           ; 0.243 V                              ; 0.214 V                              ; 6.78e-10 s                  ; 6.55e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0374 V          ; 0.243 V                             ; 0.214 V                             ; 6.78e-10 s                 ; 6.55e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.09 V              ; -0.00475 V          ; 0.139 V                              ; 0.265 V                              ; 5.71e-09 s                  ; 5.48e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.09 V             ; -0.00475 V         ; 0.139 V                             ; 0.265 V                             ; 5.71e-09 s                 ; 5.48e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PLL_OUT_DA    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; DA_MODE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DA_WRTA       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0166 V           ; 0.056 V                              ; 0.101 V                              ; 8.58e-10 s                  ; 8.49e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0166 V          ; 0.056 V                             ; 0.101 V                             ; 8.58e-10 s                 ; 8.49e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.00197 V          ; 0.052 V                              ; 0.154 V                              ; 6.94e-09 s                  ; 6.92e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.00197 V         ; 0.052 V                             ; 0.154 V                             ; 6.94e-09 s                 ; 6.92e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUT[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; PLL_OUT_DA    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DA_MODE       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DA_WRTA       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DAC_OUT[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC_OUT[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; DAC_OUT[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC_OUT[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC_OUT[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DAC_OUT[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC_OUT[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC_OUT[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DAC_OUT[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DAC_OUT[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC_OUT[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC_OUT[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC_OUT[12]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC_OUT[13]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50                                            ; 430143   ; 0        ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50                                            ; 1646     ; 1646     ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50                                            ; 861      ; 861      ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50                                            ; 2558     ; 714      ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 1        ; 1        ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 1        ; 1        ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 53       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50                                            ; 430143   ; 0        ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; CLOCK_50                                            ; 1646     ; 1646     ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; CLOCK_50                                            ; 861      ; 861      ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; CLOCK_50                                            ; 2558     ; 714      ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q ; 1        ; 1        ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q ; 1        ; 1        ; 0        ; 0        ;
; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q ; 53       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 227   ; 227  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 12 22:21:27 2024
Info: Command: quartus_sta Transmitter_Ver_1 -c Transmitter_Ver_1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Transmitter_Ver_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q
    Info (332105): create_clock -period 1.000 -name filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q
    Info (332105): create_clock -period 1.000 -name filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.174      -730.441 CLOCK_50 
    Info (332119):    -1.013       -16.381 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q 
    Info (332119):     0.052         0.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q 
    Info (332119):     0.481         0.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q 
Info (332146): Worst-case hold slack is -1.996
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.996      -121.877 CLOCK_50 
    Info (332119):    -0.460        -0.460 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q 
    Info (332119):    -0.119        -0.119 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q 
    Info (332119):     0.427         0.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -229.160 CLOCK_50 
    Info (332119):    -1.285       -60.395 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q 
    Info (332119):    -1.285        -1.285 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q 
    Info (332119):    -1.285        -1.285 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.188      -644.379 CLOCK_50 
    Info (332119):    -0.843       -11.831 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q 
    Info (332119):     0.112         0.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q 
    Info (332119):     0.510         0.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q 
Info (332146): Worst-case hold slack is -1.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.818      -108.806 CLOCK_50 
    Info (332119):    -0.445        -0.445 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q 
    Info (332119):    -0.132        -0.132 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q 
    Info (332119):     0.386         0.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -229.160 CLOCK_50 
    Info (332119):    -1.285       -60.395 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q 
    Info (332119):    -1.285        -1.285 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q 
    Info (332119):    -1.285        -1.285 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.901
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.901      -284.152 CLOCK_50 
    Info (332119):    -0.027        -0.027 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q 
    Info (332119):     0.290         0.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q 
    Info (332119):     0.500         0.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q 
Info (332146): Worst-case hold slack is -1.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.088       -79.326 CLOCK_50 
    Info (332119):    -0.221        -0.221 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q 
    Info (332119):    -0.066        -0.066 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q 
    Info (332119):     0.188         0.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -230.581 CLOCK_50 
    Info (332119):    -1.000       -47.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D2|q 
    Info (332119):    -1.000        -1.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D0|q 
    Info (332119):    -1.000        -1.000 filter_qpsk:QPSK|clock_generator:C|d_filp_flop:D1|q 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4670 megabytes
    Info: Processing ended: Thu Dec 12 22:21:29 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


