#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021d7aa805a0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000021d7aabce00_0 .net "PC", 31 0, v0000021d7ab89650_0;  1 drivers
v0000021d7aabcea0_0 .var "clk", 0 0;
v0000021d7aabc5e0_0 .net "clkout", 0 0, L_0000021d7aab7c60;  1 drivers
v0000021d7aabcc20_0 .net "cycles_consumed", 31 0, v0000021d7aabdee0_0;  1 drivers
v0000021d7aabc860_0 .var "rst", 0 0;
S_0000021d7aa808c0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000021d7aa805a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000021d7aa9eca0 .param/l "RType" 0 4 2, C4<000000>;
P_0000021d7aa9ecd8 .param/l "add" 0 4 5, C4<100000>;
P_0000021d7aa9ed10 .param/l "addi" 0 4 8, C4<001000>;
P_0000021d7aa9ed48 .param/l "addu" 0 4 5, C4<100001>;
P_0000021d7aa9ed80 .param/l "and_" 0 4 5, C4<100100>;
P_0000021d7aa9edb8 .param/l "andi" 0 4 8, C4<001100>;
P_0000021d7aa9edf0 .param/l "beq" 0 4 10, C4<000100>;
P_0000021d7aa9ee28 .param/l "bne" 0 4 10, C4<000101>;
P_0000021d7aa9ee60 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021d7aa9ee98 .param/l "j" 0 4 12, C4<000010>;
P_0000021d7aa9eed0 .param/l "jal" 0 4 12, C4<000011>;
P_0000021d7aa9ef08 .param/l "jr" 0 4 6, C4<001000>;
P_0000021d7aa9ef40 .param/l "lw" 0 4 8, C4<100011>;
P_0000021d7aa9ef78 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021d7aa9efb0 .param/l "or_" 0 4 5, C4<100101>;
P_0000021d7aa9efe8 .param/l "ori" 0 4 8, C4<001101>;
P_0000021d7aa9f020 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021d7aa9f058 .param/l "sll" 0 4 6, C4<000000>;
P_0000021d7aa9f090 .param/l "slt" 0 4 5, C4<101010>;
P_0000021d7aa9f0c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000021d7aa9f100 .param/l "srl" 0 4 6, C4<000010>;
P_0000021d7aa9f138 .param/l "sub" 0 4 5, C4<100010>;
P_0000021d7aa9f170 .param/l "subu" 0 4 5, C4<100011>;
P_0000021d7aa9f1a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000021d7aa9f1e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021d7aa9f218 .param/l "xori" 0 4 8, C4<001110>;
L_0000021d7aab7cd0 .functor NOT 1, v0000021d7aabc860_0, C4<0>, C4<0>, C4<0>;
L_0000021d7aab81a0 .functor NOT 1, v0000021d7aabc860_0, C4<0>, C4<0>, C4<0>;
L_0000021d7aab7fe0 .functor NOT 1, v0000021d7aabc860_0, C4<0>, C4<0>, C4<0>;
L_0000021d7aab8210 .functor NOT 1, v0000021d7aabc860_0, C4<0>, C4<0>, C4<0>;
L_0000021d7aab7e20 .functor NOT 1, v0000021d7aabc860_0, C4<0>, C4<0>, C4<0>;
L_0000021d7aab8130 .functor NOT 1, v0000021d7aabc860_0, C4<0>, C4<0>, C4<0>;
L_0000021d7aab7db0 .functor NOT 1, v0000021d7aabc860_0, C4<0>, C4<0>, C4<0>;
L_0000021d7aab7790 .functor NOT 1, v0000021d7aabc860_0, C4<0>, C4<0>, C4<0>;
L_0000021d7aab7c60 .functor OR 1, v0000021d7aabcea0_0, v0000021d7aa88570_0, C4<0>, C4<0>;
L_0000021d7aab7f00 .functor OR 1, L_0000021d7abe3c90, L_0000021d7abe3830, C4<0>, C4<0>;
L_0000021d7aab7870 .functor AND 1, L_0000021d7abe4230, L_0000021d7abe40f0, C4<1>, C4<1>;
L_0000021d7aab7330 .functor NOT 1, v0000021d7aabc860_0, C4<0>, C4<0>, C4<0>;
L_0000021d7aab78e0 .functor OR 1, L_0000021d7abe4550, L_0000021d7abe3790, C4<0>, C4<0>;
L_0000021d7aab7950 .functor OR 1, L_0000021d7aab78e0, L_0000021d7abe47d0, C4<0>, C4<0>;
L_0000021d7aab7b80 .functor OR 1, L_0000021d7abe2f70, L_0000021d7abe3010, C4<0>, C4<0>;
L_0000021d7aab80c0 .functor AND 1, L_0000021d7abe2e30, L_0000021d7aab7b80, C4<1>, C4<1>;
L_0000021d7aab7b10 .functor OR 1, L_0000021d7abeb040, L_0000021d7abeb5e0, C4<0>, C4<0>;
L_0000021d7aab73a0 .functor AND 1, L_0000021d7abeb4a0, L_0000021d7aab7b10, C4<1>, C4<1>;
L_0000021d7aab7800 .functor NOT 1, L_0000021d7aab7c60, C4<0>, C4<0>, C4<0>;
v0000021d7ab8a0f0_0 .net "ALUOp", 3 0, v0000021d7aa87df0_0;  1 drivers
v0000021d7ab8a190_0 .net "ALUResult", 31 0, v0000021d7ab88cf0_0;  1 drivers
v0000021d7ab8a2d0_0 .net "ALUSrc", 0 0, v0000021d7aa889d0_0;  1 drivers
v0000021d7ab88890_0 .net "ALUin2", 31 0, L_0000021d7abecd00;  1 drivers
v0000021d7aab9ec0_0 .net "MemReadEn", 0 0, v0000021d7aa88bb0_0;  1 drivers
v0000021d7aab9560_0 .net "MemWriteEn", 0 0, v0000021d7aa87e90_0;  1 drivers
v0000021d7aab8b60_0 .net "MemtoReg", 0 0, v0000021d7aa88d90_0;  1 drivers
v0000021d7aab9920_0 .net "PC", 31 0, v0000021d7ab89650_0;  alias, 1 drivers
v0000021d7aab96a0_0 .net "PCPlus1", 31 0, L_0000021d7abe4af0;  1 drivers
v0000021d7aab8a20_0 .net "PCsrc", 0 0, v0000021d7ab89790_0;  1 drivers
v0000021d7aab9240_0 .net "RegDst", 0 0, v0000021d7aa87ad0_0;  1 drivers
v0000021d7aab9a60_0 .net "RegWriteEn", 0 0, v0000021d7aa87fd0_0;  1 drivers
v0000021d7aaba1e0_0 .net "WriteRegister", 4 0, L_0000021d7abe4050;  1 drivers
v0000021d7aab99c0_0 .net *"_ivl_0", 0 0, L_0000021d7aab7cd0;  1 drivers
L_0000021d7ab8ae10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab9f60_0 .net/2u *"_ivl_10", 4 0, L_0000021d7ab8ae10;  1 drivers
L_0000021d7ab8b200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab9b00_0 .net *"_ivl_101", 15 0, L_0000021d7ab8b200;  1 drivers
v0000021d7aab85c0_0 .net *"_ivl_102", 31 0, L_0000021d7abe3150;  1 drivers
L_0000021d7ab8b248 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab9600_0 .net *"_ivl_105", 25 0, L_0000021d7ab8b248;  1 drivers
L_0000021d7ab8b290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab8d40_0 .net/2u *"_ivl_106", 31 0, L_0000021d7ab8b290;  1 drivers
v0000021d7aab8520_0 .net *"_ivl_108", 0 0, L_0000021d7abe4230;  1 drivers
L_0000021d7ab8b2d8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab87a0_0 .net/2u *"_ivl_110", 5 0, L_0000021d7ab8b2d8;  1 drivers
v0000021d7aaba140_0 .net *"_ivl_112", 0 0, L_0000021d7abe40f0;  1 drivers
v0000021d7aab83e0_0 .net *"_ivl_115", 0 0, L_0000021d7aab7870;  1 drivers
v0000021d7aab9ba0_0 .net *"_ivl_116", 47 0, L_0000021d7abe3970;  1 drivers
L_0000021d7ab8b320 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab8c00_0 .net *"_ivl_119", 15 0, L_0000021d7ab8b320;  1 drivers
L_0000021d7ab8ae58 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021d7aab91a0_0 .net/2u *"_ivl_12", 5 0, L_0000021d7ab8ae58;  1 drivers
v0000021d7aab8ac0_0 .net *"_ivl_120", 47 0, L_0000021d7abe3e70;  1 drivers
L_0000021d7ab8b368 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab9c40_0 .net *"_ivl_123", 15 0, L_0000021d7ab8b368;  1 drivers
v0000021d7aab9ce0_0 .net *"_ivl_125", 0 0, L_0000021d7abe3a10;  1 drivers
v0000021d7aab9740_0 .net *"_ivl_126", 31 0, L_0000021d7abe3470;  1 drivers
v0000021d7aab9d80_0 .net *"_ivl_128", 47 0, L_0000021d7abe31f0;  1 drivers
v0000021d7aab8f20_0 .net *"_ivl_130", 47 0, L_0000021d7abe3d30;  1 drivers
v0000021d7aab9e20_0 .net *"_ivl_132", 47 0, L_0000021d7abe3b50;  1 drivers
v0000021d7aab8ca0_0 .net *"_ivl_134", 47 0, L_0000021d7abe3fb0;  1 drivers
v0000021d7aab8660_0 .net *"_ivl_14", 0 0, L_0000021d7aabd620;  1 drivers
v0000021d7aab92e0_0 .net *"_ivl_140", 0 0, L_0000021d7aab7330;  1 drivers
L_0000021d7ab8b3f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab8980_0 .net/2u *"_ivl_142", 31 0, L_0000021d7ab8b3f8;  1 drivers
L_0000021d7ab8b4d0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000021d7aaba000_0 .net/2u *"_ivl_146", 5 0, L_0000021d7ab8b4d0;  1 drivers
v0000021d7aab8de0_0 .net *"_ivl_148", 0 0, L_0000021d7abe4550;  1 drivers
L_0000021d7ab8b518 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000021d7aaba0a0_0 .net/2u *"_ivl_150", 5 0, L_0000021d7ab8b518;  1 drivers
v0000021d7aab8340_0 .net *"_ivl_152", 0 0, L_0000021d7abe3790;  1 drivers
v0000021d7aab8480_0 .net *"_ivl_155", 0 0, L_0000021d7aab78e0;  1 drivers
L_0000021d7ab8b560 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000021d7aab8700_0 .net/2u *"_ivl_156", 5 0, L_0000021d7ab8b560;  1 drivers
v0000021d7aab8840_0 .net *"_ivl_158", 0 0, L_0000021d7abe47d0;  1 drivers
L_0000021d7ab8aea0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000021d7aab88e0_0 .net/2u *"_ivl_16", 4 0, L_0000021d7ab8aea0;  1 drivers
v0000021d7aab8e80_0 .net *"_ivl_161", 0 0, L_0000021d7aab7950;  1 drivers
L_0000021d7ab8b5a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab8fc0_0 .net/2u *"_ivl_162", 15 0, L_0000021d7ab8b5a8;  1 drivers
v0000021d7aab9060_0 .net *"_ivl_164", 31 0, L_0000021d7abe4870;  1 drivers
v0000021d7aab9100_0 .net *"_ivl_167", 0 0, L_0000021d7abe4910;  1 drivers
v0000021d7aab97e0_0 .net *"_ivl_168", 15 0, L_0000021d7abe49b0;  1 drivers
v0000021d7aab9380_0 .net *"_ivl_170", 31 0, L_0000021d7abe4a50;  1 drivers
v0000021d7aab94c0_0 .net *"_ivl_174", 31 0, L_0000021d7abe4cd0;  1 drivers
L_0000021d7ab8b5f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab9420_0 .net *"_ivl_177", 25 0, L_0000021d7ab8b5f0;  1 drivers
L_0000021d7ab8b638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aab9880_0 .net/2u *"_ivl_178", 31 0, L_0000021d7ab8b638;  1 drivers
v0000021d7aabaad0_0 .net *"_ivl_180", 0 0, L_0000021d7abe2e30;  1 drivers
L_0000021d7ab8b680 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aabb110_0 .net/2u *"_ivl_182", 5 0, L_0000021d7ab8b680;  1 drivers
v0000021d7aabb6b0_0 .net *"_ivl_184", 0 0, L_0000021d7abe2f70;  1 drivers
L_0000021d7ab8b6c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021d7aabad50_0 .net/2u *"_ivl_186", 5 0, L_0000021d7ab8b6c8;  1 drivers
v0000021d7aabb610_0 .net *"_ivl_188", 0 0, L_0000021d7abe3010;  1 drivers
v0000021d7aabb2f0_0 .net *"_ivl_19", 4 0, L_0000021d7aabd760;  1 drivers
v0000021d7aaba7b0_0 .net *"_ivl_191", 0 0, L_0000021d7aab7b80;  1 drivers
v0000021d7aaba850_0 .net *"_ivl_193", 0 0, L_0000021d7aab80c0;  1 drivers
L_0000021d7ab8b710 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021d7aabab70_0 .net/2u *"_ivl_194", 5 0, L_0000021d7ab8b710;  1 drivers
v0000021d7aabacb0_0 .net *"_ivl_196", 0 0, L_0000021d7abec580;  1 drivers
L_0000021d7ab8b758 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021d7aabc010_0 .net/2u *"_ivl_198", 31 0, L_0000021d7ab8b758;  1 drivers
L_0000021d7ab8adc8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aaba670_0 .net/2u *"_ivl_2", 5 0, L_0000021d7ab8adc8;  1 drivers
v0000021d7aabadf0_0 .net *"_ivl_20", 4 0, L_0000021d7aabd080;  1 drivers
v0000021d7aaba990_0 .net *"_ivl_200", 31 0, L_0000021d7abeb540;  1 drivers
v0000021d7aabaf30_0 .net *"_ivl_204", 31 0, L_0000021d7abec9e0;  1 drivers
L_0000021d7ab8b7a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aaba5d0_0 .net *"_ivl_207", 25 0, L_0000021d7ab8b7a0;  1 drivers
L_0000021d7ab8b7e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aabac10_0 .net/2u *"_ivl_208", 31 0, L_0000021d7ab8b7e8;  1 drivers
v0000021d7aabb250_0 .net *"_ivl_210", 0 0, L_0000021d7abeb4a0;  1 drivers
L_0000021d7ab8b830 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aabbc50_0 .net/2u *"_ivl_212", 5 0, L_0000021d7ab8b830;  1 drivers
v0000021d7aabb390_0 .net *"_ivl_214", 0 0, L_0000021d7abeb040;  1 drivers
L_0000021d7ab8b878 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021d7aabb750_0 .net/2u *"_ivl_216", 5 0, L_0000021d7ab8b878;  1 drivers
v0000021d7aabbcf0_0 .net *"_ivl_218", 0 0, L_0000021d7abeb5e0;  1 drivers
v0000021d7aabb1b0_0 .net *"_ivl_221", 0 0, L_0000021d7aab7b10;  1 drivers
v0000021d7aabae90_0 .net *"_ivl_223", 0 0, L_0000021d7aab73a0;  1 drivers
L_0000021d7ab8b8c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021d7aabb430_0 .net/2u *"_ivl_224", 5 0, L_0000021d7ab8b8c0;  1 drivers
v0000021d7aaba8f0_0 .net *"_ivl_226", 0 0, L_0000021d7abec080;  1 drivers
v0000021d7aaba350_0 .net *"_ivl_228", 31 0, L_0000021d7abec620;  1 drivers
v0000021d7aabaa30_0 .net *"_ivl_24", 0 0, L_0000021d7aab7fe0;  1 drivers
L_0000021d7ab8aee8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021d7aabb570_0 .net/2u *"_ivl_26", 4 0, L_0000021d7ab8aee8;  1 drivers
v0000021d7aabafd0_0 .net *"_ivl_29", 4 0, L_0000021d7aabc540;  1 drivers
v0000021d7aabbd90_0 .net *"_ivl_32", 0 0, L_0000021d7aab8210;  1 drivers
L_0000021d7ab8af30 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021d7aaba3f0_0 .net/2u *"_ivl_34", 4 0, L_0000021d7ab8af30;  1 drivers
v0000021d7aabb070_0 .net *"_ivl_37", 4 0, L_0000021d7aabd120;  1 drivers
v0000021d7aabb4d0_0 .net *"_ivl_40", 0 0, L_0000021d7aab7e20;  1 drivers
L_0000021d7ab8af78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aabb7f0_0 .net/2u *"_ivl_42", 15 0, L_0000021d7ab8af78;  1 drivers
v0000021d7aaba490_0 .net *"_ivl_45", 15 0, L_0000021d7abe4730;  1 drivers
v0000021d7aabb890_0 .net *"_ivl_48", 0 0, L_0000021d7aab8130;  1 drivers
v0000021d7aabb930_0 .net *"_ivl_5", 5 0, L_0000021d7aabccc0;  1 drivers
L_0000021d7ab8afc0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aabb9d0_0 .net/2u *"_ivl_50", 36 0, L_0000021d7ab8afc0;  1 drivers
L_0000021d7ab8b008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aabba70_0 .net/2u *"_ivl_52", 31 0, L_0000021d7ab8b008;  1 drivers
v0000021d7aabbb10_0 .net *"_ivl_55", 4 0, L_0000021d7abe3ab0;  1 drivers
v0000021d7aabbbb0_0 .net *"_ivl_56", 36 0, L_0000021d7abe4190;  1 drivers
v0000021d7aabbe30_0 .net *"_ivl_58", 36 0, L_0000021d7abe35b0;  1 drivers
v0000021d7aabbed0_0 .net *"_ivl_62", 0 0, L_0000021d7aab7db0;  1 drivers
L_0000021d7ab8b050 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aabbf70_0 .net/2u *"_ivl_64", 5 0, L_0000021d7ab8b050;  1 drivers
v0000021d7aaba710_0 .net *"_ivl_67", 5 0, L_0000021d7abe36f0;  1 drivers
v0000021d7aabc0b0_0 .net *"_ivl_70", 0 0, L_0000021d7aab7790;  1 drivers
L_0000021d7ab8b098 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aabc1f0_0 .net/2u *"_ivl_72", 57 0, L_0000021d7ab8b098;  1 drivers
L_0000021d7ab8b0e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7aabc150_0 .net/2u *"_ivl_74", 31 0, L_0000021d7ab8b0e0;  1 drivers
v0000021d7aaba530_0 .net *"_ivl_77", 25 0, L_0000021d7abe30b0;  1 drivers
v0000021d7aabd1c0_0 .net *"_ivl_78", 57 0, L_0000021d7abe4690;  1 drivers
v0000021d7aabd4e0_0 .net *"_ivl_8", 0 0, L_0000021d7aab81a0;  1 drivers
v0000021d7aabe020_0 .net *"_ivl_80", 57 0, L_0000021d7abe4b90;  1 drivers
L_0000021d7ab8b128 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021d7aabcb80_0 .net/2u *"_ivl_84", 31 0, L_0000021d7ab8b128;  1 drivers
L_0000021d7ab8b170 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021d7aabd300_0 .net/2u *"_ivl_88", 5 0, L_0000021d7ab8b170;  1 drivers
v0000021d7aabc7c0_0 .net *"_ivl_90", 0 0, L_0000021d7abe3c90;  1 drivers
L_0000021d7ab8b1b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021d7aabd6c0_0 .net/2u *"_ivl_92", 5 0, L_0000021d7ab8b1b8;  1 drivers
v0000021d7aabc400_0 .net *"_ivl_94", 0 0, L_0000021d7abe3830;  1 drivers
v0000021d7aabdbc0_0 .net *"_ivl_97", 0 0, L_0000021d7aab7f00;  1 drivers
v0000021d7aabdda0_0 .net *"_ivl_98", 47 0, L_0000021d7abe38d0;  1 drivers
v0000021d7aabdc60_0 .net "adderResult", 31 0, L_0000021d7abe2ed0;  1 drivers
v0000021d7aabdb20_0 .net "address", 31 0, L_0000021d7abe3330;  1 drivers
v0000021d7aabd440_0 .net "clk", 0 0, L_0000021d7aab7c60;  alias, 1 drivers
v0000021d7aabdee0_0 .var "cycles_consumed", 31 0;
v0000021d7aabdd00_0 .net "extImm", 31 0, L_0000021d7abe4c30;  1 drivers
v0000021d7aabd9e0_0 .net "funct", 5 0, L_0000021d7abe4410;  1 drivers
v0000021d7aabdf80_0 .net "hlt", 0 0, v0000021d7aa88570_0;  1 drivers
v0000021d7aabcf40_0 .net "imm", 15 0, L_0000021d7abe4370;  1 drivers
v0000021d7aabda80_0 .net "immediate", 31 0, L_0000021d7abebae0;  1 drivers
v0000021d7aabca40_0 .net "input_clk", 0 0, v0000021d7aabcea0_0;  1 drivers
v0000021d7aabc720_0 .net "instruction", 31 0, L_0000021d7abe3510;  1 drivers
v0000021d7aabd260_0 .net "memoryReadData", 31 0, v0000021d7ab89a10_0;  1 drivers
v0000021d7aabc9a0_0 .net "nextPC", 31 0, L_0000021d7abe42d0;  1 drivers
v0000021d7aabd940_0 .net "opcode", 5 0, L_0000021d7aabcfe0;  1 drivers
v0000021d7aabcae0_0 .net "rd", 4 0, L_0000021d7aabc360;  1 drivers
v0000021d7aabd800_0 .net "readData1", 31 0, L_0000021d7aab8050;  1 drivers
v0000021d7aabc900_0 .net "readData1_w", 31 0, L_0000021d7abebe00;  1 drivers
v0000021d7aabd8a0_0 .net "readData2", 31 0, L_0000021d7aab76b0;  1 drivers
v0000021d7aabde40_0 .net "rs", 4 0, L_0000021d7aabc4a0;  1 drivers
v0000021d7aabe0c0_0 .net "rst", 0 0, v0000021d7aabc860_0;  1 drivers
v0000021d7aabcd60_0 .net "rt", 4 0, L_0000021d7aabd3a0;  1 drivers
v0000021d7aabd580_0 .net "shamt", 31 0, L_0000021d7abe45f0;  1 drivers
v0000021d7aabe200_0 .net "wire_instruction", 31 0, L_0000021d7aab7f70;  1 drivers
v0000021d7aabe160_0 .net "writeData", 31 0, L_0000021d7abeb680;  1 drivers
v0000021d7aabc680_0 .net "zero", 0 0, L_0000021d7abecc60;  1 drivers
L_0000021d7aabccc0 .part L_0000021d7abe3510, 26, 6;
L_0000021d7aabcfe0 .functor MUXZ 6, L_0000021d7aabccc0, L_0000021d7ab8adc8, L_0000021d7aab7cd0, C4<>;
L_0000021d7aabd620 .cmp/eq 6, L_0000021d7aabcfe0, L_0000021d7ab8ae58;
L_0000021d7aabd760 .part L_0000021d7abe3510, 11, 5;
L_0000021d7aabd080 .functor MUXZ 5, L_0000021d7aabd760, L_0000021d7ab8aea0, L_0000021d7aabd620, C4<>;
L_0000021d7aabc360 .functor MUXZ 5, L_0000021d7aabd080, L_0000021d7ab8ae10, L_0000021d7aab81a0, C4<>;
L_0000021d7aabc540 .part L_0000021d7abe3510, 21, 5;
L_0000021d7aabc4a0 .functor MUXZ 5, L_0000021d7aabc540, L_0000021d7ab8aee8, L_0000021d7aab7fe0, C4<>;
L_0000021d7aabd120 .part L_0000021d7abe3510, 16, 5;
L_0000021d7aabd3a0 .functor MUXZ 5, L_0000021d7aabd120, L_0000021d7ab8af30, L_0000021d7aab8210, C4<>;
L_0000021d7abe4730 .part L_0000021d7abe3510, 0, 16;
L_0000021d7abe4370 .functor MUXZ 16, L_0000021d7abe4730, L_0000021d7ab8af78, L_0000021d7aab7e20, C4<>;
L_0000021d7abe3ab0 .part L_0000021d7abe3510, 6, 5;
L_0000021d7abe4190 .concat [ 5 32 0 0], L_0000021d7abe3ab0, L_0000021d7ab8b008;
L_0000021d7abe35b0 .functor MUXZ 37, L_0000021d7abe4190, L_0000021d7ab8afc0, L_0000021d7aab8130, C4<>;
L_0000021d7abe45f0 .part L_0000021d7abe35b0, 0, 32;
L_0000021d7abe36f0 .part L_0000021d7abe3510, 0, 6;
L_0000021d7abe4410 .functor MUXZ 6, L_0000021d7abe36f0, L_0000021d7ab8b050, L_0000021d7aab7db0, C4<>;
L_0000021d7abe30b0 .part L_0000021d7abe3510, 0, 26;
L_0000021d7abe4690 .concat [ 26 32 0 0], L_0000021d7abe30b0, L_0000021d7ab8b0e0;
L_0000021d7abe4b90 .functor MUXZ 58, L_0000021d7abe4690, L_0000021d7ab8b098, L_0000021d7aab7790, C4<>;
L_0000021d7abe3330 .part L_0000021d7abe4b90, 0, 32;
L_0000021d7abe4af0 .arith/sum 32, v0000021d7ab89650_0, L_0000021d7ab8b128;
L_0000021d7abe3c90 .cmp/eq 6, L_0000021d7aabcfe0, L_0000021d7ab8b170;
L_0000021d7abe3830 .cmp/eq 6, L_0000021d7aabcfe0, L_0000021d7ab8b1b8;
L_0000021d7abe38d0 .concat [ 32 16 0 0], L_0000021d7abe3330, L_0000021d7ab8b200;
L_0000021d7abe3150 .concat [ 6 26 0 0], L_0000021d7aabcfe0, L_0000021d7ab8b248;
L_0000021d7abe4230 .cmp/eq 32, L_0000021d7abe3150, L_0000021d7ab8b290;
L_0000021d7abe40f0 .cmp/eq 6, L_0000021d7abe4410, L_0000021d7ab8b2d8;
L_0000021d7abe3970 .concat [ 32 16 0 0], L_0000021d7aab8050, L_0000021d7ab8b320;
L_0000021d7abe3e70 .concat [ 32 16 0 0], v0000021d7ab89650_0, L_0000021d7ab8b368;
L_0000021d7abe3a10 .part L_0000021d7abe4370, 15, 1;
LS_0000021d7abe3470_0_0 .concat [ 1 1 1 1], L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10;
LS_0000021d7abe3470_0_4 .concat [ 1 1 1 1], L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10;
LS_0000021d7abe3470_0_8 .concat [ 1 1 1 1], L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10;
LS_0000021d7abe3470_0_12 .concat [ 1 1 1 1], L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10;
LS_0000021d7abe3470_0_16 .concat [ 1 1 1 1], L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10;
LS_0000021d7abe3470_0_20 .concat [ 1 1 1 1], L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10;
LS_0000021d7abe3470_0_24 .concat [ 1 1 1 1], L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10;
LS_0000021d7abe3470_0_28 .concat [ 1 1 1 1], L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10, L_0000021d7abe3a10;
LS_0000021d7abe3470_1_0 .concat [ 4 4 4 4], LS_0000021d7abe3470_0_0, LS_0000021d7abe3470_0_4, LS_0000021d7abe3470_0_8, LS_0000021d7abe3470_0_12;
LS_0000021d7abe3470_1_4 .concat [ 4 4 4 4], LS_0000021d7abe3470_0_16, LS_0000021d7abe3470_0_20, LS_0000021d7abe3470_0_24, LS_0000021d7abe3470_0_28;
L_0000021d7abe3470 .concat [ 16 16 0 0], LS_0000021d7abe3470_1_0, LS_0000021d7abe3470_1_4;
L_0000021d7abe31f0 .concat [ 16 32 0 0], L_0000021d7abe4370, L_0000021d7abe3470;
L_0000021d7abe3d30 .arith/sum 48, L_0000021d7abe3e70, L_0000021d7abe31f0;
L_0000021d7abe3b50 .functor MUXZ 48, L_0000021d7abe3d30, L_0000021d7abe3970, L_0000021d7aab7870, C4<>;
L_0000021d7abe3fb0 .functor MUXZ 48, L_0000021d7abe3b50, L_0000021d7abe38d0, L_0000021d7aab7f00, C4<>;
L_0000021d7abe2ed0 .part L_0000021d7abe3fb0, 0, 32;
L_0000021d7abe42d0 .functor MUXZ 32, L_0000021d7abe4af0, L_0000021d7abe2ed0, v0000021d7ab89790_0, C4<>;
L_0000021d7abe3510 .functor MUXZ 32, L_0000021d7aab7f70, L_0000021d7ab8b3f8, L_0000021d7aab7330, C4<>;
L_0000021d7abe4550 .cmp/eq 6, L_0000021d7aabcfe0, L_0000021d7ab8b4d0;
L_0000021d7abe3790 .cmp/eq 6, L_0000021d7aabcfe0, L_0000021d7ab8b518;
L_0000021d7abe47d0 .cmp/eq 6, L_0000021d7aabcfe0, L_0000021d7ab8b560;
L_0000021d7abe4870 .concat [ 16 16 0 0], L_0000021d7abe4370, L_0000021d7ab8b5a8;
L_0000021d7abe4910 .part L_0000021d7abe4370, 15, 1;
LS_0000021d7abe49b0_0_0 .concat [ 1 1 1 1], L_0000021d7abe4910, L_0000021d7abe4910, L_0000021d7abe4910, L_0000021d7abe4910;
LS_0000021d7abe49b0_0_4 .concat [ 1 1 1 1], L_0000021d7abe4910, L_0000021d7abe4910, L_0000021d7abe4910, L_0000021d7abe4910;
LS_0000021d7abe49b0_0_8 .concat [ 1 1 1 1], L_0000021d7abe4910, L_0000021d7abe4910, L_0000021d7abe4910, L_0000021d7abe4910;
LS_0000021d7abe49b0_0_12 .concat [ 1 1 1 1], L_0000021d7abe4910, L_0000021d7abe4910, L_0000021d7abe4910, L_0000021d7abe4910;
L_0000021d7abe49b0 .concat [ 4 4 4 4], LS_0000021d7abe49b0_0_0, LS_0000021d7abe49b0_0_4, LS_0000021d7abe49b0_0_8, LS_0000021d7abe49b0_0_12;
L_0000021d7abe4a50 .concat [ 16 16 0 0], L_0000021d7abe4370, L_0000021d7abe49b0;
L_0000021d7abe4c30 .functor MUXZ 32, L_0000021d7abe4a50, L_0000021d7abe4870, L_0000021d7aab7950, C4<>;
L_0000021d7abe4cd0 .concat [ 6 26 0 0], L_0000021d7aabcfe0, L_0000021d7ab8b5f0;
L_0000021d7abe2e30 .cmp/eq 32, L_0000021d7abe4cd0, L_0000021d7ab8b638;
L_0000021d7abe2f70 .cmp/eq 6, L_0000021d7abe4410, L_0000021d7ab8b680;
L_0000021d7abe3010 .cmp/eq 6, L_0000021d7abe4410, L_0000021d7ab8b6c8;
L_0000021d7abec580 .cmp/eq 6, L_0000021d7aabcfe0, L_0000021d7ab8b710;
L_0000021d7abeb540 .functor MUXZ 32, L_0000021d7abe4c30, L_0000021d7ab8b758, L_0000021d7abec580, C4<>;
L_0000021d7abebae0 .functor MUXZ 32, L_0000021d7abeb540, L_0000021d7abe45f0, L_0000021d7aab80c0, C4<>;
L_0000021d7abec9e0 .concat [ 6 26 0 0], L_0000021d7aabcfe0, L_0000021d7ab8b7a0;
L_0000021d7abeb4a0 .cmp/eq 32, L_0000021d7abec9e0, L_0000021d7ab8b7e8;
L_0000021d7abeb040 .cmp/eq 6, L_0000021d7abe4410, L_0000021d7ab8b830;
L_0000021d7abeb5e0 .cmp/eq 6, L_0000021d7abe4410, L_0000021d7ab8b878;
L_0000021d7abec080 .cmp/eq 6, L_0000021d7aabcfe0, L_0000021d7ab8b8c0;
L_0000021d7abec620 .functor MUXZ 32, L_0000021d7aab8050, v0000021d7ab89650_0, L_0000021d7abec080, C4<>;
L_0000021d7abebe00 .functor MUXZ 32, L_0000021d7abec620, L_0000021d7aab76b0, L_0000021d7aab73a0, C4<>;
S_0000021d7aa80a50 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000021d7aa808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d7aa76d80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000021d7aab7bf0 .functor NOT 1, v0000021d7aa889d0_0, C4<0>, C4<0>, C4<0>;
v0000021d7aa88f70_0 .net *"_ivl_0", 0 0, L_0000021d7aab7bf0;  1 drivers
v0000021d7aa88890_0 .net "in1", 31 0, L_0000021d7aab76b0;  alias, 1 drivers
v0000021d7aa891f0_0 .net "in2", 31 0, L_0000021d7abebae0;  alias, 1 drivers
v0000021d7aa88610_0 .net "out", 31 0, L_0000021d7abecd00;  alias, 1 drivers
v0000021d7aa88cf0_0 .net "s", 0 0, v0000021d7aa889d0_0;  alias, 1 drivers
L_0000021d7abecd00 .functor MUXZ 32, L_0000021d7abebae0, L_0000021d7aab76b0, L_0000021d7aab7bf0, C4<>;
S_0000021d7aa24020 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000021d7aa808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000021d7ab80090 .param/l "RType" 0 4 2, C4<000000>;
P_0000021d7ab800c8 .param/l "add" 0 4 5, C4<100000>;
P_0000021d7ab80100 .param/l "addi" 0 4 8, C4<001000>;
P_0000021d7ab80138 .param/l "addu" 0 4 5, C4<100001>;
P_0000021d7ab80170 .param/l "and_" 0 4 5, C4<100100>;
P_0000021d7ab801a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000021d7ab801e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000021d7ab80218 .param/l "bne" 0 4 10, C4<000101>;
P_0000021d7ab80250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021d7ab80288 .param/l "j" 0 4 12, C4<000010>;
P_0000021d7ab802c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000021d7ab802f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000021d7ab80330 .param/l "lw" 0 4 8, C4<100011>;
P_0000021d7ab80368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021d7ab803a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000021d7ab803d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000021d7ab80410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021d7ab80448 .param/l "sll" 0 4 6, C4<000000>;
P_0000021d7ab80480 .param/l "slt" 0 4 5, C4<101010>;
P_0000021d7ab804b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000021d7ab804f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000021d7ab80528 .param/l "sub" 0 4 5, C4<100010>;
P_0000021d7ab80560 .param/l "subu" 0 4 5, C4<100011>;
P_0000021d7ab80598 .param/l "sw" 0 4 8, C4<101011>;
P_0000021d7ab805d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021d7ab80608 .param/l "xori" 0 4 8, C4<001110>;
v0000021d7aa87df0_0 .var "ALUOp", 3 0;
v0000021d7aa889d0_0 .var "ALUSrc", 0 0;
v0000021d7aa88bb0_0 .var "MemReadEn", 0 0;
v0000021d7aa87e90_0 .var "MemWriteEn", 0 0;
v0000021d7aa88d90_0 .var "MemtoReg", 0 0;
v0000021d7aa87ad0_0 .var "RegDst", 0 0;
v0000021d7aa87fd0_0 .var "RegWriteEn", 0 0;
v0000021d7aa88070_0 .net "funct", 5 0, L_0000021d7abe4410;  alias, 1 drivers
v0000021d7aa88570_0 .var "hlt", 0 0;
v0000021d7aa886b0_0 .net "opcode", 5 0, L_0000021d7aabcfe0;  alias, 1 drivers
v0000021d7aa87f30_0 .net "rst", 0 0, v0000021d7aabc860_0;  alias, 1 drivers
E_0000021d7aa77600 .event anyedge, v0000021d7aa87f30_0, v0000021d7aa886b0_0, v0000021d7aa88070_0;
S_0000021d7aa24270 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000021d7aa808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000021d7aa77840 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000021d7aab7f70 .functor BUFZ 32, L_0000021d7abe3290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021d7aa88b10_0 .net "Data_Out", 31 0, L_0000021d7aab7f70;  alias, 1 drivers
v0000021d7aa87b70 .array "InstMem", 0 1023, 31 0;
v0000021d7aa88c50_0 .net *"_ivl_0", 31 0, L_0000021d7abe3290;  1 drivers
v0000021d7aa87cb0_0 .net *"_ivl_3", 9 0, L_0000021d7abe44b0;  1 drivers
v0000021d7aa88ed0_0 .net *"_ivl_4", 11 0, L_0000021d7abe33d0;  1 drivers
L_0000021d7ab8b3b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d7aa89010_0 .net *"_ivl_7", 1 0, L_0000021d7ab8b3b0;  1 drivers
v0000021d7aa87c10_0 .net "addr", 31 0, v0000021d7ab89650_0;  alias, 1 drivers
v0000021d7aa89470_0 .var/i "i", 31 0;
L_0000021d7abe3290 .array/port v0000021d7aa87b70, L_0000021d7abe33d0;
L_0000021d7abe44b0 .part v0000021d7ab89650_0, 0, 10;
L_0000021d7abe33d0 .concat [ 10 2 0 0], L_0000021d7abe44b0, L_0000021d7ab8b3b0;
S_0000021d7ab469a0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000021d7aa808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000021d7aab8050 .functor BUFZ 32, L_0000021d7abe3bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021d7aab76b0 .functor BUFZ 32, L_0000021d7abe3dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021d7aa88110_0 .net *"_ivl_0", 31 0, L_0000021d7abe3bf0;  1 drivers
v0000021d7aa893d0_0 .net *"_ivl_10", 6 0, L_0000021d7abe3650;  1 drivers
L_0000021d7ab8b488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d7aa89510_0 .net *"_ivl_13", 1 0, L_0000021d7ab8b488;  1 drivers
v0000021d7aa65240_0 .net *"_ivl_2", 6 0, L_0000021d7abe3f10;  1 drivers
L_0000021d7ab8b440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021d7aa642a0_0 .net *"_ivl_5", 1 0, L_0000021d7ab8b440;  1 drivers
v0000021d7ab89010_0 .net *"_ivl_8", 31 0, L_0000021d7abe3dd0;  1 drivers
v0000021d7ab89ab0_0 .net "clk", 0 0, L_0000021d7aab7c60;  alias, 1 drivers
v0000021d7ab88f70_0 .var/i "i", 31 0;
v0000021d7ab8a230_0 .net "readData1", 31 0, L_0000021d7aab8050;  alias, 1 drivers
v0000021d7ab88bb0_0 .net "readData2", 31 0, L_0000021d7aab76b0;  alias, 1 drivers
v0000021d7ab88b10_0 .net "readRegister1", 4 0, L_0000021d7aabc4a0;  alias, 1 drivers
v0000021d7ab8a410_0 .net "readRegister2", 4 0, L_0000021d7aabd3a0;  alias, 1 drivers
v0000021d7ab893d0 .array "registers", 31 0, 31 0;
v0000021d7ab88e30_0 .net "rst", 0 0, v0000021d7aabc860_0;  alias, 1 drivers
v0000021d7ab8a370_0 .net "we", 0 0, v0000021d7aa87fd0_0;  alias, 1 drivers
v0000021d7ab89dd0_0 .net "writeData", 31 0, L_0000021d7abeb680;  alias, 1 drivers
v0000021d7ab89e70_0 .net "writeRegister", 4 0, L_0000021d7abe4050;  alias, 1 drivers
E_0000021d7aa785c0/0 .event negedge, v0000021d7aa87f30_0;
E_0000021d7aa785c0/1 .event posedge, v0000021d7ab89ab0_0;
E_0000021d7aa785c0 .event/or E_0000021d7aa785c0/0, E_0000021d7aa785c0/1;
L_0000021d7abe3bf0 .array/port v0000021d7ab893d0, L_0000021d7abe3f10;
L_0000021d7abe3f10 .concat [ 5 2 0 0], L_0000021d7aabc4a0, L_0000021d7ab8b440;
L_0000021d7abe3dd0 .array/port v0000021d7ab893d0, L_0000021d7abe3650;
L_0000021d7abe3650 .concat [ 5 2 0 0], L_0000021d7aabd3a0, L_0000021d7ab8b488;
S_0000021d7ab46b30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000021d7ab469a0;
 .timescale 0 0;
v0000021d7aa89330_0 .var/i "i", 31 0;
S_0000021d7aa216c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000021d7aa808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000021d7aa75980 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000021d7aab7a30 .functor NOT 1, v0000021d7aa87ad0_0, C4<0>, C4<0>, C4<0>;
v0000021d7ab889d0_0 .net *"_ivl_0", 0 0, L_0000021d7aab7a30;  1 drivers
v0000021d7ab89b50_0 .net "in1", 4 0, L_0000021d7aabd3a0;  alias, 1 drivers
v0000021d7ab890b0_0 .net "in2", 4 0, L_0000021d7aabc360;  alias, 1 drivers
v0000021d7ab88930_0 .net "out", 4 0, L_0000021d7abe4050;  alias, 1 drivers
v0000021d7ab88ed0_0 .net "s", 0 0, v0000021d7aa87ad0_0;  alias, 1 drivers
L_0000021d7abe4050 .functor MUXZ 5, L_0000021d7aabc360, L_0000021d7aabd3a0, L_0000021d7aab7a30, C4<>;
S_0000021d7aa21850 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000021d7aa808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021d7aa75200 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000021d7aab7410 .functor NOT 1, v0000021d7aa88d90_0, C4<0>, C4<0>, C4<0>;
v0000021d7ab8a550_0 .net *"_ivl_0", 0 0, L_0000021d7aab7410;  1 drivers
v0000021d7ab89f10_0 .net "in1", 31 0, v0000021d7ab88cf0_0;  alias, 1 drivers
v0000021d7ab89830_0 .net "in2", 31 0, v0000021d7ab89a10_0;  alias, 1 drivers
v0000021d7ab88a70_0 .net "out", 31 0, L_0000021d7abeb680;  alias, 1 drivers
v0000021d7ab8a4b0_0 .net "s", 0 0, v0000021d7aa88d90_0;  alias, 1 drivers
L_0000021d7abeb680 .functor MUXZ 32, v0000021d7ab89a10_0, v0000021d7ab88cf0_0, L_0000021d7aab7410, C4<>;
S_0000021d7aa0d8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000021d7aa808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000021d7aa0da60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000021d7aa0da98 .param/l "AND" 0 9 12, C4<0010>;
P_0000021d7aa0dad0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000021d7aa0db08 .param/l "OR" 0 9 12, C4<0011>;
P_0000021d7aa0db40 .param/l "SGT" 0 9 12, C4<0111>;
P_0000021d7aa0db78 .param/l "SLL" 0 9 12, C4<1000>;
P_0000021d7aa0dbb0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000021d7aa0dbe8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000021d7aa0dc20 .param/l "SUB" 0 9 12, C4<0001>;
P_0000021d7aa0dc58 .param/l "XOR" 0 9 12, C4<0100>;
P_0000021d7aa0dc90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000021d7aa0dcc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000021d7ab8b908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021d7ab89510_0 .net/2u *"_ivl_0", 31 0, L_0000021d7ab8b908;  1 drivers
v0000021d7ab88c50_0 .net "opSel", 3 0, v0000021d7aa87df0_0;  alias, 1 drivers
v0000021d7ab886b0_0 .net "operand1", 31 0, L_0000021d7abebe00;  alias, 1 drivers
v0000021d7ab89bf0_0 .net "operand2", 31 0, L_0000021d7abecd00;  alias, 1 drivers
v0000021d7ab88cf0_0 .var "result", 31 0;
v0000021d7ab89150_0 .net "zero", 0 0, L_0000021d7abecc60;  alias, 1 drivers
E_0000021d7aa75c80 .event anyedge, v0000021d7aa87df0_0, v0000021d7ab886b0_0, v0000021d7aa88610_0;
L_0000021d7abecc60 .cmp/eq 32, v0000021d7ab88cf0_0, L_0000021d7ab8b908;
S_0000021d7aa54d30 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000021d7aa808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000021d7ab8a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000021d7ab8a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000021d7ab8a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000021d7ab8a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000021d7ab8a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000021d7ab8a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000021d7ab8a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000021d7ab8a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000021d7ab8a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021d7ab8a868 .param/l "j" 0 4 12, C4<000010>;
P_0000021d7ab8a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000021d7ab8a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000021d7ab8a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000021d7ab8a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021d7ab8a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000021d7ab8a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000021d7ab8a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021d7ab8aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000021d7ab8aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000021d7ab8aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000021d7ab8aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000021d7ab8ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000021d7ab8ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000021d7ab8ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000021d7ab8abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021d7ab8abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000021d7ab89790_0 .var "PCsrc", 0 0;
v0000021d7ab898d0_0 .net "funct", 5 0, L_0000021d7abe4410;  alias, 1 drivers
v0000021d7ab89c90_0 .net "opcode", 5 0, L_0000021d7aabcfe0;  alias, 1 drivers
v0000021d7ab88d90_0 .net "operand1", 31 0, L_0000021d7aab8050;  alias, 1 drivers
v0000021d7ab89970_0 .net "operand2", 31 0, L_0000021d7abecd00;  alias, 1 drivers
v0000021d7ab891f0_0 .net "rst", 0 0, v0000021d7aabc860_0;  alias, 1 drivers
E_0000021d7aa76b00/0 .event anyedge, v0000021d7aa87f30_0, v0000021d7aa886b0_0, v0000021d7ab8a230_0, v0000021d7aa88610_0;
E_0000021d7aa76b00/1 .event anyedge, v0000021d7aa88070_0;
E_0000021d7aa76b00 .event/or E_0000021d7aa76b00/0, E_0000021d7aa76b00/1;
S_0000021d7aa54ec0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000021d7aa808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000021d7ab89290 .array "DataMem", 0 1023, 31 0;
v0000021d7ab89470_0 .net "address", 31 0, v0000021d7ab88cf0_0;  alias, 1 drivers
v0000021d7ab88750_0 .net "clock", 0 0, L_0000021d7aab7800;  1 drivers
v0000021d7ab895b0_0 .net "data", 31 0, L_0000021d7aab76b0;  alias, 1 drivers
v0000021d7ab89330_0 .var/i "i", 31 0;
v0000021d7ab89a10_0 .var "q", 31 0;
v0000021d7ab89d30_0 .net "rden", 0 0, v0000021d7aa88bb0_0;  alias, 1 drivers
v0000021d7ab887f0_0 .net "wren", 0 0, v0000021d7aa87e90_0;  alias, 1 drivers
E_0000021d7aa76780 .event posedge, v0000021d7ab88750_0;
S_0000021d7ab8ac30 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000021d7aa808c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000021d7aa74d80 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000021d7ab896f0_0 .net "PCin", 31 0, L_0000021d7abe42d0;  alias, 1 drivers
v0000021d7ab89650_0 .var "PCout", 31 0;
v0000021d7ab89fb0_0 .net "clk", 0 0, L_0000021d7aab7c60;  alias, 1 drivers
v0000021d7ab8a050_0 .net "rst", 0 0, v0000021d7aabc860_0;  alias, 1 drivers
    .scope S_0000021d7aa54d30;
T_0 ;
    %wait E_0000021d7aa76b00;
    %load/vec4 v0000021d7ab891f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d7ab89790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021d7ab89c90_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000021d7ab88d90_0;
    %load/vec4 v0000021d7ab89970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000021d7ab89c90_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000021d7ab88d90_0;
    %load/vec4 v0000021d7ab89970_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000021d7ab89c90_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000021d7ab89c90_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000021d7ab89c90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000021d7ab898d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000021d7ab89790_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021d7ab8ac30;
T_1 ;
    %wait E_0000021d7aa785c0;
    %load/vec4 v0000021d7ab8a050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021d7ab89650_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021d7ab896f0_0;
    %assign/vec4 v0000021d7ab89650_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021d7aa24270;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021d7aa89470_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000021d7aa89470_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021d7aa89470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %load/vec4 v0000021d7aa89470_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021d7aa89470_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7aa87b70, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000021d7aa24020;
T_3 ;
    %wait E_0000021d7aa77600;
    %load/vec4 v0000021d7aa87f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000021d7aa88570_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021d7aa87fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021d7aa87e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021d7aa88d90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021d7aa88bb0_0, 0;
    %assign/vec4 v0000021d7aa87ad0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000021d7aa88570_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000021d7aa87df0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000021d7aa889d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021d7aa87fd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021d7aa87e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021d7aa88d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021d7aa88bb0_0, 0, 1;
    %store/vec4 v0000021d7aa87ad0_0, 0, 1;
    %load/vec4 v0000021d7aa886b0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa88570_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87fd0_0, 0;
    %load/vec4 v0000021d7aa88070_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021d7aa87ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa88bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa88d90_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa87e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021d7aa889d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021d7aa87df0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021d7ab469a0;
T_4 ;
    %wait E_0000021d7aa785c0;
    %fork t_1, S_0000021d7ab46b30;
    %jmp t_0;
    .scope S_0000021d7ab46b30;
t_1 ;
    %load/vec4 v0000021d7ab88e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021d7aa89330_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000021d7aa89330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021d7aa89330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab893d0, 0, 4;
    %load/vec4 v0000021d7aa89330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021d7aa89330_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021d7ab8a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000021d7ab89dd0_0;
    %load/vec4 v0000021d7ab89e70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab893d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab893d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000021d7ab469a0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021d7ab469a0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021d7ab88f70_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000021d7ab88f70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000021d7ab88f70_0;
    %ix/getv/s 4, v0000021d7ab88f70_0;
    %load/vec4a v0000021d7ab893d0, 4;
    %ix/getv/s 4, v0000021d7ab88f70_0;
    %load/vec4a v0000021d7ab893d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021d7ab88f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021d7ab88f70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000021d7aa0d8d0;
T_6 ;
    %wait E_0000021d7aa75c80;
    %load/vec4 v0000021d7ab88c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000021d7ab886b0_0;
    %load/vec4 v0000021d7ab89bf0_0;
    %add;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000021d7ab886b0_0;
    %load/vec4 v0000021d7ab89bf0_0;
    %sub;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000021d7ab886b0_0;
    %load/vec4 v0000021d7ab89bf0_0;
    %and;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000021d7ab886b0_0;
    %load/vec4 v0000021d7ab89bf0_0;
    %or;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000021d7ab886b0_0;
    %load/vec4 v0000021d7ab89bf0_0;
    %xor;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000021d7ab886b0_0;
    %load/vec4 v0000021d7ab89bf0_0;
    %or;
    %inv;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000021d7ab886b0_0;
    %load/vec4 v0000021d7ab89bf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000021d7ab89bf0_0;
    %load/vec4 v0000021d7ab886b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000021d7ab886b0_0;
    %ix/getv 4, v0000021d7ab89bf0_0;
    %shiftl 4;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000021d7ab886b0_0;
    %ix/getv 4, v0000021d7ab89bf0_0;
    %shiftr 4;
    %assign/vec4 v0000021d7ab88cf0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021d7aa54ec0;
T_7 ;
    %wait E_0000021d7aa76780;
    %load/vec4 v0000021d7ab89d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021d7ab89470_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000021d7ab89290, 4;
    %assign/vec4 v0000021d7ab89a10_0, 0;
T_7.0 ;
    %load/vec4 v0000021d7ab887f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000021d7ab895b0_0;
    %ix/getv 3, v0000021d7ab89470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021d7aa54ec0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021d7ab89330_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000021d7ab89330_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021d7ab89330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %load/vec4 v0000021d7ab89330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021d7ab89330_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021d7ab89290, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000021d7aa54ec0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021d7ab89330_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000021d7ab89330_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000021d7ab89330_0;
    %load/vec4a v0000021d7ab89290, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000021d7ab89330_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021d7ab89330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021d7ab89330_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000021d7aa808c0;
T_10 ;
    %wait E_0000021d7aa785c0;
    %load/vec4 v0000021d7aabe0c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021d7aabdee0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021d7aabdee0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021d7aabdee0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021d7aa805a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d7aabcea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d7aabc860_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000021d7aa805a0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000021d7aabcea0_0;
    %inv;
    %assign/vec4 v0000021d7aabcea0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021d7aa805a0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021d7aabc860_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021d7aabc860_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000021d7aabcc20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
