// Seed: 4175299943
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd56
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout logic [7:0] id_3;
  input wire _id_2;
  output supply0 id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign id_1 = 1'd0;
  logic id_5, id_6;
  assign id_3#(.id_4(1)) [-1 : id_2] = "";
  assign id_3[-1 : 1] = 1;
  wire id_7;
  buf primCall (id_3, id_4);
endmodule
