$date
  Sun May  1 19:26:08 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module comparasion_tb $end
$var reg 4 ! a[3:0] $end
$var reg 4 " b[3:0] $end
$var reg 1 # equals $end
$var reg 1 $ minor $end
$var reg 1 % greater $end
$scope module uut $end
$var reg 4 & a[3:0] $end
$var reg 4 ' b[3:0] $end
$var reg 1 ( equals $end
$var reg 1 ) minor $end
$var reg 1 * greater $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
bUUUU !
bUUUU "
1#
0$
0%
bUUUU &
bUUUU '
1(
0)
0*
#10000000
b0000 !
b0000 "
b0000 &
b0000 '
#20000000
b0001 !
0#
1%
b0001 &
0(
1*
#30000000
b0010 !
b0001 "
b0010 &
b0001 '
#40000000
b1000 !
b1000 &
#50000000
b1111 !
b1001 "
b1111 &
b1001 '
#60000000
