cocci_test_suite() {
	struct dc_dsc_config *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 894 */;
	struct dc_dsc_config cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 871 */;
	struct dsc_enc_caps cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 869 */;
	struct dc_dsc_bw_range *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 866 */;
	const struct dsc_dec_dpcd_caps *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 864 */;
	const uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 861 */;
	const struct display_stream_compressor *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 860 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 859 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 779 */;
	const uint8_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 767 */;
	struct dsc_dec_dpcd_caps *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 767 */;
	const struct dc_crtc_timing *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 50 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 480 */[MIN_AVAILABLE_SLICES_SIZE];
	union dsc_enc_slice_caps cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 477 */;
	struct dc_dsc_bw_range cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 381 */;
	const struct dc_dsc_policy cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 38 */;
	int *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 378 */;
	const int cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 376 */;
	const struct dsc_enc_caps *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 375 */;
	const struct dc_dsc_policy *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 374 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 336 */;
	float cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 320 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 317 */;
	struct dc_dsc_policy {
		bool use_min_slices_h;
		int max_slices_h;
		int min_sice_height;
		int max_target_bpp;
		int min_target_bpp;
	} cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 30 */;
	int32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 253 */;
	enum dc_pixel_encoding cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 250 */;
	struct dsc_enc_caps *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 234 */;
	uint32_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dsc/dc_dsc.c 204 */;
}
