<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
   <name preferredWidth="335" />
   <description preferredWidth="365" />
   <inputclock preferredWidth="207" />
   <export preferredWidth="202" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1920" height="1056" x="0" y="0" />
 <clocktable>
  <columns>
   <clockname preferredWidth="540" />
   <clocksource preferredWidth="539" />
   <frequency preferredWidth="525" />
  </columns>
 </clocktable>
 <hdlexample language="VERILOG" />
</preferences>
