Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 14 20:08:43 2024
| Host         : SRZbook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     114         
LUTAR-1    Warning           LUT drives async reset alert    43          
SYNTH-10   Warning           Wide multiplier                 6           
TIMING-18  Warning           Missing input or output delay   32          
TIMING-20  Warning           Non-clocked latch               34          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1876)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (290)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1876)
---------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/FSM_sequential_game_state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: FSM_unit/enter_reg_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: PS2_Interface_unit/enter_reg__0/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: clkdiv_25MHz_unit/clk_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hecatia_unit/hecatia_x_reg_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: hecatia_unit/hecatia_x_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: hecatia_unit/time_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_x_next_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: laser_unit/laser_y_next_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: laser_unit/time_reg_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[10]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[12]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[13]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[15]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[16]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[18]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_x_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: player_unit/player_y_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player_unit/time_reg_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (290)
--------------------------------------------------
 There are 290 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.610        0.000                      0                  709        0.085        0.000                      0                  709        4.600        0.000                       0                   939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.610        0.000                      0                  598        0.085        0.000                      0                  598        4.600        0.000                       0                   939  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.851        0.000                      0                  111        0.503        0.000                      0                  111  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 player_unit/player_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            judge_collision_unit/collision_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 6.026ns (64.979%)  route 3.248ns (35.021%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.396ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.381     4.396    player_unit/clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  player_unit/player_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.259     4.655 r  player_unit/player_x_reg_reg[2]/Q
                         net (fo=26, routed)          0.530     5.186    player_unit/player_x[2]
    SLICE_X48Y73         LUT2 (Prop_lut2_I0_O)        0.043     5.229 r  player_unit/collision3__2_i_11/O
                         net (fo=1, routed)           0.000     5.229    player_unit/collision3__2_i_11_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.424 r  player_unit/collision3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.424    player_unit/collision3__2_i_3_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.477 r  player_unit/collision3__2_i_2/CO[3]
                         net (fo=1, routed)           0.007     5.484    player_unit/collision3__2_i_2_n_0
    SLICE_X48Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.650 r  player_unit/collision3__2_i_1/O[1]
                         net (fo=4, routed)           0.550     6.200    judge_collision_unit/collision4[9]
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      2.959     9.159 r  judge_collision_unit/collision3__3/PCOUT[47]
                         net (fo=1, routed)           0.050     9.208    judge_collision_unit/collision3__3_n_106
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.285 r  judge_collision_unit/collision3__4/P[0]
                         net (fo=2, routed)           0.531    10.817    judge_collision_unit/collision3__4_n_105
    SLICE_X44Y70         LUT2 (Prop_lut2_I0_O)        0.043    10.860 r  judge_collision_unit/collision_i_98/O
                         net (fo=1, routed)           0.000    10.860    judge_collision_unit/collision_i_98_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.116 r  judge_collision_unit/collision_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    11.116    judge_collision_unit/collision_reg_i_52_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.170 r  judge_collision_unit/collision_reg_i_81/CO[3]
                         net (fo=1, routed)           0.000    11.170    judge_collision_unit/collision_reg_i_81_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.335 r  judge_collision_unit/collision_reg_i_46/O[1]
                         net (fo=2, routed)           0.713    12.047    judge_collision_unit/collision_reg_i_46_n_6
    SLICE_X56Y71         LUT2 (Prop_lut2_I0_O)        0.125    12.172 r  judge_collision_unit/collision_i_49/O
                         net (fo=1, routed)           0.000    12.172    judge_collision_unit/collision_i_49_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.439 r  judge_collision_unit/collision_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.439    judge_collision_unit/collision_reg_i_22_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.550 f  judge_collision_unit/collision_reg_i_51/O[0]
                         net (fo=1, routed)           0.343    12.893    judge_collision_unit/collision2[28]
    SLICE_X57Y72         LUT4 (Prop_lut4_I1_O)        0.124    13.017 f  judge_collision_unit/collision_i_23/O
                         net (fo=1, routed)           0.098    13.115    judge_collision_unit/collision_i_23_n_0
    SLICE_X57Y72         LUT5 (Prop_lut5_I4_O)        0.043    13.158 f  judge_collision_unit/collision_i_7/O
                         net (fo=1, routed)           0.325    13.483    judge_collision_unit/collision_i_7_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I4_O)        0.043    13.526 f  judge_collision_unit/collision_i_2/O
                         net (fo=1, routed)           0.101    13.627    judge_collision_unit/collision_i_2_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.043    13.670 r  judge_collision_unit/collision_i_1/O
                         net (fo=1, routed)           0.000    13.670    judge_collision_unit/collision_i_1_n_0
    SLICE_X57Y70         FDCE                                         r  judge_collision_unit/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.251    14.026    judge_collision_unit/clk_IBUF_BUFG
    SLICE_X57Y70         FDCE                                         r  judge_collision_unit/collision_reg/C
                         clock pessimism              0.255    14.281    
                         clock uncertainty           -0.035    14.246    
    SLICE_X57Y70         FDCE (Setup_fdce_C_D)        0.034    14.280    judge_collision_unit/collision_reg
  -------------------------------------------------------------------
                         required time                         14.280    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 1.398ns (15.072%)  route 7.878ns (84.928%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.375     4.390    moon_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.223     4.613 r  moon_unit/moon_y_reg_reg[3]/Q
                         net (fo=12, routed)          0.730     5.343    moon_unit/moon_y_reg_reg[9]_0[3]
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.043     5.386 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.124     5.510    moon_unit/moon_unit_i_68_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.043     5.553 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.327     5.880    moon_unit/moon_unit_i_103_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.149 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.149    moon_unit/moon_unit_i_63_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.202 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.202    moon_unit/moon_unit_i_26_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.255 r  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.772     7.027    moon_unit/cover_on1
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.043     7.070 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.433     8.503    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X18Y87         LUT5 (Prop_lut5_I1_O)        0.047     8.550 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80/O
                         net (fo=1, routed)           0.446     8.996    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80_n_0
    SLICE_X18Y87         LUT6 (Prop_lut6_I0_O)        0.134     9.130 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31/O
                         net (fo=1, routed)           0.556     9.687    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31_n_0
    SLICE_X24Y87         LUT5 (Prop_lut5_I2_O)        0.043     9.730 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.522    10.252    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.043    10.295 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.458    10.753    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.043    10.796 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.375    11.171    moon_unit/spo[6]
    SLICE_X42Y85         LUT4 (Prop_lut4_I0_O)        0.043    11.214 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.327    11.540    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    11.583 r  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.316    11.900    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.043    11.943 f  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.301    12.244    vgac_unit/rgb_out_reg[0]
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.051    12.295 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.636    12.930    player_unit/rgb_out_reg[0]_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I5_O)        0.138    13.068 r  player_unit/rgb_out[2]_i_4/O
                         net (fo=1, routed)           0.554    13.623    FSM_unit/rgb_out_reg[2]_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.043    13.666 r  FSM_unit/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000    13.666    rgb_next[2]
    SLICE_X43Y83         FDRE                                         r  rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.266    14.041    clk_IBUF_BUFG
    SLICE_X43Y83         FDRE                                         r  rgb_out_reg[2]/C
                         clock pessimism              0.255    14.296    
                         clock uncertainty           -0.035    14.261    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.034    14.295    rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -13.666    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.244ns  (logic 1.398ns (15.124%)  route 7.846ns (84.876%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.040 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.375     4.390    moon_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.223     4.613 r  moon_unit/moon_y_reg_reg[3]/Q
                         net (fo=12, routed)          0.730     5.343    moon_unit/moon_y_reg_reg[9]_0[3]
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.043     5.386 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.124     5.510    moon_unit/moon_unit_i_68_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.043     5.553 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.327     5.880    moon_unit/moon_unit_i_103_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.149 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.149    moon_unit/moon_unit_i_63_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.202 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.202    moon_unit/moon_unit_i_26_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.255 r  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.772     7.027    moon_unit/cover_on1
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.043     7.070 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.433     8.503    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X18Y87         LUT5 (Prop_lut5_I1_O)        0.047     8.550 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80/O
                         net (fo=1, routed)           0.446     8.996    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80_n_0
    SLICE_X18Y87         LUT6 (Prop_lut6_I0_O)        0.134     9.130 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31/O
                         net (fo=1, routed)           0.556     9.687    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31_n_0
    SLICE_X24Y87         LUT5 (Prop_lut5_I2_O)        0.043     9.730 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.522    10.252    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.043    10.295 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.458    10.753    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.043    10.796 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.375    11.171    moon_unit/spo[6]
    SLICE_X42Y85         LUT4 (Prop_lut4_I0_O)        0.043    11.214 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.327    11.540    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    11.583 r  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.316    11.900    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.043    11.943 f  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.301    12.244    vgac_unit/rgb_out_reg[0]
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.051    12.295 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.640    12.934    player_unit/rgb_out_reg[0]_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I5_O)        0.138    13.072 r  player_unit/rgb_out[4]_i_4/O
                         net (fo=1, routed)           0.518    13.591    FSM_unit/rgb_out_reg[4]_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    13.634 r  FSM_unit/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    13.634    rgb_next[4]
    SLICE_X43Y82         FDRE                                         r  rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.265    14.040    clk_IBUF_BUFG
    SLICE_X43Y82         FDRE                                         r  rgb_out_reg[4]/C
                         clock pessimism              0.255    14.295    
                         clock uncertainty           -0.035    14.260    
    SLICE_X43Y82         FDRE (Setup_fdre_C_D)        0.034    14.294    rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -13.634    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 1.398ns (15.187%)  route 7.807ns (84.813%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.375     4.390    moon_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.223     4.613 r  moon_unit/moon_y_reg_reg[3]/Q
                         net (fo=12, routed)          0.730     5.343    moon_unit/moon_y_reg_reg[9]_0[3]
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.043     5.386 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.124     5.510    moon_unit/moon_unit_i_68_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.043     5.553 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.327     5.880    moon_unit/moon_unit_i_103_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.149 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.149    moon_unit/moon_unit_i_63_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.202 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.202    moon_unit/moon_unit_i_26_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.255 r  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.772     7.027    moon_unit/cover_on1
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.043     7.070 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.433     8.503    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X18Y87         LUT5 (Prop_lut5_I1_O)        0.047     8.550 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80/O
                         net (fo=1, routed)           0.446     8.996    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80_n_0
    SLICE_X18Y87         LUT6 (Prop_lut6_I0_O)        0.134     9.130 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31/O
                         net (fo=1, routed)           0.556     9.687    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31_n_0
    SLICE_X24Y87         LUT5 (Prop_lut5_I2_O)        0.043     9.730 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.522    10.252    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.043    10.295 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.458    10.753    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.043    10.796 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.375    11.171    moon_unit/spo[6]
    SLICE_X42Y85         LUT4 (Prop_lut4_I0_O)        0.043    11.214 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.327    11.540    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    11.583 r  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.316    11.900    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.043    11.943 f  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.301    12.244    vgac_unit/rgb_out_reg[0]
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.051    12.295 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.554    12.848    player_unit/rgb_out_reg[0]_1
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.138    12.986 r  player_unit/rgb_out[5]_i_4/O
                         net (fo=1, routed)           0.566    13.552    FSM_unit/rgb_out_reg[5]_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.043    13.595 r  FSM_unit/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    13.595    rgb_next[5]
    SLICE_X43Y83         FDRE                                         r  rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.266    14.041    clk_IBUF_BUFG
    SLICE_X43Y83         FDRE                                         r  rgb_out_reg[5]/C
                         clock pessimism              0.255    14.296    
                         clock uncertainty           -0.035    14.261    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.033    14.294    rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 1.398ns (15.281%)  route 7.751ns (84.719%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.040 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.375     4.390    moon_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.223     4.613 r  moon_unit/moon_y_reg_reg[3]/Q
                         net (fo=12, routed)          0.730     5.343    moon_unit/moon_y_reg_reg[9]_0[3]
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.043     5.386 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.124     5.510    moon_unit/moon_unit_i_68_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.043     5.553 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.327     5.880    moon_unit/moon_unit_i_103_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.149 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.149    moon_unit/moon_unit_i_63_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.202 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.202    moon_unit/moon_unit_i_26_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.255 r  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.772     7.027    moon_unit/cover_on1
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.043     7.070 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.433     8.503    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X18Y87         LUT5 (Prop_lut5_I1_O)        0.047     8.550 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80/O
                         net (fo=1, routed)           0.446     8.996    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80_n_0
    SLICE_X18Y87         LUT6 (Prop_lut6_I0_O)        0.134     9.130 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31/O
                         net (fo=1, routed)           0.556     9.687    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31_n_0
    SLICE_X24Y87         LUT5 (Prop_lut5_I2_O)        0.043     9.730 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.522    10.252    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.043    10.295 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.458    10.753    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.043    10.796 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.375    11.171    moon_unit/spo[6]
    SLICE_X42Y85         LUT4 (Prop_lut4_I0_O)        0.043    11.214 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.327    11.540    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    11.583 r  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.316    11.900    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.043    11.943 f  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.301    12.244    vgac_unit/rgb_out_reg[0]
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.051    12.295 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.502    12.796    player_unit/rgb_out_reg[0]_1
    SLICE_X45Y90         LUT6 (Prop_lut6_I5_O)        0.138    12.934 r  player_unit/rgb_out[9]_i_4/O
                         net (fo=1, routed)           0.562    13.496    FSM_unit/rgb_out_reg[9]_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    13.539 r  FSM_unit/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000    13.539    rgb_next[9]
    SLICE_X43Y82         FDRE                                         r  rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.265    14.040    clk_IBUF_BUFG
    SLICE_X43Y82         FDRE                                         r  rgb_out_reg[9]/C
                         clock pessimism              0.255    14.295    
                         clock uncertainty           -0.035    14.260    
    SLICE_X43Y82         FDRE (Setup_fdre_C_D)        0.033    14.293    rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.146ns  (logic 1.398ns (15.286%)  route 7.748ns (84.714%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.375     4.390    moon_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.223     4.613 r  moon_unit/moon_y_reg_reg[3]/Q
                         net (fo=12, routed)          0.730     5.343    moon_unit/moon_y_reg_reg[9]_0[3]
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.043     5.386 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.124     5.510    moon_unit/moon_unit_i_68_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.043     5.553 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.327     5.880    moon_unit/moon_unit_i_103_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.149 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.149    moon_unit/moon_unit_i_63_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.202 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.202    moon_unit/moon_unit_i_26_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.255 r  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.772     7.027    moon_unit/cover_on1
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.043     7.070 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.433     8.503    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X18Y87         LUT5 (Prop_lut5_I1_O)        0.047     8.550 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80/O
                         net (fo=1, routed)           0.446     8.996    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80_n_0
    SLICE_X18Y87         LUT6 (Prop_lut6_I0_O)        0.134     9.130 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31/O
                         net (fo=1, routed)           0.556     9.687    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31_n_0
    SLICE_X24Y87         LUT5 (Prop_lut5_I2_O)        0.043     9.730 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.522    10.252    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.043    10.295 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.458    10.753    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.043    10.796 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.375    11.171    moon_unit/spo[6]
    SLICE_X42Y85         LUT4 (Prop_lut4_I0_O)        0.043    11.214 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.327    11.540    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    11.583 r  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.316    11.900    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.043    11.943 f  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.301    12.244    vgac_unit/rgb_out_reg[0]
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.051    12.295 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.552    12.846    player_unit/rgb_out_reg[0]_1
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.138    12.984 r  player_unit/rgb_out[10]_i_4/O
                         net (fo=1, routed)           0.508    13.493    FSM_unit/rgb_out_reg[10]_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.043    13.536 r  FSM_unit/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000    13.536    rgb_next[10]
    SLICE_X42Y85         FDRE                                         r  rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.268    14.043    clk_IBUF_BUFG
    SLICE_X42Y85         FDRE                                         r  rgb_out_reg[10]/C
                         clock pessimism              0.255    14.298    
                         clock uncertainty           -0.035    14.263    
    SLICE_X42Y85         FDRE (Setup_fdre_C_D)        0.064    14.327    rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.084ns  (logic 1.398ns (15.389%)  route 7.686ns (84.611%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.375     4.390    moon_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.223     4.613 r  moon_unit/moon_y_reg_reg[3]/Q
                         net (fo=12, routed)          0.730     5.343    moon_unit/moon_y_reg_reg[9]_0[3]
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.043     5.386 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.124     5.510    moon_unit/moon_unit_i_68_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.043     5.553 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.327     5.880    moon_unit/moon_unit_i_103_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.149 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.149    moon_unit/moon_unit_i_63_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.202 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.202    moon_unit/moon_unit_i_26_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.255 r  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.772     7.027    moon_unit/cover_on1
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.043     7.070 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.433     8.503    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X18Y87         LUT5 (Prop_lut5_I1_O)        0.047     8.550 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80/O
                         net (fo=1, routed)           0.446     8.996    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80_n_0
    SLICE_X18Y87         LUT6 (Prop_lut6_I0_O)        0.134     9.130 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31/O
                         net (fo=1, routed)           0.556     9.687    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31_n_0
    SLICE_X24Y87         LUT5 (Prop_lut5_I2_O)        0.043     9.730 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.522    10.252    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.043    10.295 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.458    10.753    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.043    10.796 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.375    11.171    moon_unit/spo[6]
    SLICE_X42Y85         LUT4 (Prop_lut4_I0_O)        0.043    11.214 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.327    11.540    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    11.583 r  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.316    11.900    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.043    11.943 f  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.301    12.244    vgac_unit/rgb_out_reg[0]
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.051    12.295 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.533    12.828    player_unit/rgb_out_reg[0]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.138    12.966 r  player_unit/rgb_out[7]_i_4/O
                         net (fo=1, routed)           0.466    13.432    FSM_unit/rgb_out_reg[7]_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.043    13.475 r  FSM_unit/rgb_out[7]_i_1/O
                         net (fo=1, routed)           0.000    13.475    rgb_next[7]
    SLICE_X43Y83         FDRE                                         r  rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.266    14.041    clk_IBUF_BUFG
    SLICE_X43Y83         FDRE                                         r  rgb_out_reg[7]/C
                         clock pessimism              0.255    14.296    
                         clock uncertainty           -0.035    14.261    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.034    14.295    rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -13.475    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 1.398ns (15.391%)  route 7.685ns (84.609%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.375     4.390    moon_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.223     4.613 r  moon_unit/moon_y_reg_reg[3]/Q
                         net (fo=12, routed)          0.730     5.343    moon_unit/moon_y_reg_reg[9]_0[3]
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.043     5.386 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.124     5.510    moon_unit/moon_unit_i_68_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.043     5.553 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.327     5.880    moon_unit/moon_unit_i_103_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.149 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.149    moon_unit/moon_unit_i_63_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.202 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.202    moon_unit/moon_unit_i_26_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.255 r  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.772     7.027    moon_unit/cover_on1
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.043     7.070 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.433     8.503    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X18Y87         LUT5 (Prop_lut5_I1_O)        0.047     8.550 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80/O
                         net (fo=1, routed)           0.446     8.996    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80_n_0
    SLICE_X18Y87         LUT6 (Prop_lut6_I0_O)        0.134     9.130 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31/O
                         net (fo=1, routed)           0.556     9.687    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31_n_0
    SLICE_X24Y87         LUT5 (Prop_lut5_I2_O)        0.043     9.730 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.522    10.252    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.043    10.295 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.458    10.753    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.043    10.796 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.375    11.171    moon_unit/spo[6]
    SLICE_X42Y85         LUT4 (Prop_lut4_I0_O)        0.043    11.214 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.327    11.540    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    11.583 r  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.316    11.900    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.043    11.943 f  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.301    12.244    vgac_unit/rgb_out_reg[0]
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.051    12.295 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.537    12.832    player_unit/rgb_out_reg[0]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.138    12.970 r  player_unit/rgb_out[8]_i_4/O
                         net (fo=1, routed)           0.461    13.431    FSM_unit/rgb_out_reg[8]_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I4_O)        0.043    13.474 r  FSM_unit/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    13.474    rgb_next[8]
    SLICE_X43Y83         FDRE                                         r  rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.266    14.041    clk_IBUF_BUFG
    SLICE_X43Y83         FDRE                                         r  rgb_out_reg[8]/C
                         clock pessimism              0.255    14.296    
                         clock uncertainty           -0.035    14.261    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.034    14.295    rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 1.398ns (15.443%)  route 7.655ns (84.557%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.375     4.390    moon_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.223     4.613 r  moon_unit/moon_y_reg_reg[3]/Q
                         net (fo=12, routed)          0.730     5.343    moon_unit/moon_y_reg_reg[9]_0[3]
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.043     5.386 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.124     5.510    moon_unit/moon_unit_i_68_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.043     5.553 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.327     5.880    moon_unit/moon_unit_i_103_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.149 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.149    moon_unit/moon_unit_i_63_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.202 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.202    moon_unit/moon_unit_i_26_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.255 r  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.772     7.027    moon_unit/cover_on1
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.043     7.070 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.433     8.503    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X18Y87         LUT5 (Prop_lut5_I1_O)        0.047     8.550 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80/O
                         net (fo=1, routed)           0.446     8.996    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80_n_0
    SLICE_X18Y87         LUT6 (Prop_lut6_I0_O)        0.134     9.130 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31/O
                         net (fo=1, routed)           0.556     9.687    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31_n_0
    SLICE_X24Y87         LUT5 (Prop_lut5_I2_O)        0.043     9.730 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.522    10.252    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.043    10.295 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.458    10.753    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.043    10.796 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.375    11.171    moon_unit/spo[6]
    SLICE_X42Y85         LUT4 (Prop_lut4_I0_O)        0.043    11.214 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.327    11.540    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    11.583 r  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.316    11.900    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.043    11.943 f  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.301    12.244    vgac_unit/rgb_out_reg[0]
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.051    12.295 f  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.540    12.834    player_unit/rgb_out_reg[0]_1
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.138    12.972 r  player_unit/rgb_out[6]_i_4/O
                         net (fo=1, routed)           0.427    13.400    FSM_unit/rgb_out_reg[6]_0
    SLICE_X42Y83         LUT6 (Prop_lut6_I4_O)        0.043    13.443 r  FSM_unit/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    13.443    rgb_next[6]
    SLICE_X42Y83         FDRE                                         r  rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.266    14.041    clk_IBUF_BUFG
    SLICE_X42Y83         FDRE                                         r  rgb_out_reg[6]/C
                         clock pessimism              0.255    14.296    
                         clock uncertainty           -0.035    14.261    
    SLICE_X42Y83         FDRE (Setup_fdre_C_D)        0.064    14.325    rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 1.497ns (16.603%)  route 7.520ns (83.397%))
  Logic Levels:           17  (CARRY4=3 LUT2=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.040 - 10.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.375     4.390    moon_unit/clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  moon_unit/moon_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.223     4.613 r  moon_unit/moon_y_reg_reg[3]/Q
                         net (fo=12, routed)          0.730     5.343    moon_unit/moon_y_reg_reg[9]_0[3]
    SLICE_X48Y76         LUT6 (Prop_lut6_I3_O)        0.043     5.386 r  moon_unit/moon_unit_i_68/O
                         net (fo=15, routed)          0.124     5.510    moon_unit/moon_unit_i_68_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I4_O)        0.043     5.553 r  moon_unit/moon_unit_i_103/O
                         net (fo=1, routed)           0.327     5.880    moon_unit/moon_unit_i_103_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     6.149 r  moon_unit/moon_unit_i_63/CO[3]
                         net (fo=1, routed)           0.000     6.149    moon_unit/moon_unit_i_63_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.202 r  moon_unit/moon_unit_i_26/CO[3]
                         net (fo=1, routed)           0.000     6.202    moon_unit/moon_unit_i_26_n_0
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.255 f  moon_unit/moon_unit_i_16/CO[3]
                         net (fo=15, routed)          0.772     7.027    moon_unit/cover_on1
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.043     7.070 f  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.433     8.503    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X18Y87         LUT5 (Prop_lut5_I1_O)        0.047     8.550 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80/O
                         net (fo=1, routed)           0.446     8.996    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_80_n_0
    SLICE_X18Y87         LUT6 (Prop_lut6_I0_O)        0.134     9.130 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31/O
                         net (fo=1, routed)           0.556     9.687    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_31_n_0
    SLICE_X24Y87         LUT5 (Prop_lut5_I2_O)        0.043     9.730 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.522    10.252    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.043    10.295 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.458    10.753    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.043    10.796 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.375    11.171    moon_unit/spo[6]
    SLICE_X42Y85         LUT4 (Prop_lut4_I0_O)        0.043    11.214 r  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.327    11.540    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X43Y82         LUT6 (Prop_lut6_I4_O)        0.043    11.583 f  moon_unit/rgb_out[11]_i_11/O
                         net (fo=1, routed)           0.316    11.900    moon_unit/rgb_out[11]_i_11_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I1_O)        0.043    11.943 r  moon_unit/rgb_out[11]_i_7/O
                         net (fo=14, routed)          0.301    12.244    vgac_unit/rgb_out_reg[0]
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.051    12.295 r  vgac_unit/rgb_out[11]_i_8/O
                         net (fo=13, routed)          0.363    12.658    vgac_unit/game_en_reg_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I0_O)        0.146    12.804 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=12, routed)          0.469    13.273    FSM_unit/rgb_out_reg[0]_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I2_O)        0.134    13.407 r  FSM_unit/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000    13.407    rgb_next[0]
    SLICE_X44Y83         FDRE                                         r  rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.265    14.040    clk_IBUF_BUFG
    SLICE_X44Y83         FDRE                                         r  rgb_out_reg[0]/C
                         clock pessimism              0.255    14.295    
                         clock uncertainty           -0.035    14.260    
    SLICE_X44Y83         FDRE (Setup_fdre_C_D)        0.066    14.326    rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                  0.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_unit/timeout_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.282%)  route 0.235ns (64.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X56Y88         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDCE (Prop_fdce_C_Q)         0.100     1.937 f  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=58, routed)          0.235     2.172    FSM_unit/game_state__0[2]
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.028     2.200 r  FSM_unit/timeout_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.200    FSM_unit/timeout_reg[17]_i_1_n_0
    SLICE_X54Y88         FDCE                                         r  FSM_unit/timeout_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.810     2.295    FSM_unit/clk_IBUF_BUFG
    SLICE_X54Y88         FDCE                                         r  FSM_unit/timeout_reg_reg[17]/C
                         clock pessimism             -0.267     2.028    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.087     2.115    FSM_unit/timeout_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_unit/timeout_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.089%)  route 0.237ns (64.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X56Y88         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDCE (Prop_fdce_C_Q)         0.100     1.937 r  FSM_unit/FSM_sequential_game_state_reg[1]/Q
                         net (fo=77, routed)          0.237     2.174    FSM_unit/game_state__0[1]
    SLICE_X54Y88         LUT6 (Prop_lut6_I1_O)        0.028     2.202 r  FSM_unit/timeout_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.202    FSM_unit/timeout_reg[14]_i_1_n_0
    SLICE_X54Y88         FDCE                                         r  FSM_unit/timeout_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.810     2.295    FSM_unit/clk_IBUF_BUFG
    SLICE_X54Y88         FDCE                                         r  FSM_unit/timeout_reg_reg[14]/C
                         clock pessimism             -0.267     2.028    
    SLICE_X54Y88         FDCE (Hold_fdce_C_D)         0.087     2.115    FSM_unit/timeout_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/ps2_clk_falg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/negedge_ps2_clk_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.596     1.842    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X65Y88         FDCE                                         r  PS2_Interface_unit/ps2_clk_falg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.100     1.942 r  PS2_Interface_unit/ps2_clk_falg2_reg/Q
                         net (fo=2, routed)           0.090     2.032    PS2_Interface_unit/ps2_clk_falg2
    SLICE_X64Y88         LUT2 (Prop_lut2_I0_O)        0.028     2.060 r  PS2_Interface_unit/negedge_ps2_clk_shift_i_1/O
                         net (fo=1, routed)           0.000     2.060    PS2_Interface_unit/negedge_ps2_clk
    SLICE_X64Y88         FDRE                                         r  PS2_Interface_unit/negedge_ps2_clk_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.814     2.299    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  PS2_Interface_unit/negedge_ps2_clk_shift_reg/C
                         clock pessimism             -0.446     1.853    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.087     1.940    PS2_Interface_unit/negedge_ps2_clk_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/data_expand_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.597     1.843    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X63Y90         FDCE                                         r  PS2_Interface_unit/data_expand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDCE (Prop_fdce_C_Q)         0.100     1.943 r  PS2_Interface_unit/data_expand_reg/Q
                         net (fo=2, routed)           0.105     2.048    PS2_Interface_unit/data_expand_reg_n_0
    SLICE_X62Y89         FDCE                                         r  PS2_Interface_unit/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.814     2.299    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  PS2_Interface_unit/data_reg[9]/C
                         clock pessimism             -0.443     1.856    
    SLICE_X62Y89         FDCE (Hold_fdce_C_D)         0.045     1.901    PS2_Interface_unit/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_unit/num_life_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.197%)  route 0.092ns (41.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X56Y88         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDCE (Prop_fdce_C_Q)         0.100     1.937 f  FSM_unit/FSM_sequential_game_state_reg[0]/Q
                         net (fo=58, routed)          0.092     2.029    FSM_unit/game_state__0[0]
    SLICE_X57Y88         LUT5 (Prop_lut5_I1_O)        0.028     2.057 r  FSM_unit/num_life[2]_i_1/O
                         net (fo=1, routed)           0.000     2.057    FSM_unit/num_life[2]_i_1_n_0
    SLICE_X57Y88         FDCE                                         r  FSM_unit/num_life_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.810     2.295    FSM_unit/clk_IBUF_BUFG
    SLICE_X57Y88         FDCE                                         r  FSM_unit/num_life_reg[2]/C
                         clock pessimism             -0.447     1.848    
    SLICE_X57Y88         FDCE (Hold_fdce_C_D)         0.060     1.908    FSM_unit/num_life_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 FSM_unit/num_bomb_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_unit/num_bomb_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.157ns (72.463%)  route 0.060ns (27.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.592     1.838    FSM_unit/clk_IBUF_BUFG
    SLICE_X59Y90         FDPE                                         r  FSM_unit/num_bomb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDPE (Prop_fdpe_C_Q)         0.091     1.929 r  FSM_unit/num_bomb_reg[1]/Q
                         net (fo=5, routed)           0.060     1.988    FSM_unit/num_bomb_reg_n_0_[1]
    SLICE_X59Y90         LUT6 (Prop_lut6_I1_O)        0.066     2.054 r  FSM_unit/num_bomb[2]_i_1/O
                         net (fo=1, routed)           0.000     2.054    FSM_unit/num_bomb[2]_i_1_n_0
    SLICE_X59Y90         FDCE                                         r  FSM_unit/num_bomb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.811     2.296    FSM_unit/clk_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  FSM_unit/num_bomb_reg[2]/C
                         clock pessimism             -0.458     1.838    
    SLICE_X59Y90         FDCE (Hold_fdce_C_D)         0.060     1.898    FSM_unit/num_bomb_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/temp_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.699%)  route 0.115ns (49.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.597     1.843    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y90         FDCE                                         r  PS2_Interface_unit/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.118     1.961 r  PS2_Interface_unit/temp_data_reg[4]/Q
                         net (fo=3, routed)           0.115     2.076    PS2_Interface_unit/temp_data[4]
    SLICE_X62Y89         FDCE                                         r  PS2_Interface_unit/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.814     2.299    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  PS2_Interface_unit/data_reg[4]/C
                         clock pessimism             -0.443     1.856    
    SLICE_X62Y89         FDCE (Hold_fdce_C_D)         0.059     1.915    PS2_Interface_unit/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/temp_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.903%)  route 0.097ns (45.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.597     1.843    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X64Y90         FDCE                                         r  PS2_Interface_unit/temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDCE (Prop_fdce_C_Q)         0.118     1.961 r  PS2_Interface_unit/temp_data_reg[6]/Q
                         net (fo=2, routed)           0.097     2.058    PS2_Interface_unit/temp_data[6]
    SLICE_X62Y89         FDCE                                         r  PS2_Interface_unit/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.814     2.299    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y89         FDCE                                         r  PS2_Interface_unit/data_reg[6]/C
                         clock pessimism             -0.443     1.856    
    SLICE_X62Y89         FDCE (Hold_fdce_C_D)         0.040     1.896    PS2_Interface_unit/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_136_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.128ns (26.198%)  route 0.361ns (73.802%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.538     1.784    background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    SLICE_X61Y136        FDCE                                         r  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_136_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y136        FDCE (Prop_fdce_C_Q)         0.100     1.884 f  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_136_cooolDelFlop/Q
                         net (fo=3, routed)           0.125     2.009    background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_69
    SLICE_X61Y137        LUT5 (Prop_lut5_I4_O)        0.028     2.037 r  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_137_LOPT_REMAP/O
                         net (fo=1, routed)           0.235     2.272    background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_70
    RAMB36_X2Y27         RAMB36E1                                     r  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.772     2.257    background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y27         RAMB36E1                                     r  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.247     2.009    
    RAMB36_X2Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.105    background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.601     1.847    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y95         FDRE                                         r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.107     2.054    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X45Y95         FDRE                                         r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.820     2.305    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y95         FDRE                                         r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.458     1.847    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.040     1.887    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y37  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X5Y38  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X2Y27  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X2Y28  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y37  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y38  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X3Y27  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X3Y28  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y28  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y29  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X59Y90  FSM_unit/num_bomb_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X59Y90  FSM_unit/num_bomb_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X57Y89  FSM_unit/num_life_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X57Y89  FSM_unit/num_life_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X52Y87  FSM_unit/timeout_reg_reg[13]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X52Y87  FSM_unit/timeout_reg_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X52Y88  FSM_unit/timeout_reg_reg[20]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X52Y88  FSM_unit/timeout_reg_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X52Y90  FSM_unit/timeout_reg_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X52Y90  FSM_unit/timeout_reg_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y83  rgb_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y83  rgb_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X42Y85  rgb_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X42Y85  rgb_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y83  rgb_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y83  rgb_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X42Y85  rgb_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X42Y85  rgb_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X43Y83  rgb_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X43Y83  rgb_out_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[6]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.352ns (12.608%)  route 2.440ns (87.392%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.395     4.410    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=7, routed)           0.612     5.281    FSM_unit/enter
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.043     5.324 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.172     6.497    laser_unit/laser_y_next_reg[4]_0
    SLICE_X71Y74         LUT2 (Prop_lut2_I1_O)        0.050     6.547 f  laser_unit/laser_x_reg_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.655     7.202    laser_unit/laser_x_reg_reg[6]_LDC_i_1_n_0
    SLICE_X67Y74         FDPE                                         f  laser_unit/laser_x_reg_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.252    14.027    laser_unit/clk_IBUF_BUFG
    SLICE_X67Y74         FDPE                                         r  laser_unit/laser_x_reg_reg[6]_P/C
                         clock pessimism              0.328    14.355    
                         clock uncertainty           -0.035    14.320    
    SLICE_X67Y74         FDPE (Recov_fdpe_C_PRE)     -0.267    14.053    laser_unit/laser_x_reg_reg[6]_P
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -7.202    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.302ns (11.978%)  route 2.219ns (88.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.395     4.410    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=7, routed)           0.612     5.281    FSM_unit/enter
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.043     5.324 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.607     6.932    hecatia_unit/time_reg_reg[0]_0
    SLICE_X63Y100        FDCE                                         f  hecatia_unit/time_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.096    13.871    hecatia_unit/clk_IBUF_BUFG
    SLICE_X63Y100        FDCE                                         r  hecatia_unit/time_reg_reg[13]/C
                         clock pessimism              0.253    14.124    
                         clock uncertainty           -0.035    14.089    
    SLICE_X63Y100        FDCE (Recov_fdce_C_CLR)     -0.212    13.877    hecatia_unit/time_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.302ns (11.978%)  route 2.219ns (88.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.395     4.410    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=7, routed)           0.612     5.281    FSM_unit/enter
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.043     5.324 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.607     6.932    hecatia_unit/time_reg_reg[0]_0
    SLICE_X63Y100        FDCE                                         f  hecatia_unit/time_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.096    13.871    hecatia_unit/clk_IBUF_BUFG
    SLICE_X63Y100        FDCE                                         r  hecatia_unit/time_reg_reg[15]/C
                         clock pessimism              0.253    14.124    
                         clock uncertainty           -0.035    14.089    
    SLICE_X63Y100        FDCE (Recov_fdce_C_CLR)     -0.212    13.877    hecatia_unit/time_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.302ns (12.142%)  route 2.185ns (87.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.395     4.410    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=7, routed)           0.612     5.281    FSM_unit/enter
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.043     5.324 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.573     6.897    hecatia_unit/time_reg_reg[0]_0
    SLICE_X63Y101        FDCE                                         f  hecatia_unit/time_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.096    13.871    hecatia_unit/clk_IBUF_BUFG
    SLICE_X63Y101        FDCE                                         r  hecatia_unit/time_reg_reg[18]/C
                         clock pessimism              0.253    14.124    
                         clock uncertainty           -0.035    14.089    
    SLICE_X63Y101        FDCE (Recov_fdce_C_CLR)     -0.212    13.877    hecatia_unit/time_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.302ns (12.142%)  route 2.185ns (87.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.395     4.410    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=7, routed)           0.612     5.281    FSM_unit/enter
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.043     5.324 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.573     6.897    hecatia_unit/time_reg_reg[0]_0
    SLICE_X63Y101        FDCE                                         f  hecatia_unit/time_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.096    13.871    hecatia_unit/clk_IBUF_BUFG
    SLICE_X63Y101        FDCE                                         r  hecatia_unit/time_reg_reg[20]/C
                         clock pessimism              0.253    14.124    
                         clock uncertainty           -0.035    14.089    
    SLICE_X63Y101        FDCE (Recov_fdce_C_CLR)     -0.212    13.877    hecatia_unit/time_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             6.979ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hecatia_unit/time_reg_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.302ns (12.142%)  route 2.185ns (87.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.395     4.410    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=7, routed)           0.612     5.281    FSM_unit/enter
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.043     5.324 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.573     6.897    hecatia_unit/time_reg_reg[0]_0
    SLICE_X63Y101        FDCE                                         f  hecatia_unit/time_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.096    13.871    hecatia_unit/clk_IBUF_BUFG
    SLICE_X63Y101        FDCE                                         r  hecatia_unit/time_reg_reg[22]/C
                         clock pessimism              0.253    14.124    
                         clock uncertainty           -0.035    14.089    
    SLICE_X63Y101        FDCE (Recov_fdce_C_CLR)     -0.212    13.877    hecatia_unit/time_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         13.877    
                         arrival time                          -6.897    
  -------------------------------------------------------------------
                         slack                                  6.979    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[2]_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.348ns (13.305%)  route 2.268ns (86.695%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 14.029 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.395     4.410    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=7, routed)           0.612     5.281    FSM_unit/enter
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.043     5.324 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.252     6.577    laser_unit/laser_y_next_reg[4]_0
    SLICE_X68Y73         LUT2 (Prop_lut2_I1_O)        0.046     6.623 f  laser_unit/laser_x_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.403     7.026    laser_unit/laser_x_reg_reg[2]_LDC_i_1_n_0
    SLICE_X68Y73         FDPE                                         f  laser_unit/laser_x_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.254    14.029    laser_unit/clk_IBUF_BUFG
    SLICE_X68Y73         FDPE                                         r  laser_unit/laser_x_reg_reg[2]_P/C
                         clock pessimism              0.328    14.357    
                         clock uncertainty           -0.035    14.322    
    SLICE_X68Y73         FDPE (Recov_fdpe_C_PRE)     -0.276    14.046    laser_unit/laser_x_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[7]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.353ns (13.794%)  route 2.206ns (86.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.028ns = ( 14.028 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.395     4.410    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=7, routed)           0.612     5.281    FSM_unit/enter
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.043     5.324 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.072     6.396    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X71Y75         LUT2 (Prop_lut2_I0_O)        0.051     6.447 f  FSM_unit/laser_x_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.522     6.969    laser_unit/laser_x_reg_reg[7]_C_0
    SLICE_X71Y75         FDCE                                         f  laser_unit/laser_x_reg_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.253    14.028    laser_unit/clk_IBUF_BUFG
    SLICE_X71Y75         FDCE                                         r  laser_unit/laser_x_reg_reg[7]_C/C
                         clock pessimism              0.328    14.356    
                         clock uncertainty           -0.035    14.321    
    SLICE_X71Y75         FDCE (Recov_fdce_C_CLR)     -0.305    14.016    laser_unit/laser_x_reg_reg[7]_C
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[3]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.355ns (13.576%)  route 2.260ns (86.424%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 14.030 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.395     4.410    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=7, routed)           0.612     5.281    FSM_unit/enter
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.043     5.324 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.209     6.534    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X70Y73         LUT2 (Prop_lut2_I0_O)        0.053     6.587 f  FSM_unit/laser_x_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.438     7.025    laser_unit/laser_x_reg_reg[3]_C_0
    SLICE_X72Y73         FDCE                                         f  laser_unit/laser_x_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.255    14.030    laser_unit/clk_IBUF_BUFG
    SLICE_X72Y73         FDCE                                         r  laser_unit/laser_x_reg_reg[3]_C/C
                         clock pessimism              0.328    14.358    
                         clock uncertainty           -0.035    14.323    
    SLICE_X72Y73         FDCE (Recov_fdce_C_CLR)     -0.249    14.074    laser_unit/laser_x_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.025    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/enter_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_x_reg_reg[5]_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.351ns (13.820%)  route 2.189ns (86.180%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 14.029 - 10.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.395     4.410    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  PS2_Interface_unit/enter_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.259     4.669 f  PS2_Interface_unit/enter_reg__0/Q
                         net (fo=7, routed)           0.612     5.281    FSM_unit/enter
    SLICE_X58Y88         LUT6 (Prop_lut6_I3_O)        0.043     5.324 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.091     6.416    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X71Y76         LUT2 (Prop_lut2_I0_O)        0.049     6.465 f  FSM_unit/laser_x_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.485     6.950    laser_unit/laser_x_reg_reg[5]_C_0
    SLICE_X70Y76         FDCE                                         f  laser_unit/laser_x_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.254    14.029    laser_unit/clk_IBUF_BUFG
    SLICE_X70Y76         FDCE                                         r  laser_unit/laser_x_reg_reg[5]_C/C
                         clock pessimism              0.328    14.357    
                         clock uncertainty           -0.035    14.322    
    SLICE_X70Y76         FDCE (Recov_fdce_C_CLR)     -0.247    14.075    laser_unit/laser_x_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                         14.075    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                  7.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            judge_hit_unit/hit_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.146ns (22.959%)  route 0.490ns (77.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.118     1.955 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.163     2.118    FSM_unit/enter_reg
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.028     2.146 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.327     2.473    judge_hit_unit/hit_reg_1
    SLICE_X54Y80         FDCE                                         f  judge_hit_unit/hit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.802     2.287    judge_hit_unit/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  judge_hit_unit/hit_reg/C
                         clock pessimism             -0.267     2.020    
    SLICE_X54Y80         FDCE (Remov_fdce_C_CLR)     -0.050     1.970    judge_hit_unit/hit_reg
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/ps2_clk_falg0_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.146ns (30.949%)  route 0.326ns (69.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.118     1.955 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.163     2.118    FSM_unit/enter_reg
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.028     2.146 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.163     2.309    PS2_Interface_unit/data_reg[0]_0
    SLICE_X60Y87         FDCE                                         f  PS2_Interface_unit/ps2_clk_falg0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.809     2.294    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X60Y87         FDCE                                         r  PS2_Interface_unit/ps2_clk_falg0_reg/C
                         clock pessimism             -0.427     1.867    
    SLICE_X60Y87         FDCE (Remov_fdce_C_CLR)     -0.069     1.798    PS2_Interface_unit/ps2_clk_falg0_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/ps2_clk_falg1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.146ns (30.949%)  route 0.326ns (69.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.118     1.955 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.163     2.118    FSM_unit/enter_reg
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.028     2.146 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.163     2.309    PS2_Interface_unit/data_reg[0]_0
    SLICE_X60Y87         FDCE                                         f  PS2_Interface_unit/ps2_clk_falg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.809     2.294    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X60Y87         FDCE                                         r  PS2_Interface_unit/ps2_clk_falg1_reg/C
                         clock pessimism             -0.427     1.867    
    SLICE_X60Y87         FDCE (Remov_fdce_C_CLR)     -0.069     1.798    PS2_Interface_unit/ps2_clk_falg1_reg
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/num_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.146ns (21.803%)  route 0.524ns (78.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.118     1.955 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.163     2.118    FSM_unit/enter_reg
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.028     2.146 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.361     2.506    PS2_Interface_unit/data_reg[0]_0
    SLICE_X64Y87         FDCE                                         f  PS2_Interface_unit/num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X64Y87         FDCE                                         r  PS2_Interface_unit/num_reg[1]/C
                         clock pessimism             -0.427     1.870    
    SLICE_X64Y87         FDCE (Remov_fdce_C_CLR)     -0.050     1.820    PS2_Interface_unit/num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/num_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.146ns (21.803%)  route 0.524ns (78.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.118     1.955 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.163     2.118    FSM_unit/enter_reg
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.028     2.146 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.361     2.506    PS2_Interface_unit/data_reg[0]_0
    SLICE_X64Y87         FDCE                                         f  PS2_Interface_unit/num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X64Y87         FDCE                                         r  PS2_Interface_unit/num_reg[2]/C
                         clock pessimism             -0.427     1.870    
    SLICE_X64Y87         FDCE (Remov_fdce_C_CLR)     -0.050     1.820    PS2_Interface_unit/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/num_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.146ns (21.803%)  route 0.524ns (78.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.118     1.955 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.163     2.118    FSM_unit/enter_reg
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.028     2.146 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.361     2.506    PS2_Interface_unit/data_reg[0]_0
    SLICE_X64Y87         FDCE                                         f  PS2_Interface_unit/num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X64Y87         FDCE                                         r  PS2_Interface_unit/num_reg[3]/C
                         clock pessimism             -0.427     1.870    
    SLICE_X64Y87         FDCE (Remov_fdce_C_CLR)     -0.050     1.820    PS2_Interface_unit/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/temp_data_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.146ns (22.245%)  route 0.510ns (77.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.118     1.955 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.163     2.118    FSM_unit/enter_reg
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.028     2.146 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.347     2.493    PS2_Interface_unit/data_reg[0]_0
    SLICE_X63Y86         FDCE                                         f  PS2_Interface_unit/temp_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.811     2.296    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  PS2_Interface_unit/temp_data_reg[5]/C
                         clock pessimism             -0.427     1.869    
    SLICE_X63Y86         FDCE (Remov_fdce_C_CLR)     -0.069     1.800    PS2_Interface_unit/temp_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/temp_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.146ns (21.803%)  route 0.524ns (78.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.118     1.955 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.163     2.118    FSM_unit/enter_reg
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.028     2.146 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.361     2.506    PS2_Interface_unit/data_reg[0]_0
    SLICE_X65Y87         FDCE                                         f  PS2_Interface_unit/temp_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X65Y87         FDCE                                         r  PS2_Interface_unit/temp_data_reg[1]/C
                         clock pessimism             -0.427     1.870    
    SLICE_X65Y87         FDCE (Remov_fdce_C_CLR)     -0.069     1.801    PS2_Interface_unit/temp_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/num_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.146ns (20.745%)  route 0.558ns (79.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.118     1.955 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.163     2.118    FSM_unit/enter_reg
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.028     2.146 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.395     2.541    PS2_Interface_unit/data_reg[0]_0
    SLICE_X63Y87         FDCE                                         f  PS2_Interface_unit/num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X63Y87         FDCE                                         r  PS2_Interface_unit/num_reg[0]/C
                         clock pessimism             -0.427     1.870    
    SLICE_X63Y87         FDCE (Remov_fdce_C_CLR)     -0.069     1.801    PS2_Interface_unit/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 FSM_unit/enter_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/ps2_clk_falg2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.146ns (20.649%)  route 0.561ns (79.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.591     1.837    FSM_unit/clk_IBUF_BUFG
    SLICE_X58Y88         FDCE                                         r  FSM_unit/enter_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDCE (Prop_fdce_C_Q)         0.118     1.955 r  FSM_unit/enter_reg_reg/Q
                         net (fo=5, routed)           0.163     2.118    FSM_unit/enter_reg
    SLICE_X58Y88         LUT6 (Prop_lut6_I2_O)        0.028     2.146 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.398     2.544    PS2_Interface_unit/data_reg[0]_0
    SLICE_X65Y88         FDCE                                         f  PS2_Interface_unit/ps2_clk_falg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.814     2.299    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X65Y88         FDCE                                         r  PS2_Interface_unit/ps2_clk_falg2_reg/C
                         clock pessimism             -0.427     1.872    
    SLICE_X65Y88         FDCE (Remov_fdce_C_CLR)     -0.069     1.803    PS2_Interface_unit/ps2_clk_falg2_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.741    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           243 Endpoints
Min Delay           243 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.420ns  (logic 4.131ns (43.856%)  route 5.289ns (56.144%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.428    music_unit/SW_IBUF
    SLICE_X72Y66         LUT2 (Prop_lut2_I1_O)        0.043     2.471 r  music_unit/buzzer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.631     6.102    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318     9.420 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     9.420    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/hs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.364ns  (logic 3.542ns (55.658%)  route 2.822ns (44.342%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE                         0.000     0.000 r  vgac_unit/hs_reg/C
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vgac_unit/hs_reg/Q
                         net (fo=1, routed)           2.822     3.081    hsync_OBUF
    M22                  OBUF (Prop_obuf_I_O)         3.283     6.364 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.364    hsync
    M22                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 3.501ns (55.781%)  route 2.775ns (44.219%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE                         0.000     0.000 r  vgac_unit/vs_reg/C
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vgac_unit/vs_reg/Q
                         net (fo=1, routed)           2.775     2.998    vsync_OBUF
    M21                  OBUF (Prop_obuf_I_O)         3.278     6.276 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.276    vsync
    M21                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            moon_unit/delay_next_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.203ns  (logic 0.977ns (18.773%)  route 4.227ns (81.227%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.463     3.208    FSM_unit/rstn_IBUF
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.251 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         0.808     4.058    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X67Y77         LUT2 (Prop_lut2_I0_O)        0.049     4.107 r  FSM_unit/delay_next[5]_C_i_4/O
                         net (fo=6, routed)           0.466     4.574    moon_unit/delay_next_reg[5]_C_0
    SLICE_X68Y77         LUT3 (Prop_lut3_I0_O)        0.140     4.714 r  moon_unit/delay_next[1]_C_i_1/O
                         net (fo=1, routed)           0.490     5.203    moon_unit/delay_next0_out[1]
    SLICE_X68Y75         FDCE                                         r  moon_unit/delay_next_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            laser_unit/laser_x_reg_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.950ns  (logic 0.831ns (16.786%)  route 4.119ns (83.214%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.463     3.208    FSM_unit/rstn_IBUF
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.251 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.209     4.460    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X70Y73         LUT2 (Prop_lut2_I0_O)        0.043     4.503 f  FSM_unit/laser_x_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.446     4.950    laser_unit/laser_x_reg_reg[2]_C_0
    SLICE_X67Y73         LDCE                                         f  laser_unit/laser_x_reg_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            laser_unit/laser_x_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.944ns  (logic 0.831ns (16.805%)  route 4.113ns (83.195%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.463     3.208    FSM_unit/rstn_IBUF
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.251 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.167     4.418    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X70Y73         LUT2 (Prop_lut2_I0_O)        0.043     4.461 f  FSM_unit/laser_x_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.483     4.944    laser_unit/laser_x_reg_reg[0]_C_0
    SLICE_X71Y72         LDCE                                         f  laser_unit/laser_x_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            laser_unit/laser_x_reg_reg[3]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.817ns  (logic 0.841ns (17.454%)  route 3.977ns (82.546%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.463     3.208    FSM_unit/rstn_IBUF
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.251 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.209     4.460    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X70Y73         LUT2 (Prop_lut2_I0_O)        0.053     4.513 f  FSM_unit/laser_x_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.304     4.817    laser_unit/laser_x_reg_reg[3]_C_0
    SLICE_X72Y74         LDCE                                         f  laser_unit/laser_x_reg_reg[3]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            laser_unit/laser_x_reg_reg[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.785ns  (logic 0.835ns (17.447%)  route 3.950ns (82.553%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.463     3.208    FSM_unit/rstn_IBUF
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.251 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.167     4.418    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X70Y73         LUT2 (Prop_lut2_I0_O)        0.047     4.465 f  FSM_unit/laser_x_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.321     4.785    laser_unit/laser_x_reg_reg[1]_C_0
    SLICE_X69Y73         LDCE                                         f  laser_unit/laser_x_reg_reg[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            laser_unit/laser_x_reg_reg[6]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.761ns  (logic 0.831ns (17.452%)  route 3.930ns (82.548%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.463     3.208    FSM_unit/rstn_IBUF
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.251 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.072     4.323    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X71Y75         LUT2 (Prop_lut2_I0_O)        0.043     4.366 f  FSM_unit/laser_x_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.395     4.761    laser_unit/laser_x_reg_reg[6]_C_0
    SLICE_X66Y74         LDCE                                         f  laser_unit/laser_x_reg_reg[6]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            laser_unit/laser_x_reg_reg[4]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.718ns  (logic 0.831ns (17.608%)  route 3.888ns (82.392%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF10                                              0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    AF10                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  rstn_IBUF_inst/O
                         net (fo=4, routed)           2.463     3.208    FSM_unit/rstn_IBUF
    SLICE_X58Y88         LUT6 (Prop_lut6_I5_O)        0.043     3.251 f  FSM_unit/ps2_clk_falg0_i_1/O
                         net (fo=184, routed)         1.091     4.342    FSM_unit/FSM_sequential_game_state_reg[2]_1
    SLICE_X71Y76         LUT2 (Prop_lut2_I0_O)        0.043     4.385 f  FSM_unit/laser_x_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.334     4.718    laser_unit/laser_x_reg_reg[4]_C_0
    SLICE_X72Y76         LDCE                                         f  laser_unit/laser_x_reg_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac_unit/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/rdn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.128ns (59.968%)  route 0.085ns (40.032%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[8]/C
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.100     0.100 f  vgac_unit/v_count_reg[8]/Q
                         net (fo=6, routed)           0.085     0.185    vgac_unit/v_count_reg_n_0_[8]
    SLICE_X60Y100        LUT6 (Prop_lut6_I4_O)        0.028     0.213 r  vgac_unit/rdn_i_1/O
                         net (fo=1, routed)           0.000     0.213    vgac_unit/rdn_i_1_n_0
    SLICE_X60Y100        FDRE                                         r  vgac_unit/rdn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.157ns (67.599%)  route 0.075ns (32.401%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[8]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vgac_unit/h_count_reg[8]/Q
                         net (fo=7, routed)           0.075     0.166    vgac_unit/h_count_reg[8]
    SLICE_X59Y102        LUT6 (Prop_lut6_I0_O)        0.066     0.232 r  vgac_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.232    vgac_unit/p_0_in_0[9]
    SLICE_X59Y102        FDRE                                         r  vgac_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.157ns (67.309%)  route 0.076ns (32.691%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[2]/C
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vgac_unit/h_count_reg[2]/Q
                         net (fo=8, routed)           0.076     0.167    vgac_unit/h_count_reg[2]
    SLICE_X61Y103        LUT6 (Prop_lut6_I1_O)        0.066     0.233 r  vgac_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.233    vgac_unit/p_0_in_0[5]
    SLICE_X61Y103        FDRE                                         r  vgac_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.697%)  route 0.120ns (48.303%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[0]/C
    SLICE_X59Y99         FDCE (Prop_fdce_C_Q)         0.100     0.100 f  vgac_unit/v_count_reg[0]/Q
                         net (fo=14, routed)          0.120     0.220    vgac_unit/v_count_reg_n_0_[0]
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.028     0.248 r  vgac_unit/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.248    vgac_unit/v_count[0]_i_1_n_0
    SLICE_X59Y99         FDCE                                         r  vgac_unit/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/hs_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.344%)  route 0.126ns (49.656%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[7]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[7]/Q
                         net (fo=9, routed)           0.126     0.226    vgac_unit/h_count_reg[7]
    SLICE_X58Y102        LUT5 (Prop_lut5_I0_O)        0.028     0.254 r  vgac_unit/hs_i_1/O
                         net (fo=1, routed)           0.000     0.254    vgac_unit/h_sync
    SLICE_X58Y102        FDRE                                         r  vgac_unit/hs_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.155ns (58.446%)  route 0.110ns (41.554%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[7]/C
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vgac_unit/v_count_reg[7]/Q
                         net (fo=8, routed)           0.110     0.201    vgac_unit/v_count_reg_n_0_[7]
    SLICE_X61Y100        LUT6 (Prop_lut6_I4_O)        0.064     0.265 r  vgac_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.265    vgac_unit/v_count[8]_i_1_n_0
    SLICE_X61Y100        FDCE                                         r  vgac_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delta_x_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delta_x_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE                         0.000     0.000 r  moon_unit/delta_x_reg_C/C
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/delta_x_reg_C/Q
                         net (fo=2, routed)           0.143     0.243    moon_unit/delta_x_reg_C_n_0
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.028     0.271 r  moon_unit/delta_x_C_i_1/O
                         net (fo=1, routed)           0.000     0.271    moon_unit/delta_x_C_i_1_n_0
    SLICE_X56Y75         FDCE                                         r  moon_unit/delta_x_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.129ns (47.331%)  route 0.144ns (52.669%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[0]/C
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.100     0.100 f  vgac_unit/h_count_reg[0]/Q
                         net (fo=10, routed)          0.144     0.244    vgac_unit/h_count_reg[0]
    SLICE_X59Y103        LUT1 (Prop_lut1_I0_O)        0.029     0.273 r  vgac_unit/col_addr[0]_i_1/O
                         net (fo=4, routed)           0.000     0.273    vgac_unit/h_count_reg[6]_0[0]
    SLICE_X59Y103        FDRE                                         r  vgac_unit/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.128ns (46.773%)  route 0.146ns (53.227%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[5]/C
    SLICE_X61Y101        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  vgac_unit/v_count_reg[5]/Q
                         net (fo=11, routed)          0.146     0.246    vgac_unit/v_count_reg_n_0_[5]
    SLICE_X61Y101        LUT6 (Prop_lut6_I5_O)        0.028     0.274 r  vgac_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.274    vgac_unit/v_count[5]_i_1_n_0
    SLICE_X61Y101        FDCE                                         r  vgac_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.016%)  route 0.150ns (53.984%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[6]/C
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[6]/Q
                         net (fo=11, routed)          0.150     0.250    vgac_unit/h_count_reg[6]
    SLICE_X60Y102        LUT3 (Prop_lut3_I2_O)        0.028     0.278 r  vgac_unit/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.278    vgac_unit/p_0_in_0[6]
    SLICE_X60Y102        FDRE                                         r  vgac_unit/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music_unit/pre_set_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.473ns  (logic 4.061ns (42.873%)  route 5.411ns (57.127%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.391     4.406    music_unit/clk_IBUF_BUFG
    SLICE_X74Y68         FDRE                                         r  music_unit/pre_set_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y68         FDRE (Prop_fdre_C_Q)         0.259     4.665 r  music_unit/pre_set_reg[15]/Q
                         net (fo=42, routed)          1.406     6.071    music_unit/pre_set[15]
    SLICE_X70Y65         LUT4 (Prop_lut4_I1_O)        0.043     6.114 r  music_unit/buzzer_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.000     6.114    music_unit/buzzer_OBUF_inst_i_10_n_0
    SLICE_X70Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     6.294 r  music_unit/buzzer_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.294    music_unit/buzzer_OBUF_inst_i_3_n_0
    SLICE_X70Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.427 r  music_unit/buzzer_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.374     6.801    music_unit/beep
    SLICE_X72Y66         LUT2 (Prop_lut2_I0_O)        0.128     6.929 r  music_unit/buzzer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.631    10.561    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318    13.879 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    13.879    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 3.656ns (45.028%)  route 4.464ns (54.972%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.390     4.405    FSM_unit/clk_IBUF_BUFG
    SLICE_X56Y88         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDCE (Prop_fdce_C_Q)         0.223     4.628 r  FSM_unit/FSM_sequential_game_state_reg[0]/Q
                         net (fo=58, routed)          1.073     5.701    FSM_unit/game_state__0[0]
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.050     5.751 r  FSM_unit/game_state_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.391     9.142    game_state_out_OBUF[0]
    AA23                 OBUF (Prop_obuf_I_O)         3.383    12.525 r  game_state_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.525    game_state_out[0]
    AA23                                                              r  game_state_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 3.650ns (45.911%)  route 4.301ns (54.089%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.390     4.405    FSM_unit/clk_IBUF_BUFG
    SLICE_X56Y88         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDCE (Prop_fdce_C_Q)         0.223     4.628 f  FSM_unit/FSM_sequential_game_state_reg[0]/Q
                         net (fo=58, routed)          0.817     5.445    FSM_unit/game_state__0[0]
    SLICE_X54Y90         LUT3 (Prop_lut3_I0_O)        0.053     5.498 r  FSM_unit/game_state_out_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          3.484     8.982    game_state_out_OBUF[1]
    Y25                  OBUF (Prop_obuf_I_O)         3.374    12.356 r  game_state_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.356    game_state_out[1]
    Y25                                                               r  game_state_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.786ns  (logic 3.575ns (45.912%)  route 4.211ns (54.088%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.390     4.405    FSM_unit/clk_IBUF_BUFG
    SLICE_X56Y88         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDCE (Prop_fdce_C_Q)         0.223     4.628 f  FSM_unit/FSM_sequential_game_state_reg[1]/Q
                         net (fo=77, routed)          0.904     5.532    FSM_unit/game_state__0[1]
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.043     5.575 r  FSM_unit/game_state_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.308     8.883    game_state_out_OBUF[2]
    AB26                 OBUF (Prop_obuf_I_O)         3.309    12.192 r  game_state_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.192    game_state_out[2]
    AB26                                                              r  game_state_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.782ns  (logic 3.544ns (45.533%)  route 4.239ns (54.467%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.390     4.405    FSM_unit/clk_IBUF_BUFG
    SLICE_X56Y88         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDCE (Prop_fdce_C_Q)         0.223     4.628 r  FSM_unit/FSM_sequential_game_state_reg[0]/Q
                         net (fo=58, routed)          0.887     5.515    FSM_unit/game_state__0[0]
    SLICE_X52Y89         LUT3 (Prop_lut3_I2_O)        0.043     5.558 r  FSM_unit/game_state_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.352     8.910    game_state_out_OBUF[3]
    W23                  OBUF (Prop_obuf_I_O)         3.278    12.188 r  game_state_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.188    game_state_out[3]
    W23                                                               r  game_state_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 judge_hit_unit/hit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 3.584ns (46.463%)  route 4.130ns (53.537%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.385     4.400    judge_hit_unit/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  judge_hit_unit/hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.259     4.659 r  judge_hit_unit/hit_reg/Q
                         net (fo=3, routed)           0.973     5.632    disp_unit/c0/hit
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.043     5.675 r  disp_unit/c0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           3.158     8.833    SEGMENT_OBUF[4]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    12.115 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.115    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 judge_hit_unit/hit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.626ns  (logic 3.668ns (48.094%)  route 3.959ns (51.906%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.385     4.400    judge_hit_unit/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  judge_hit_unit/hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.259     4.659 r  judge_hit_unit/hit_reg/Q
                         net (fo=3, routed)           0.973     5.632    disp_unit/c0/hit
    SLICE_X47Y68         LUT3 (Prop_lut3_I2_O)        0.051     5.683 r  disp_unit/c0/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.986     8.669    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.358    12.027 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.027    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 judge_hit_unit/hit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 3.559ns (46.800%)  route 4.045ns (53.200%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.385     4.400    judge_hit_unit/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  judge_hit_unit/hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.259     4.659 r  judge_hit_unit/hit_reg/Q
                         net (fo=3, routed)           0.973     5.632    disp_unit/c0/hit
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.043     5.675 r  disp_unit/c0/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           3.073     8.747    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.257    12.004 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.004    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_unit/c0/div_res_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.585ns  (logic 3.669ns (48.368%)  route 3.916ns (51.632%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.390     4.405    disp_unit/c0/clk_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  disp_unit/c0/div_res_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.259     4.664 r  disp_unit/c0/div_res_reg[17]/Q
                         net (fo=9, routed)           0.818     5.482    disp_unit/c0/s_logisimBus21[17]
    SLICE_X47Y67         LUT2 (Prop_lut2_I0_O)        0.054     5.536 r  disp_unit/c0/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.099     8.634    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.356    11.990 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.990    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 judge_hit_unit/hit_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 3.658ns (48.460%)  route 3.890ns (51.540%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.385     4.400    judge_hit_unit/clk_IBUF_BUFG
    SLICE_X54Y80         FDCE                                         r  judge_hit_unit/hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDCE (Prop_fdce_C_Q)         0.259     4.659 r  judge_hit_unit/hit_reg/Q
                         net (fo=3, routed)           0.879     5.538    disp_unit/c0/hit
    SLICE_X47Y70         LUT4 (Prop_lut4_I3_O)        0.051     5.589 r  disp_unit/c0/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.012     8.601    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.348    11.949 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.949    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.146ns (65.989%)  route 0.075ns (34.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.588     1.834    moon_unit/clk_IBUF_BUFG
    SLICE_X68Y77         FDRE                                         r  moon_unit/delay_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.118     1.952 r  moon_unit/delay_reg_reg[4]/Q
                         net (fo=5, routed)           0.075     2.027    moon_unit/delay_reg[4]
    SLICE_X69Y77         LUT4 (Prop_lut4_I1_O)        0.028     2.055 r  moon_unit/delay_next[5]_C_i_2/O
                         net (fo=1, routed)           0.000     2.055    moon_unit/delay_next0_out[5]
    SLICE_X69Y77         FDCE                                         r  moon_unit/delay_next_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.146ns (58.633%)  route 0.103ns (41.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.588     1.834    moon_unit/clk_IBUF_BUFG
    SLICE_X68Y77         FDRE                                         r  moon_unit/delay_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.118     1.952 r  moon_unit/delay_reg_reg[0]/Q
                         net (fo=6, routed)           0.103     2.055    moon_unit/Q[0]
    SLICE_X69Y77         LUT4 (Prop_lut4_I1_O)        0.028     2.083 r  moon_unit/delay_next[2]_C_i_1/O
                         net (fo=1, routed)           0.000     2.083    moon_unit/delay_next0_out[2]
    SLICE_X69Y77         FDCE                                         r  moon_unit/delay_next_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.146ns (58.398%)  route 0.104ns (41.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.588     1.834    moon_unit/clk_IBUF_BUFG
    SLICE_X68Y77         FDRE                                         r  moon_unit/delay_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.118     1.952 f  moon_unit/delay_reg_reg[0]/Q
                         net (fo=6, routed)           0.104     2.056    FSM_unit/Q[0]
    SLICE_X69Y77         LUT2 (Prop_lut2_I1_O)        0.028     2.084 r  FSM_unit/delay_next[0]_C_i_1/O
                         net (fo=1, routed)           0.000     2.084    moon_unit/delay_next_reg[0]_C_0[0]
    SLICE_X69Y77         FDCE                                         r  moon_unit/delay_next_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.148ns (58.963%)  route 0.103ns (41.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.588     1.834    moon_unit/clk_IBUF_BUFG
    SLICE_X68Y77         FDRE                                         r  moon_unit/delay_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDRE (Prop_fdre_C_Q)         0.118     1.952 r  moon_unit/delay_reg_reg[0]/Q
                         net (fo=6, routed)           0.103     2.055    moon_unit/Q[0]
    SLICE_X69Y77         LUT5 (Prop_lut5_I2_O)        0.030     2.085 r  moon_unit/delay_next[3]_C_i_1/O
                         net (fo=1, routed)           0.000     2.085    moon_unit/delay_next0_out[3]
    SLICE_X69Y77         FDCE                                         r  moon_unit/delay_next_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_y_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_y_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.383%)  route 0.148ns (53.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.589     1.835    player_unit/clk_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  player_unit/player_y_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  player_unit/player_y_reg_reg[9]/Q
                         net (fo=31, routed)          0.148     2.083    player_unit/Q[9]
    SLICE_X63Y80         LUT5 (Prop_lut5_I4_O)        0.028     2.111 r  player_unit/player_y_next[9]_i_1/O
                         net (fo=1, routed)           0.000     2.111    player_unit/player_y_next[9]_i_1_n_0
    SLICE_X63Y80         FDCE                                         r  player_unit/player_y_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_y_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.128ns (45.235%)  route 0.155ns (54.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.589     1.835    player_unit/clk_IBUF_BUFG
    SLICE_X67Y78         FDRE                                         r  player_unit/player_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  player_unit/player_y_reg_reg[0]/Q
                         net (fo=35, routed)          0.155     2.090    player_unit/Q[0]
    SLICE_X67Y79         LUT4 (Prop_lut4_I2_O)        0.028     2.118 r  player_unit/player_y_next[1]_i_1/O
                         net (fo=1, routed)           0.000     2.118    player_unit/player_y_next[1]_i_1_n_0
    SLICE_X67Y79         FDCE                                         r  player_unit/player_y_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_y_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (45.076%)  route 0.156ns (54.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.589     1.835    player_unit/clk_IBUF_BUFG
    SLICE_X67Y78         FDRE                                         r  player_unit/player_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  player_unit/player_y_reg_reg[0]/Q
                         net (fo=35, routed)          0.156     2.091    player_unit/Q[0]
    SLICE_X67Y79         LUT6 (Prop_lut6_I4_O)        0.028     2.119 r  player_unit/player_y_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.119    player_unit/player_y_next[3]_i_1_n_0
    SLICE_X67Y79         FDCE                                         r  player_unit/player_y_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_unit/player_y_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.130ns (45.619%)  route 0.155ns (54.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.589     1.835    player_unit/clk_IBUF_BUFG
    SLICE_X67Y78         FDRE                                         r  player_unit/player_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.100     1.935 r  player_unit/player_y_reg_reg[0]/Q
                         net (fo=35, routed)          0.155     2.090    player_unit/Q[0]
    SLICE_X67Y79         LUT5 (Prop_lut5_I4_O)        0.030     2.120 r  player_unit/player_y_next[2]_i_1/O
                         net (fo=1, routed)           0.000     2.120    player_unit/player_y_next[2]_i_1_n_0
    SLICE_X67Y79         FDCE                                         r  player_unit/player_y_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_unit/player_y_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            laser_unit/laser_y_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.296%)  route 0.161ns (55.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.589     1.835    player_unit/clk_IBUF_BUFG
    SLICE_X67Y78         FDRE                                         r  player_unit/player_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y78         FDRE (Prop_fdre_C_Q)         0.100     1.935 f  player_unit/player_y_reg_reg[0]/Q
                         net (fo=35, routed)          0.161     2.096    player_unit/Q[0]
    SLICE_X66Y79         LUT1 (Prop_lut1_I0_O)        0.028     2.124 r  player_unit/laser_y_next[0]_i_1/O
                         net (fo=1, routed)           0.000     2.124    laser_unit/D[0]
    SLICE_X66Y79         FDPE                                         r  laser_unit/laser_y_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.177ns (53.973%)  route 0.151ns (46.027%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.584     1.830    moon_unit/clk_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  moon_unit/moon_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.100     1.930 r  moon_unit/moon_x_reg_reg[9]/Q
                         net (fo=28, routed)          0.151     2.081    moon_unit/moon_x[9]
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.028     2.109 r  moon_unit/moon_x_next[9]_i_4/O
                         net (fo=1, routed)           0.000     2.109    moon_unit/moon_x_next[9]_i_4_n_0
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.158 r  moon_unit/moon_x_next_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.158    moon_unit/moon_x_next_reg[9]_i_1_n_6
    SLICE_X52Y74         FDCE                                         r  moon_unit/moon_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4175 Endpoints
Min Delay          4175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.294ns  (logic 2.903ns (20.309%)  route 11.391ns (79.691%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 r  cover_unit/addr/P[17]
                         net (fo=172, routed)        10.942    13.802    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y44         LUT5 (Prop_lut5_I3_O)        0.043    13.845 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__60/O
                         net (fo=1, routed)           0.449    14.294    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/ena_array[43]
    RAMB36_X1Y9          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.515     4.290    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.222ns  (logic 2.903ns (20.412%)  route 11.319ns (79.588%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.860     2.860 f  cover_unit/addr/P[18]
                         net (fo=172, routed)        10.896    13.756    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[15]
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.043    13.799 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39/O
                         net (fo=1, routed)           0.423    14.222    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/ena_array[5]
    RAMB36_X0Y4          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.503     4.278    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.173ns  (logic 2.903ns (20.483%)  route 11.270ns (79.517%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        10.853    13.713    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[14]
    SLICE_X16Y27         LUT5 (Prop_lut5_I3_O)        0.043    13.756 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53/O
                         net (fo=1, routed)           0.416    14.173    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena_array[6]
    RAMB36_X0Y5          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.508     4.283    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.094ns  (logic 2.907ns (20.626%)  route 11.187ns (79.374%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.860     2.860 f  cover_unit/addr/P[18]
                         net (fo=172, routed)        10.896    13.756    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/addra[15]
    SLICE_X10Y17         LUT5 (Prop_lut5_I1_O)        0.047    13.803 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__22/O
                         net (fo=1, routed)           0.291    14.094    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/ena_array[13]
    RAMB36_X0Y3          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.509     4.284    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.017ns  (logic 2.903ns (20.710%)  route 11.114ns (79.290%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 r  cover_unit/addr/P[17]
                         net (fo=172, routed)        10.845    13.705    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y42         LUT5 (Prop_lut5_I3_O)        0.043    13.748 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__64/O
                         net (fo=1, routed)           0.269    14.017    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/ena_array[47]
    RAMB36_X1Y8          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.515     4.290    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.016ns  (logic 2.903ns (20.712%)  route 11.113ns (79.288%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        10.844    13.704    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/addra[17]
    SLICE_X24Y37         LUT5 (Prop_lut5_I1_O)        0.043    13.747 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=1, routed)           0.269    14.016    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/ena_array[74]
    RAMB36_X1Y7          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.512     4.287    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.790ns  (logic 2.903ns (21.052%)  route 10.887ns (78.948%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.860     2.860 f  cover_unit/addr/P[18]
                         net (fo=172, routed)        10.386    13.246    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[15]
    SLICE_X24Y11         LUT5 (Prop_lut5_I1_O)        0.043    13.289 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__51/O
                         net (fo=1, routed)           0.501    13.790    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ena_array[3]
    RAMB36_X1Y0          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.515     4.290    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.760ns  (logic 2.903ns (21.098%)  route 10.857ns (78.902%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        10.588    13.448    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y27         LUT5 (Prop_lut5_I3_O)        0.043    13.491 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.269    13.760    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.505     4.280    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.723ns  (logic 2.903ns (21.154%)  route 10.820ns (78.846%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      2.860     2.860 f  cover_unit/addr/P[18]
                         net (fo=172, routed)        10.550    13.410    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[15]
    SLICE_X24Y8          LUT5 (Prop_lut5_I1_O)        0.043    13.453 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23/O
                         net (fo=1, routed)           0.270    13.723    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ena_array[14]
    RAMB36_X1Y1          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.513     4.288    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.679ns  (logic 2.903ns (21.223%)  route 10.776ns (78.777%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y40          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        10.507    13.367    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y32         LUT5 (Prop_lut5_I3_O)        0.043    13.410 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__19/O
                         net (fo=1, routed)           0.269    13.679    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/ena_array[9]
    RAMB36_X1Y6          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         1.509     4.284    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moon_unit/delay_next_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[2]_C/C
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/delay_next_reg[2]_C/Q
                         net (fo=1, routed)           0.095     0.195    moon_unit/delay_next_reg[2]_C_n_0
    SLICE_X69Y76         FDRE                                         r  moon_unit/delay_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.803     2.288    moon_unit/clk_IBUF_BUFG
    SLICE_X69Y76         FDRE                                         r  moon_unit/delay_reg_reg[2]/C

Slack:                    inf
  Source:                 hecatia_unit/hecatia_x_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/hecatia_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.107ns (54.182%)  route 0.090ns (45.818%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE                         0.000     0.000 r  hecatia_unit/hecatia_x_next_reg[7]/C
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  hecatia_unit/hecatia_x_next_reg[7]/Q
                         net (fo=1, routed)           0.090     0.197    hecatia_unit/hecatia_x_next[7]
    SLICE_X57Y81         FDRE                                         r  hecatia_unit/hecatia_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.803     2.288    hecatia_unit/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  hecatia_unit/hecatia_x_reg_reg[7]/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[5]_C/C
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/delay_next_reg[5]_C/Q
                         net (fo=1, routed)           0.107     0.207    moon_unit/delay_next_reg[5]_C_n_0
    SLICE_X68Y77         FDRE                                         r  moon_unit/delay_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.805     2.290    moon_unit/clk_IBUF_BUFG
    SLICE_X68Y77         FDRE                                         r  moon_unit/delay_reg_reg[5]/C

Slack:                    inf
  Source:                 laser_unit/laser_x_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            laser_unit/laser_x_reg_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.790%)  route 0.106ns (47.210%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y74         FDCE                         0.000     0.000 r  laser_unit/laser_x_next_reg[2]/C
    SLICE_X68Y74         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  laser_unit/laser_x_next_reg[2]/Q
                         net (fo=4, routed)           0.106     0.224    laser_unit/laser_x_next_reg[8]_0[2]
    SLICE_X70Y74         FDCE                                         r  laser_unit/laser_x_reg_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.802     2.287    laser_unit/clk_IBUF_BUFG
    SLICE_X70Y74         FDCE                                         r  laser_unit/laser_x_reg_reg[2]_C/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[3]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.091ns (40.637%)  route 0.133ns (59.363%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[3]_C/C
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  moon_unit/delay_next_reg[3]_C/Q
                         net (fo=1, routed)           0.133     0.224    moon_unit/delay_next_reg[3]_C_n_0
    SLICE_X69Y76         FDRE                                         r  moon_unit/delay_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.803     2.288    moon_unit/clk_IBUF_BUFG
    SLICE_X69Y76         FDRE                                         r  moon_unit/delay_reg_reg[3]/C

Slack:                    inf
  Source:                 laser_unit/laser_x_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            laser_unit/laser_x_reg_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.624%)  route 0.115ns (49.376%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDCE                         0.000     0.000 r  laser_unit/laser_x_next_reg[0]/C
    SLICE_X66Y72         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  laser_unit/laser_x_next_reg[0]/Q
                         net (fo=4, routed)           0.115     0.233    laser_unit/laser_x_next_reg[8]_0[0]
    SLICE_X70Y72         FDPE                                         r  laser_unit/laser_x_reg_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.805     2.290    laser_unit/clk_IBUF_BUFG
    SLICE_X70Y72         FDPE                                         r  laser_unit/laser_x_reg_reg[0]_P/C

Slack:                    inf
  Source:                 laser_unit/laser_x_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            laser_unit/laser_x_reg_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.118ns (50.293%)  route 0.117ns (49.707%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDCE                         0.000     0.000 r  laser_unit/laser_x_next_reg[4]/C
    SLICE_X66Y76         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  laser_unit/laser_x_next_reg[4]/Q
                         net (fo=4, routed)           0.117     0.235    laser_unit/laser_x_next_reg[8]_0[4]
    SLICE_X71Y76         FDPE                                         r  laser_unit/laser_x_reg_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.803     2.288    laser_unit/clk_IBUF_BUFG
    SLICE_X71Y76         FDPE                                         r  laser_unit/laser_x_reg_reg[4]_P/C

Slack:                    inf
  Source:                 player_unit/player_y_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            player_unit/player_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.140ns (59.607%)  route 0.095ns (40.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y79         FDCE                         0.000     0.000 r  player_unit/player_y_next_reg[3]/C
    SLICE_X67Y79         FDCE (Prop_fdce_C_Q)         0.140     0.140 r  player_unit/player_y_next_reg[3]/Q
                         net (fo=1, routed)           0.095     0.235    player_unit/player_y_next[3]
    SLICE_X67Y78         FDRE                                         r  player_unit/player_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.806     2.291    player_unit/clk_IBUF_BUFG
    SLICE_X67Y78         FDRE                                         r  player_unit/player_y_reg_reg[3]/C

Slack:                    inf
  Source:                 player_unit/player_y_next_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            player_unit/player_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.158ns (62.482%)  route 0.095ns (37.518%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y81         FDPE                         0.000     0.000 r  player_unit/player_y_next_reg[4]/C
    SLICE_X66Y81         FDPE (Prop_fdpe_C_Q)         0.158     0.158 r  player_unit/player_y_next_reg[4]/Q
                         net (fo=1, routed)           0.095     0.253    player_unit/player_y_next[4]
    SLICE_X66Y80         FDRE                                         r  player_unit/player_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.808     2.293    player_unit/clk_IBUF_BUFG
    SLICE_X66Y80         FDRE                                         r  player_unit/player_y_reg_reg[4]/C

Slack:                    inf
  Source:                 player_unit/player_y_next_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            player_unit/player_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.158ns (62.236%)  route 0.096ns (37.764%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  player_unit/player_y_next_reg[7]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.158     0.158 r  player_unit/player_y_next_reg[7]/Q
                         net (fo=1, routed)           0.096     0.254    player_unit/player_y_next[7]
    SLICE_X65Y80         FDRE                                         r  player_unit/player_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=938, routed)         0.806     2.291    player_unit/clk_IBUF_BUFG
    SLICE_X65Y80         FDRE                                         r  player_unit/player_y_reg_reg[7]/C





