
---------- Begin Simulation Statistics ----------
final_tick                               828677158500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140360                       # Simulator instruction rate (inst/s)
host_mem_usage                                 902704                       # Number of bytes of host memory used
host_op_rate                                   164661                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7480.74                       # Real time elapsed on the host
host_tick_rate                              110774791                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1050000011                       # Number of instructions simulated
sim_ops                                    1231785466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.828677                       # Number of seconds simulated
sim_ticks                                828677158500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    2                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       4                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       1                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         6                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              15                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    4                       # Number of instructions committed
system.cpu.commit.committedOps                      4                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           56                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.071429                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.420266                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           54     96.43%     96.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      1.79%     98.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%     98.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            1      1.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           56                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         4                       # Number of committed integer instructions.
system.cpu.commit.loads                             1                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                3     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               1     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 4                       # Class of committed instruction
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           4                       # Number of Instructions Simulated
system.cpu.committedOps                             4                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              91.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        91.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                     1                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                     1                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                    1                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                     19                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       52                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         4                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      2                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                     2                       # Number of squashed instructions handled by decode
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                           4                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         4                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             4                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     2                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             25                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.010989                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 47                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                  1                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.068681                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 59                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.423729                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.714073                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       55     93.22%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     93.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      1.69%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        0      0.00%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        1      1.69%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        2      3.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   59                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                             305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.052198                       # Inst execution rate
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       1                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     1                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  19                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     1                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    19                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      2                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         8                       # num instructions consuming a value
system.cpu.iew.wb_count                            19                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                            1                       # average fanout of values written-back
system.cpu.iew.wb_producers                         8                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.052198                       # insts written-back per cycle
system.cpu.iew.wb_sent                             19                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       57                       # number of integer regfile reads
system.cpu.int_regfile_writes                      19                       # number of integer regfile writes
system.cpu.ipc                               0.010989                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.010989                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    18     94.74%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    1      5.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     19                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     19                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           19                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                34                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         19                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        19                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              15                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.issued_per_cycle::samples            59                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.322034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.073837                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  51     86.44%     86.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   3      5.08%     91.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   3      5.08%     96.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   1      1.69%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   1      1.69%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              59                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.052198                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    1                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      23                       # number of misc regfile reads
system.cpu.numCycles                              364                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                       1                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     4                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       53                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    14                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     19                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  19                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         3                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      2                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       15                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               14                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           74                       # The number of ROB reads
system.cpu.rob.rob_writes                          40                       # The number of ROB writes
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       44                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   382                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5916464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11865861                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                  10757251                       # Number of branches fetched
system.switch_cpus.committedInsts            50000001                       # Number of instructions committed
system.switch_cpus.committedOps              57909482                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction             0.000010                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction         0.999990                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                172465438                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       172463760.541636                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     16656587                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     15977486                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      7572234                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             2074020                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        1677.458364                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      52258461                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             52258461                       # number of integer instructions
system.switch_cpus.num_int_register_reads     66574340                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     42230120                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            11124731                       # Number of load instructions
system.switch_cpus.num_mem_refs              18695366                       # number of memory refs
system.switch_cpus.num_store_insts            7570635                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses        511845                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts               511845                       # number of vector instructions
system.switch_cpus.num_vec_register_reads       489484                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes        62044                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1504      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          38874818     67.13%     67.13% # Class of executed instruction
system.switch_cpus.op_class::IntMult           242007      0.42%     67.55% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             41625      0.07%     67.62% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     67.62% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp            1169      0.00%     67.62% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     67.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMult           1169      0.00%     67.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     67.63% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     67.63% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     67.63% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd             3202      0.01%     67.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.63% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             6197      0.01%     67.64% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp             6016      0.01%     67.65% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             2338      0.00%     67.66% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           35289      0.06%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.72% # Class of executed instruction
system.switch_cpus.op_class::MemRead         11124731     19.21%     86.93% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         7570635     13.07%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           57910700                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    93.882709                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     134801543                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    143585059                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        72943                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     12609953                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    211809426                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      5824346                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      6600265                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       775919                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     302295086                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      32083008                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       619197                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       361020103                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      341934353                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     10331661                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        217763764                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     75919946                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         8722                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    278475454                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1001141373                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1175017347                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1394404770                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.842666                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.046856                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1065323454     76.40%     76.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    124609514      8.94%     85.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     50180179      3.60%     88.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     29342835      2.10%     91.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     17962689      1.29%     92.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     12372386      0.89%     93.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9909653      0.71%     93.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      8784114      0.63%     94.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     75919946      5.44%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1394404770                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls     23749730                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1065050218                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           215237968                       # Number of loads committed
system.switch_cpus_1.commit.membars              8393                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass          268      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    799447683     68.04%     68.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      3484528      0.30%     68.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      3729838      0.32%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp           20      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult           20      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          551      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu         1102      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp         1072      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt           40      0.00%     68.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       315622      0.03%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    215237968     18.32%     87.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    152798635     13.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1175017347                       # Class of committed instruction
system.switch_cpus_1.commit.refs            368036603                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts         2364311                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1173875980                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.484882                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.484882                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    657430952                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred      2310253                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    130866949                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1520865590                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      477439004                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       269785468                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     10427760                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts      5861767                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     21443116                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  6                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         302295086                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       229490709                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           893167689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      7176588                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles         2182                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1361795428                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         6035                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        21799                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      25418786                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.203582                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    530619203                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    172708897                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.917107                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1436526301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.106149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.385034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1106881677     77.05%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       45609384      3.17%     80.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       39647774      2.76%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       41337285      2.88%     85.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       33450789      2.33%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       29289337      2.04%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       22599930      1.57%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       17434855      1.21%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      100275270      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1436526301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              48356108                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     11542891                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      249929873                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             1700255                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.925772                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          441211927                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        169512447                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     392886731                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    268921134                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        10727                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      3020660                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    179713952                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1453566204                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    271699480                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     14095490                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1374662604                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      3859266                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     58384199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     10427760                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     64082500                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1983253                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6542168                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        58514                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       112736                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads     13323232                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     53683154                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     26915293                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       112736                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      7286462                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4256429                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1268426508                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1341203129                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.558369                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       708250042                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.903239                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1344375137                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1560759425                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1001076356                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.673454                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.673454                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         3808      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    933592522     67.22%     67.23% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      3768817      0.27%     67.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4190470      0.30%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp           20      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            2      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult           22      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          603      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu         1218      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp         1156      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt           44      0.00%     67.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       364104      0.03%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult          300      0.00%     67.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc         2423      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    275522348     19.84%     87.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    171310237     12.34%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1388758094                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          28599697                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.020594                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       9707288     33.94%     33.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult         2863      0.01%     33.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv       1964046      6.87%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            9      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp           19      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            3      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     40.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     10512673     36.76%     77.58% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      6412796     22.42%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1414373302                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4238491308                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1338512331                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1726580986                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1451855222                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1388758094                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        10727                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    277989885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1637646                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         2005                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    170141126                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1436526301                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.966747                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.774067                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    971294581     67.61%     67.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    135877599      9.46%     77.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     96014611      6.68%     83.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     73955084      5.15%     88.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     60407228      4.21%     93.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     38404397      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     31835574      2.22%     98.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     15576136      1.08%     99.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     13161091      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1436526301                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.935265                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses      2980681                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads      5788524                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses      2690798                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes      3384729                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  6                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     11233704                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     23066685                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    268921134                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    179713952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     974350060                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes        33653                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1484882409                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pred_regfile_reads          2280                       # number of predicate regfile reads
system.switch_cpus_1.rename.BlockCycles     526556507                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1174937433                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     32371214                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      488720214                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     29726605                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1951907                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2137154940                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1496115121                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1509300401                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       277559970                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     50567117                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     10427760                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    112720752                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      334362876                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1704417872                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles     20541097                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts       577199                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       102751077                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        11068                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_pred_rename_lookups         3034                       # Number of vector predicate rename lookups
system.switch_cpus_1.rename.vec_rename_lookups      2646802                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         2771781247                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2949343105                       # The number of ROB writes
system.switch_cpus_1.timesIdled              10476940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads        2389109                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes        328615                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        39846                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           54                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     27652897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6570                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     55307550                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6624                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            4647346                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1628657                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4287712                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1212640                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1212640                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4647346                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         89449                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17725791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17725791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    479273152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               479273152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5949436                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5949436    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5949436                       # Request fanout histogram
system.membus.reqLayer0.occupancy         20165823500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        31052886250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 828677158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 828677158500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24587448                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6653383                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     17341932                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9579078                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             126                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            126                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2971220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2971219                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      17342590                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7244859                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        95869                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        95869                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     52026497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30935066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              82961563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2219770048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    975411392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3195181440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5922156                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104273408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33576218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001386                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037241                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33529748     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  46416      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     54      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33576218                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50020446969                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15379765664                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       26016124512                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       602487                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       292592                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst     16708869                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      4094116                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21698064                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       602487                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       292592                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst     16708869                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      4094116                       # number of overall hits
system.l2.overall_hits::total                21698064                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         5277                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        76648                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst        25339                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5752722                       # number of demand (read+write) misses
system.l2.demand_misses::total                5859990                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         5277                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        76648                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst        25339                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5752722                       # number of overall misses
system.l2.overall_misses::total               5859990                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    425195000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6168508500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst   2230452000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 456533376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     465357854500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       239500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    425195000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6168508500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst   2230452000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 456533376000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    465357854500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       607764                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       369240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst     16734208                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      9846838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27558054                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       607764                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       369240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst     16734208                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      9846838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27558054                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.008683                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.207583                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.001514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.584220                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212642                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.008683                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.207583                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.001514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.584220                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212642                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80575.137389                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80478.401263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 88024.468211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 79359.540753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79412.738674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80575.137389                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80478.401263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 88024.468211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 79359.540753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79412.738674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1628657                       # number of writebacks
system.l2.writebacks::total                   1628657                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst         5277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        76648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst        25336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5752721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5859986                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         5277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        76648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst        25336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5752721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5859986                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    372425000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   5402028500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst   1976993502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 399006150508                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 406757880510                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    372425000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   5402028500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst   1976993502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 399006150508                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 406757880510                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.008683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.207583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.584220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212642                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.008683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.207583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.584220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212642                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70575.137389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70478.401263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78031.003394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69359.551855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69412.773428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70575.137389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70478.401263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78031.003394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69359.551855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69412.773428                       # average overall mshr miss latency
system.l2.replacements                        5921541                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5024726                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5024726                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5024726                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5024726                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     17339269                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         17339269                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     17339269                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     17339269                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          454                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           454                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data          125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  125                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus_1.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.007937                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.007937                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data        28500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.007937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.007937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        18500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         9242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data      1749337                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1758579                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        70175                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data      1142466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1212641                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5599583500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  95073303500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  100672887000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        79417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2891803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2971220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.883627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.395070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.408129                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79794.563591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83217.621794                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83019.530925                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus_1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        70175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1142465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1212640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   4897833500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  83648638507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  88546472007                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.883627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.395070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.408129                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69794.563591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73217.681511                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73019.587023                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       602487                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst     16708869                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           17311356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         5277                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst        25339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            30619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    425195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst   2230452000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2655886500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       607764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst     16734208                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       17341975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.008683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.001514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80575.137389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88024.468211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86739.818413                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         5277                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst        25336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        30616                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       209500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    372425000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst   1976993502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2349628002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.008683                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.001514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70575.137389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78031.003394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76745.100666                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       283350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      2344779                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2628129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         6473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      4610256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4616730                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data        83500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    568925000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 361460072500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 362029081000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       289823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      6955035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7244859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.022334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.662866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.637242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        83500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87892.012977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 78403.470979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78416.775727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         6473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      4610256                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4616730                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        73500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    504195000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 315357512001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 315861780501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.022334                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.662866                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.637242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        73500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77892.012977                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 68403.470870                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68416.775618                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus.data         1307                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.switch_cpus_1.data         5113                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              6420                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus.data         1415                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus_1.data        88034                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           89449                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data         2722                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus_1.data        93147                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         95869                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data     0.519838                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.945108                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.933034                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data         1415                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data        88034                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        89449                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data     26443500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data   1701200998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1727644498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data     0.519838                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.945108                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.933034                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data 18687.985866                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19324.363291                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19314.296392                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32247.338960                       # Cycle average of tags in use
system.l2.tags.total_refs                    55210679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5960729                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.262404                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     875.143732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.074411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.031739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   349.844286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2933.964956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   949.263805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 27139.016030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.089538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.028969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.828217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984111                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        31286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          627                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 448365417                       # Number of tag accesses
system.l2.tags.data_accesses                448365417                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       337728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4905472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst      1621504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    368174144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          375039104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       337728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst      1621504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1959424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104234048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104234048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         5277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        76648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst        25336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      5752721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5859986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1628657                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1628657                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data                77                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       407551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      5919642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst      1956738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    444291411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             452575650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       407551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst      1956738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2364520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      125783662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            125783662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      125783662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data               77                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       407551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      5919642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst      1956738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    444291411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            578359313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1628656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      5277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     76606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples     25336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   5752204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024082064500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        95161                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        95161                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13345412                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1536891                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5859986                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1628657                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5859986                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1628657                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    559                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            366000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            368364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            369450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            365674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            371726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            355310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            368688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            361948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            366099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            369376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           367480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           370245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           376769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           349817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           368429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           364052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            100017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            102178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            103388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            101905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            102174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             98790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            100641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            102404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           102560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           105269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           103860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            98082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           100735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           100618                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  55599617750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29297135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            165463874000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9488.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28238.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        56                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4714136                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  925864                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5859986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1628657                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4935038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  707304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  172213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   44638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  38899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  41427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  91110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  96254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  96938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  97624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  97865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  98005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  98777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  98747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  96224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    219                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1848051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.319285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.373701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.004932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       769597     41.64%     41.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       452683     24.50%     66.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       194331     10.52%     76.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       115239      6.24%     82.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        73429      3.97%     86.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        49770      2.69%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        35680      1.93%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26739      1.45%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130583      7.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1848051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        95161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.563235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    899.919029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        95150     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-65535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-81919            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         95161                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        95161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.114406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.937218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.582418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31          94953     99.78%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           102      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            37      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           30      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           11      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1856-1887            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         95161                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              375003328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   35776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               104231936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               375039104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104234048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       125.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    452.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    125.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  828641769000                       # Total gap between requests
system.mem_ctrls.avgGap                     110653.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       337728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4902784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst      1621504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    368141056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    104231936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 231.694572525134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 77.231524175045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 407550.753071710235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 5916398.140953465365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 1956737.896498929476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 444251482.285788118839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 125781113.828057810664                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         5277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        76648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst        25336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      5752721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1628657                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        86000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    156528000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2264944000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst    931870750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 162110412750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 19774419991250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28666.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29662.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29549.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36780.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     28179.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12141549.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6607363140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3511896795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20936386380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4249962180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     65414905920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     302128182510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63788296320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       466636993245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.110722                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 162697835250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  27671280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 638308043250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6587721000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3501456750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20899922400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4251455100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     65414905920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     301117772580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64639167840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       466412401590                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        562.839698                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 164911773250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  27671280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 636094105250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst     49393455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    211666846                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        261060301                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49393455                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    211666846                       # number of overall hits
system.cpu.icache.overall_hits::total       261060301                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       607764                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst     17823824                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       18431592                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       607764                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst     17823824                       # number of overall misses
system.cpu.icache.overall_misses::total      18431592                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       334500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   8279314500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst 229683668923                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 237963317923                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       334500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   8279314500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst 229683668923                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 237963317923                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            4                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50001219                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    229490670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    279491893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            4                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50001219                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    229490670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    279491893                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.012155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.077667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065947                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.012155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.077667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065947                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        83625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13622.581298                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12886.329495                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12910.622041                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        83625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13622.581298                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12886.329495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12910.622041                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        38675                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2852                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.560659                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     17341932                       # number of writebacks
system.cpu.icache.writebacks::total          17341932                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst      1089001                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      1089002                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst      1089001                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      1089002                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       607764                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst     16734823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     17342590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       607764                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst     16734823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     17342590                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   7671550500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst 204964767444                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 212636561944                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       244000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   7671550500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst 204964767444                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 212636561944                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.012155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.072922                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.062050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.012155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.072922                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.062050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12622.581298                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12247.800138                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12260.946141                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12622.581298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12247.800138                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12260.946141                       # average overall mshr miss latency
system.cpu.icache.replacements               17341932                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49393455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    211666846                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       261060301                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       607764                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst     17823824                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      18431592                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       334500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   8279314500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst 229683668923                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 237963317923                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            4                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50001219                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    229490670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    279491893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.012155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.077667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065947                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        83625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13622.581298                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12886.329495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12910.622041                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst      1089001                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      1089002                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       607764                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst     16734823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     17342590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   7671550500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst 204964767444                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 212636561944                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.012155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.072922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.062050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12622.581298                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12247.800138                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12260.946141                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.451826                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           278402891                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          17342590                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.053132                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    53.019911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   458.431260                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.103555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.895374                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         576326376                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        576326376                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     18334177                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    364231516                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        382565693                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18339370                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    364367506                       # number of overall hits
system.cpu.dcache.overall_hits::total       382706876                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       371916                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     29676124                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       30048041                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       372033                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     29676295                       # number of overall misses
system.cpu.dcache.overall_misses::total      30048329                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data        86000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10225527000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1844922632726                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1855148245726                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data        86000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10225527000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1844922632726                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1855148245726                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18706093                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    393907640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    412613734                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18711403                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    394043801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    412755205                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019882                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.075338                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.072824                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019883                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.075312                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072799                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        86000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 27494.184171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 62168.584844                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61739.407428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        86000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 27485.537573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 62168.226617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61738.815683                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     25613122                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        69652                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2057049                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             870                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.451391                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    80.059770                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5024726                       # number of writebacks
system.cpu.dcache.writebacks::total           5024726                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           85                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     19736178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     19736263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           85                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     19736178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     19736263                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       371831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      9939946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10311778                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       371948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      9940009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10311958                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data        85000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9852735500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 519330417708                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 529183238208                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data        85000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9857138000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 519334394708                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 529191617708                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.019878                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.025234                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024991                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.019878                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.025226                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024983                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        85000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 26497.886136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 52246.804732                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51318.331156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        85000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 26501.387291                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 52246.873691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51318.247971                       # average overall mshr miss latency
system.cpu.dcache.replacements               10310920                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10848714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    222436599                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       233285313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       289777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     18676768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18966546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data        86000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4268560500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1131194185000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1135462831500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11138491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    241113367                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    252251859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.026016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.077461                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        86000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14730.501386                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 60566.913130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59866.611006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           85                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     11716713                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     11716798                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       289692                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      6960055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7249748                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data        85000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   3977908000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 397433780500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 401411773500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.026008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.028866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        85000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13731.507946                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 57102.103432                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55369.065725                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7484705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    141784604                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      149269309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        79417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     10921735                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11001152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5895821000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 711260064655                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 717155885655                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7564122                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    152706339                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    160270461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.071521                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.068641                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74238.777592                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 65123.358574                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65189.162522                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      8019465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      8019465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        79417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2902270                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2981687                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5816404000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 119505875137                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 125322279137                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010499                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.019006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73238.777592                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 41176.691051                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42030.662218                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         5193                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       135990                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        141183                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          117                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data          171                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          288                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         5310                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       136161                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       141471                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.022034                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.001256                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002036                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          117                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data           63                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          180                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      4402500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data      3977000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      8379500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.022034                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.000463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001272                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 37628.205128                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data 63126.984127                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 46552.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.switch_cpus.data          758                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::.switch_cpus_1.data        10313                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        11071                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data         2722                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data        77621                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        80343                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data     61145500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data   2468383071                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   2529528571                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data         3480                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data        87934                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        91414                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data     0.782184                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data     0.882719                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.878892                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 22463.445996                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 31800.454400                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31484.118977                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data         2722                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data        77621                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        80343                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data     58423500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data   2390762071                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   2449185571                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data     0.782184                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data     0.882719                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.878892                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 21463.445996                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 30800.454400                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30484.118977                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data         2814                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data        10019                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        12833                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           14                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data          106                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       241000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data      1628500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1869500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data         2828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data        10125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12953                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.004950                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.010469                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009264                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 17214.285714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 15363.207547                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15579.166667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           14                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data          102                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          116                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data      1411000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1638000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.004950                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.010074                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008955                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 16214.285714                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data 13833.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14120.689655                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data         2828                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data         8393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11221                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data         2828                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data         8393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11221                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.500142                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           393043341                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10311944                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.115349                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000698                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.427905                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   917.071539                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.103934                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.895578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999512                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         835870702                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        835870702                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 828677158500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON      8060000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 828669098500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
