

================================================================
== Vitis HLS Report for 'processImage'
================================================================
* Date:           Mon Jun 17 16:50:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.614 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2_fu_259  |processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2  |        ?|        ?|          ?|          ?|    ?|     ?|       no|
        |grp_cascadeClassifier_fu_269                                        |cascadeClassifier                                        |        7|     5890|  35.000 ns|  29.450 us|    7|  5890|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+
        |- Pixely   |        ?|        ?|          ?|          -|          -|     ?|        no|
        | + Pixelx  |        ?|        ?|  11 ~ 5909|          -|          -|     ?|        no|
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 5 
21 --> 22 
22 --> 23 38 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 20 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_y = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:121]   --->   Operation 39 'alloca' 'p_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%result_size_0 = alloca i32 1"   --->   Operation 40 'alloca' 'result_size_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 41 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sum_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sum_col"   --->   Operation 42 'read' 'sum_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sum_row_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sum_row"   --->   Operation 43 'read' 'sum_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.29ns)   --->   "%SUM1_data = alloca i64 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:128]   --->   Operation 44 'alloca' 'SUM1_data' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 45 [1/1] (1.29ns)   --->   "%SQSUM1_data = alloca i64 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:128]   --->   Operation 45 'alloca' 'SQSUM1_data' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%cast = zext i32 %sum_row_read"   --->   Operation 46 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %sum_col_read"   --->   Operation 47 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.89ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 48 'mul' 'bound' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %p_read_1, i32 %result_size_0"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln121 = store i31 0, i31 %p_y" [benchmarks/rosetta/face-detection/src/face_detect.cpp:121]   --->   Operation 50 'store' 'store_ln121' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.89>
ST_2 : Operation 51 [1/2] (2.89ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 51 'mul' 'bound' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2, i32 %sum_col_read, i64 %bound, i8 %IMG1_data, i32 %SUM1_data, i32 %SQSUM1_data"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln132 = add i32 %sum_col_read, i32 4294967272" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 53 'add' 'add_ln132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.14>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%winSize_width_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %winSize_width_val"   --->   Operation 58 'read' 'winSize_width_val_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%factor_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %factor"   --->   Operation 59 'read' 'factor_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2, i32 %sum_col_read, i64 %bound, i8 %IMG1_data, i32 %SUM1_data, i32 %SQSUM1_data"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 61 [1/1] (1.14ns)   --->   "%add_ln132_1 = add i32 %sum_row_read, i32 4294967272" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 61 'add' 'add_ln132_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln132 = br void %Pixelx" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 62 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%y_1 = load i31 %p_y" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 63 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i31 %y_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 64 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.14ns)   --->   "%icmp_ln132 = icmp_slt  i32 %zext_ln132, i32 %add_ln132_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 65 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.14ns)   --->   "%y = add i31 %y_1, i31 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 66 'add' 'y' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.end35.loopexit, void %Pixelx.split" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 67 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i31 %y_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 68 'trunc' 'trunc_ln132' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 69 [4/4] (2.91ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 69 'sitofp' 'conv1' <Predicate = (icmp_ln132)> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%result_size_0_load = load i32 %result_size_0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:149]   --->   Operation 70 'load' 'result_size_0_load' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln149 = ret i32 %result_size_0_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:149]   --->   Operation 71 'ret' 'ret_ln149' <Predicate = (!icmp_ln132)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 72 [3/4] (2.91ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 72 'sitofp' 'conv1' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 73 [2/4] (2.91ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 73 'sitofp' 'conv1' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 74 [1/4] (2.91ns)   --->   "%conv1 = sitofp i32 %zext_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 74 'sitofp' 'conv1' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 75 [4/4] (2.78ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 75 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 76 [3/4] (2.78ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 76 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 77 [2/4] (2.78ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 77 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 78 [1/4] (2.78ns)   --->   "%value_assign_1 = fmul i32 %conv1, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 78 'fmul' 'value_assign_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.91>
ST_13 : Operation 79 [2/2] (1.67ns)   --->   "%conv_i = fpext i32 %value_assign_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 79 'fpext' 'conv_i' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%value_assign_1_to_int = bitcast i32 %value_assign_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 80 'bitcast' 'value_assign_1_to_int' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %value_assign_1_to_int, i32 23, i32 30" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 81 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%empty = trunc i32 %value_assign_1_to_int" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 82 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.87ns)   --->   "%notlhs = icmp_ne  i8 %tmp_1, i8 255" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 83 'icmp' 'notlhs' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (1.13ns)   --->   "%notrhs = icmp_eq  i23 %empty, i23 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 84 'icmp' 'notrhs' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [2/2] (1.91ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign_1, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 85 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.91>
ST_14 : Operation 86 [1/2] (1.67ns)   --->   "%conv_i = fpext i32 %value_assign_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 86 'fpext' 'conv_i' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 87 [1/2] (1.91ns)   --->   "%tmp_2 = fcmp_oge  i32 %value_assign_1, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 87 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.61>
ST_15 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node cond_i15)   --->   "%empty_22 = or i1 %notrhs, i1 %notlhs" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 88 'or' 'empty_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node cond_i15)   --->   "%empty_23 = and i1 %empty_22, i1 %tmp_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 89 'and' 'empty_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 90 [1/1] (0.43ns) (out node of the LUT)   --->   "%cond_i15 = select i1 %empty_23, i64 0.5, i64 -0.5" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 90 'select' 'cond_i15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 91 [5/5] (3.17ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 91 'dadd' 'dc_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.17>
ST_16 : Operation 92 [4/5] (3.17ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 92 'dadd' 'dc_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.17>
ST_17 : Operation 93 [3/5] (3.17ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 93 'dadd' 'dc_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.17>
ST_18 : Operation 94 [2/5] (3.17ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 94 'dadd' 'dc_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.17>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 95 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/5] (3.17ns)   --->   "%dc_1 = dadd i64 %conv_i, i64 %cond_i15" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 96 'dadd' 'dc_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %dc_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 97 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%xs_sign_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 98 'bitselect' 'xs_sign_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 99 [1/1] (0.46ns)   --->   "%br_ln133 = br void %for.body6" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 99 'br' 'br_ln133' <Predicate = true> <Delay = 0.46>

State 20 <SV = 19> <Delay = 1.60>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%x_2 = phi i31 0, void %Pixelx.split, i31 %x, void %for.inc"   --->   Operation 100 'phi' 'x_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i31 %x_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 101 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (1.14ns)   --->   "%icmp_ln133 = icmp_slt  i32 %zext_ln133, i32 %add_ln132" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 102 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 103 [1/1] (1.14ns)   --->   "%x = add i31 %x_2, i31 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 103 'add' 'x' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %for.inc33.loopexit, void %for.body6.split" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 104 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i31 %x_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 105 'trunc' 'trunc_ln133' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.46ns)   --->   "%store_ln121 = store i31 %y, i31 %p_y" [benchmarks/rosetta/face-detection/src/face_detect.cpp:121]   --->   Operation 106 'store' 'store_ln121' <Predicate = (!icmp_ln133)> <Delay = 0.46>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln132 = br void %Pixelx" [benchmarks/rosetta/face-detection/src/face_detect.cpp:132]   --->   Operation 107 'br' 'br_ln132' <Predicate = (!icmp_ln133)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.54>
ST_21 : Operation 108 [2/2] (3.54ns)   --->   "%result = call i6 @cascadeClassifier, i32 %SUM1_data, i32 %SQSUM1_data, i17 %trunc_ln133, i8 %trunc_ln132, i8 %stages_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i12 %stages_thresh_array" [benchmarks/rosetta/face-detection/src/face_detect.cpp:137]   --->   Operation 108 'call' 'result' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.97>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 109 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/2] (1.28ns)   --->   "%result = call i6 @cascadeClassifier, i32 %SUM1_data, i32 %SQSUM1_data, i17 %trunc_ln133, i8 %trunc_ln132, i8 %stages_array, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11, i12 %stages_thresh_array" [benchmarks/rosetta/face-detection/src/face_detect.cpp:137]   --->   Operation 110 'call' 'result' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 111 [1/1] (0.84ns)   --->   "%icmp_ln139 = icmp_sgt  i6 %result, i6 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:139]   --->   Operation 111 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.inc, void %if.then" [benchmarks/rosetta/face-detection/src/face_detect.cpp:139]   --->   Operation 112 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [4/4] (2.91ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 113 'sitofp' 'conv' <Predicate = (icmp_ln139)> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%xs_exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 114 'partselect' 'xs_exp_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln505_1 = trunc i64 %data_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:505->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 115 'trunc' 'trunc_ln505_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505_1, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 116 'bitconcatenate' 'mantissa_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 117 'zext' 'zext_ln15_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i11 %xs_exp_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 118 'zext' 'zext_ln486_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.96ns)   --->   "%add_ln486_1 = add i12 %zext_ln486_1, i12 3073" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 119 'add' 'add_ln486_1' <Predicate = (icmp_ln139)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486_1, i32 11" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 120 'bitselect' 'tmp' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.96ns)   --->   "%sub_ln18_1 = sub i11 1023, i11 %xs_exp_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 121 'sub' 'sub_ln18_1' <Predicate = (icmp_ln139)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i11 %sub_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 122 'sext' 'sext_ln18_2' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.36ns)   --->   "%select_ln18_2 = select i1 %tmp, i12 %sext_ln18_2, i12 %add_ln486_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 123 'select' 'select_ln18_2' <Predicate = (icmp_ln139)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i12 %select_ln18_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 124 'sext' 'sext_ln18_3' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %sext_ln18_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 125 'zext' 'zext_ln18_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (1.35ns)   --->   "%lshr_ln18_1 = lshr i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 126 'lshr' 'lshr_ln18_1' <Predicate = (icmp_ln139)> <Delay = 1.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 127 [1/1] (1.35ns)   --->   "%shl_ln18_1 = shl i137 %zext_ln15_1, i137 %zext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 127 'shl' 'shl_ln18_1' <Predicate = (icmp_ln139)> <Delay = 1.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %lshr_ln18_1, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 128 'partselect' 'tmp_7' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %shl_ln18_1, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 129 'partselect' 'tmp_8' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.28ns)   --->   "%val_1 = select i1 %tmp, i32 %tmp_7, i32 %tmp_8" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 130 'select' 'val_1' <Predicate = (icmp_ln139)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.91>
ST_23 : Operation 131 [3/4] (2.91ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 131 'sitofp' 'conv' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 132 [1/1] (1.14ns)   --->   "%result_5 = sub i32 0, i32 %val_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 132 'sub' 'result_5' <Predicate = (xs_sign_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (0.28ns)   --->   "%result_8 = select i1 %xs_sign_1, i32 %result_5, i32 %val_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 133 'select' 'result_8' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.91>
ST_24 : Operation 134 [2/4] (2.91ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 134 'sitofp' 'conv' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.91>
ST_25 : Operation 135 [1/4] (2.91ns)   --->   "%conv = sitofp i32 %zext_ln133" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 135 'sitofp' 'conv' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.78>
ST_26 : Operation 136 [4/4] (2.78ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 136 'fmul' 'value_assign' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.78>
ST_27 : Operation 137 [3/4] (2.78ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 137 'fmul' 'value_assign' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.78>
ST_28 : Operation 138 [2/4] (2.78ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 138 'fmul' 'value_assign' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.78>
ST_29 : Operation 139 [1/4] (2.78ns)   --->   "%value_assign = fmul i32 %conv, i32 %factor_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 139 'fmul' 'value_assign' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.91>
ST_30 : Operation 140 [2/2] (1.67ns)   --->   "%conv_i7 = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 140 'fpext' 'conv_i7' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 141 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 142 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 143 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 144 [1/1] (0.87ns)   --->   "%icmp_ln61 = icmp_ne  i8 %tmp_3, i8 255" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 144 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 145 [1/1] (1.13ns)   --->   "%icmp_ln61_1 = icmp_eq  i23 %trunc_ln61, i23 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 145 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 146 [2/2] (1.91ns)   --->   "%tmp_4 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 146 'fcmp' 'tmp_4' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.91>
ST_31 : Operation 147 [1/2] (1.67ns)   --->   "%conv_i7 = fpext i32 %value_assign" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 147 'fpext' 'conv_i7' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 148 [1/2] (1.91ns)   --->   "%tmp_4 = fcmp_oge  i32 %value_assign, i32 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 148 'fcmp' 'tmp_4' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.61>
ST_32 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_1, i1 %icmp_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 149 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln61)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 150 'and' 'and_ln61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 151 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln61 = select i1 %and_ln61, i64 0.5, i64 -0.5" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 151 'select' 'select_ln61' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 152 [5/5] (3.17ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 152 'dadd' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.17>
ST_33 : Operation 153 [4/5] (3.17ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 153 'dadd' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.17>
ST_34 : Operation 154 [3/5] (3.17ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 154 'dadd' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.17>
ST_35 : Operation 155 [2/5] (3.17ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 155 'dadd' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.17>
ST_36 : Operation 156 [1/5] (3.17ns)   --->   "%dc = dadd i64 %conv_i7, i64 %select_ln61" [benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 156 'dadd' 'dc' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.97>
ST_37 : Operation 157 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:459->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 157 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 158 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:460->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 158 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 159 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data, i32 52, i32 62" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:461->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 159 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i64 %data" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:505->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 160 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 161 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 161 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 162 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %xs_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 163 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 164 [1/1] (0.96ns)   --->   "%add_ln486 = add i12 %zext_ln486, i12 3073" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 164 'add' 'add_ln486' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 165 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 166 [1/1] (0.96ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 166 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 167 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 168 [1/1] (0.36ns)   --->   "%select_ln18 = select i1 %tmp_6, i12 %sext_ln18, i12 %add_ln486" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 168 'select' 'select_ln18' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %select_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 169 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 170 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 171 [1/1] (1.35ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 171 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 1.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 172 [1/1] (1.35ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 172 'shl' 'shl_ln18' <Predicate = true> <Delay = 1.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %lshr_ln18, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 173 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %shl_ln18, i32 53, i32 84" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 174 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 175 [1/1] (0.28ns)   --->   "%val = select i1 %tmp_6, i32 %tmp_s, i32 %tmp_5" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 175 'select' 'val' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.72>
ST_38 : Operation 176 [1/1] (0.00ns)   --->   "%result_size_0_load_1 = load i32 %result_size_0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:145]   --->   Operation 176 'load' 'result_size_0_load_1' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 177 [1/1] (1.14ns)   --->   "%result_2 = sub i32 0, i32 %val" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 177 'sub' 'result_2' <Predicate = (icmp_ln139 & xs_sign)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 178 [1/1] (0.28ns)   --->   "%result_7 = select i1 %xs_sign, i32 %result_2, i32 %val" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55->benchmarks/rosetta/face-detection/src/face_detect.cpp:61->benchmarks/rosetta/face-detection/src/face_detect.cpp:140]   --->   Operation 178 'select' 'result_7' <Predicate = (icmp_ln139)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i32 %result_size_0_load_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:141]   --->   Operation 179 'zext' 'zext_ln141' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 180 [1/1] (0.00ns)   --->   "%result_x_addr = getelementptr i32 %result_x, i64 0, i64 %zext_ln141" [benchmarks/rosetta/face-detection/src/face_detect.cpp:141]   --->   Operation 180 'getelementptr' 'result_x_addr' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 181 [1/1] (1.29ns)   --->   "%store_ln141 = store i32 %result_7, i7 %result_x_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:141]   --->   Operation 181 'store' 'store_ln141' <Predicate = (icmp_ln139)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 182 [1/1] (0.00ns)   --->   "%result_y_addr = getelementptr i32 %result_y, i64 0, i64 %zext_ln141" [benchmarks/rosetta/face-detection/src/face_detect.cpp:142]   --->   Operation 182 'getelementptr' 'result_y_addr' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 183 [1/1] (1.29ns)   --->   "%store_ln142 = store i32 %result_8, i7 %result_y_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:142]   --->   Operation 183 'store' 'store_ln142' <Predicate = (icmp_ln139)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%result_w_addr = getelementptr i32 %result_w, i64 0, i64 %zext_ln141" [benchmarks/rosetta/face-detection/src/face_detect.cpp:143]   --->   Operation 184 'getelementptr' 'result_w_addr' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 185 [1/1] (1.29ns)   --->   "%store_ln143 = store i32 %winSize_width_val_read, i7 %result_w_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:143]   --->   Operation 185 'store' 'store_ln143' <Predicate = (icmp_ln139)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 186 [1/1] (0.00ns)   --->   "%result_h_addr = getelementptr i32 %result_h, i64 0, i64 %zext_ln141" [benchmarks/rosetta/face-detection/src/face_detect.cpp:144]   --->   Operation 186 'getelementptr' 'result_h_addr' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 187 [1/1] (1.29ns)   --->   "%store_ln144 = store i32 %winSize_width_val_read, i7 %result_h_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:144]   --->   Operation 187 'store' 'store_ln144' <Predicate = (icmp_ln139)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_38 : Operation 188 [1/1] (1.14ns)   --->   "%add_ln145 = add i32 %result_size_0_load_1, i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:145]   --->   Operation 188 'add' 'add_ln145' <Predicate = (icmp_ln139)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 189 [1/1] (0.46ns)   --->   "%store_ln145 = store i32 %add_ln145, i32 %result_size_0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:145]   --->   Operation 189 'store' 'store_ln145' <Predicate = (icmp_ln139)> <Delay = 0.46>
ST_38 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc" [benchmarks/rosetta/face-detection/src/face_detect.cpp:146]   --->   Operation 190 'br' 'br_ln146' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.body6" [benchmarks/rosetta/face-detection/src/face_detect.cpp:133]   --->   Operation 191 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IMG1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ winSize_width_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stages_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tree_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coord_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ weights_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha1_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha2_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stages_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_y                    (alloca        ) [ 011111111111111111111111111111111111111]
result_size_0          (alloca        ) [ 011111111111111111111111111111111111111]
p_read_1               (read          ) [ 000000000000000000000000000000000000000]
sum_col_read           (read          ) [ 001110000000000000000000000000000000000]
sum_row_read           (read          ) [ 001110000000000000000000000000000000000]
SUM1_data              (alloca        ) [ 001111111111111111111111111111111111111]
SQSUM1_data            (alloca        ) [ 001111111111111111111111111111111111111]
cast                   (zext          ) [ 001000000000000000000000000000000000000]
cast1                  (zext          ) [ 001000000000000000000000000000000000000]
store_ln0              (store         ) [ 000000000000000000000000000000000000000]
store_ln121            (store         ) [ 000000000000000000000000000000000000000]
bound                  (mul           ) [ 000110000000000000000000000000000000000]
add_ln132              (add           ) [ 000011111111111111111111111111111111111]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000]
specinterface_ln0      (specinterface ) [ 000000000000000000000000000000000000000]
winSize_width_val_read (read          ) [ 000001111111111111111111111111111111111]
factor_read            (read          ) [ 000001111111111111111111111111111111111]
call_ln0               (call          ) [ 000000000000000000000000000000000000000]
add_ln132_1            (add           ) [ 000001111111111111111111111111111111111]
br_ln132               (br            ) [ 000000000000000000000000000000000000000]
y_1                    (load          ) [ 000000000000000000000000000000000000000]
zext_ln132             (zext          ) [ 000000111000000000000000000000000000000]
icmp_ln132             (icmp          ) [ 000001111111111111111111111111111111111]
y                      (add           ) [ 000000111111111111111111111111111111111]
br_ln132               (br            ) [ 000000000000000000000000000000000000000]
trunc_ln132            (trunc         ) [ 000000111111111111111111111111111111111]
result_size_0_load     (load          ) [ 000000000000000000000000000000000000000]
ret_ln149              (ret           ) [ 000000000000000000000000000000000000000]
conv1                  (sitofp        ) [ 000000000111100000000000000000000000000]
value_assign_1         (fmul          ) [ 000000000000011000000000000000000000000]
value_assign_1_to_int  (bitcast       ) [ 000000000000000000000000000000000000000]
tmp_1                  (partselect    ) [ 000000000000000000000000000000000000000]
empty                  (trunc         ) [ 000000000000000000000000000000000000000]
notlhs                 (icmp          ) [ 000000000000001100000000000000000000000]
notrhs                 (icmp          ) [ 000000000000001100000000000000000000000]
conv_i                 (fpext         ) [ 000000000000000111110000000000000000000]
tmp_2                  (fcmp          ) [ 000000000000000100000000000000000000000]
empty_22               (or            ) [ 000000000000000000000000000000000000000]
empty_23               (and           ) [ 000000000000000000000000000000000000000]
cond_i15               (select        ) [ 000000000000000011110000000000000000000]
specloopname_ln132     (specloopname  ) [ 000000000000000000000000000000000000000]
dc_1                   (dadd          ) [ 000000000000000000000000000000000000000]
data_1                 (bitcast       ) [ 000000000000000000001111111111111111111]
xs_sign_1              (bitselect     ) [ 000000000000000000001111111111111111111]
br_ln133               (br            ) [ 000001111111111111111111111111111111111]
x_2                    (phi           ) [ 000000000000000000001000000000000000000]
zext_ln133             (zext          ) [ 000000000000000000000111110000000000000]
icmp_ln133             (icmp          ) [ 000001111111111111111111111111111111111]
x                      (add           ) [ 000001111111111111111111111111111111111]
br_ln133               (br            ) [ 000000000000000000000000000000000000000]
trunc_ln133            (trunc         ) [ 000000000000000000000110000000000000000]
store_ln121            (store         ) [ 000000000000000000000000000000000000000]
br_ln132               (br            ) [ 000000000000000000000000000000000000000]
specloopname_ln133     (specloopname  ) [ 000000000000000000000000000000000000000]
result                 (call          ) [ 000000000000000000000000000000000000000]
icmp_ln139             (icmp          ) [ 000001111111111111111111111111111111111]
br_ln139               (br            ) [ 000000000000000000000000000000000000000]
xs_exp_1               (partselect    ) [ 000000000000000000000000000000000000000]
trunc_ln505_1          (trunc         ) [ 000000000000000000000000000000000000000]
mantissa_1             (bitconcatenate) [ 000000000000000000000000000000000000000]
zext_ln15_1            (zext          ) [ 000000000000000000000000000000000000000]
zext_ln486_1           (zext          ) [ 000000000000000000000000000000000000000]
add_ln486_1            (add           ) [ 000000000000000000000000000000000000000]
tmp                    (bitselect     ) [ 000000000000000000000000000000000000000]
sub_ln18_1             (sub           ) [ 000000000000000000000000000000000000000]
sext_ln18_2            (sext          ) [ 000000000000000000000000000000000000000]
select_ln18_2          (select        ) [ 000000000000000000000000000000000000000]
sext_ln18_3            (sext          ) [ 000000000000000000000000000000000000000]
zext_ln18_1            (zext          ) [ 000000000000000000000000000000000000000]
lshr_ln18_1            (lshr          ) [ 000000000000000000000000000000000000000]
shl_ln18_1             (shl           ) [ 000000000000000000000000000000000000000]
tmp_7                  (partselect    ) [ 000000000000000000000000000000000000000]
tmp_8                  (partselect    ) [ 000000000000000000000000000000000000000]
val_1                  (select        ) [ 000000000000000000000001000000000000000]
result_5               (sub           ) [ 000000000000000000000000000000000000000]
result_8               (select        ) [ 000001111111111111111110111111111111111]
conv                   (sitofp        ) [ 000000000000000000000000001111000000000]
value_assign           (fmul          ) [ 000000000000000000000000000000110000000]
bitcast_ln61           (bitcast       ) [ 000000000000000000000000000000000000000]
tmp_3                  (partselect    ) [ 000000000000000000000000000000000000000]
trunc_ln61             (trunc         ) [ 000000000000000000000000000000000000000]
icmp_ln61              (icmp          ) [ 000000000000000000000000000000011000000]
icmp_ln61_1            (icmp          ) [ 000000000000000000000000000000011000000]
conv_i7                (fpext         ) [ 000000000000000000000000000000001111100]
tmp_4                  (fcmp          ) [ 000000000000000000000000000000001000000]
or_ln61                (or            ) [ 000000000000000000000000000000000000000]
and_ln61               (and           ) [ 000000000000000000000000000000000000000]
select_ln61            (select        ) [ 000000000000000000000000000000000111100]
dc                     (dadd          ) [ 000000000000000000000000000000000000010]
data                   (bitcast       ) [ 000000000000000000000000000000000000000]
xs_sign                (bitselect     ) [ 000001111111111111111110000000000000001]
xs_exp                 (partselect    ) [ 000000000000000000000000000000000000000]
trunc_ln505            (trunc         ) [ 000000000000000000000000000000000000000]
mantissa               (bitconcatenate) [ 000000000000000000000000000000000000000]
zext_ln15              (zext          ) [ 000000000000000000000000000000000000000]
zext_ln486             (zext          ) [ 000000000000000000000000000000000000000]
add_ln486              (add           ) [ 000000000000000000000000000000000000000]
tmp_6                  (bitselect     ) [ 000000000000000000000000000000000000000]
sub_ln18               (sub           ) [ 000000000000000000000000000000000000000]
sext_ln18              (sext          ) [ 000000000000000000000000000000000000000]
select_ln18            (select        ) [ 000000000000000000000000000000000000000]
sext_ln18_1            (sext          ) [ 000000000000000000000000000000000000000]
zext_ln18              (zext          ) [ 000000000000000000000000000000000000000]
lshr_ln18              (lshr          ) [ 000000000000000000000000000000000000000]
shl_ln18               (shl           ) [ 000000000000000000000000000000000000000]
tmp_s                  (partselect    ) [ 000000000000000000000000000000000000000]
tmp_5                  (partselect    ) [ 000000000000000000000000000000000000000]
val                    (select        ) [ 000001111111111111111110000000000000001]
result_size_0_load_1   (load          ) [ 000000000000000000000000000000000000000]
result_2               (sub           ) [ 000000000000000000000000000000000000000]
result_7               (select        ) [ 000000000000000000000000000000000000000]
zext_ln141             (zext          ) [ 000000000000000000000000000000000000000]
result_x_addr          (getelementptr ) [ 000000000000000000000000000000000000000]
store_ln141            (store         ) [ 000000000000000000000000000000000000000]
result_y_addr          (getelementptr ) [ 000000000000000000000000000000000000000]
store_ln142            (store         ) [ 000000000000000000000000000000000000000]
result_w_addr          (getelementptr ) [ 000000000000000000000000000000000000000]
store_ln143            (store         ) [ 000000000000000000000000000000000000000]
result_h_addr          (getelementptr ) [ 000000000000000000000000000000000000000]
store_ln144            (store         ) [ 000000000000000000000000000000000000000]
add_ln145              (add           ) [ 000000000000000000000000000000000000000]
store_ln145            (store         ) [ 000000000000000000000000000000000000000]
br_ln146               (br            ) [ 000000000000000000000000000000000000000]
br_ln133               (br            ) [ 000001111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="factor">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="factor"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_row">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_row"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_col">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_col"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="result_w">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="result_h">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="IMG1_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IMG1_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="winSize_width_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="winSize_width_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stages_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tree_thresh_array">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_array0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_array1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="coord_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="coord_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="coord_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_array2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="alpha1_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha1_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="alpha2_array">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha2_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rectangles_array0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rectangles_array2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rectangles_array1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rectangles_array3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="rectangles_array4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="rectangles_array6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="rectangles_array5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="rectangles_array7">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="rectangles_array8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="rectangles_array10">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="rectangles_array9">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="rectangles_array11">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="stages_thresh_array">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cascadeClassifier"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="p_y_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_y/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="result_size_0_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_size_0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="SUM1_data_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SUM1_data/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="SQSUM1_data_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="SQSUM1_data/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read_1_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sum_col_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_col_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sum_row_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_row_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="winSize_width_val_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="34"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="winSize_width_val_read/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="factor_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="factor_read/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="result_x_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_x_addr/38 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln141_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/38 "/>
</bind>
</comp>

<comp id="209" class="1004" name="result_y_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_y_addr/38 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln142_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="15"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/38 "/>
</bind>
</comp>

<comp id="222" class="1004" name="result_w_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_w_addr/38 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln143_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="34"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/38 "/>
</bind>
</comp>

<comp id="235" class="1004" name="result_h_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_h_addr/38 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln144_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="34"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/38 "/>
</bind>
</comp>

<comp id="248" class="1005" name="x_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="1"/>
<pin id="250" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="x_2 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="x_2_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="31" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_2/20 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2"/>
<pin id="262" dir="0" index="2" bw="64" slack="1"/>
<pin id="263" dir="0" index="3" bw="8" slack="0"/>
<pin id="264" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_cascadeClassifier_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="3" bw="17" slack="1"/>
<pin id="274" dir="0" index="4" bw="8" slack="16"/>
<pin id="275" dir="0" index="5" bw="8" slack="0"/>
<pin id="276" dir="0" index="6" bw="13" slack="0"/>
<pin id="277" dir="0" index="7" bw="13" slack="0"/>
<pin id="278" dir="0" index="8" bw="14" slack="0"/>
<pin id="279" dir="0" index="9" bw="32" slack="0"/>
<pin id="280" dir="0" index="10" bw="32" slack="0"/>
<pin id="281" dir="0" index="11" bw="32" slack="0"/>
<pin id="282" dir="0" index="12" bw="14" slack="0"/>
<pin id="283" dir="0" index="13" bw="14" slack="0"/>
<pin id="284" dir="0" index="14" bw="14" slack="0"/>
<pin id="285" dir="0" index="15" bw="5" slack="0"/>
<pin id="286" dir="0" index="16" bw="5" slack="0"/>
<pin id="287" dir="0" index="17" bw="5" slack="0"/>
<pin id="288" dir="0" index="18" bw="5" slack="0"/>
<pin id="289" dir="0" index="19" bw="5" slack="0"/>
<pin id="290" dir="0" index="20" bw="5" slack="0"/>
<pin id="291" dir="0" index="21" bw="5" slack="0"/>
<pin id="292" dir="0" index="22" bw="5" slack="0"/>
<pin id="293" dir="0" index="23" bw="5" slack="0"/>
<pin id="294" dir="0" index="24" bw="4" slack="0"/>
<pin id="295" dir="0" index="25" bw="5" slack="0"/>
<pin id="296" dir="0" index="26" bw="4" slack="0"/>
<pin id="297" dir="0" index="27" bw="12" slack="0"/>
<pin id="298" dir="1" index="28" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="result/21 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="0" index="1" bw="32" slack="5"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="value_assign_1/9 value_assign/26 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="31" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1/5 conv/22 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv_i/13 conv_i7/30 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/13 tmp_4/30 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="0" index="1" bw="64" slack="0"/>
<pin id="341" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc_1/15 dc/32 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="4"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_size_0_load/5 result_size_0_load_1/38 "/>
</bind>
</comp>

<comp id="349" class="1005" name="reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 conv "/>
</bind>
</comp>

<comp id="354" class="1005" name="reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="value_assign_1 value_assign "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i conv_i7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="cast_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="cast1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln0_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln121_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="31" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln132_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="2"/>
<pin id="387" dir="0" index="1" bw="6" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln132_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="3"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132_1/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="y_1_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="31" slack="4"/>
<pin id="397" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln132_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="31" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln132_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="31" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="y_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="31" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="31" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln132_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="31" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln132/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="value_assign_1_to_int_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="value_assign_1_to_int/13 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="6" slack="0"/>
<pin id="426" dir="0" index="3" bw="6" slack="0"/>
<pin id="427" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="432" class="1004" name="empty_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="436" class="1004" name="notlhs_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="notrhs_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="23" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="empty_22_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="2"/>
<pin id="450" dir="0" index="1" bw="1" slack="2"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_22/15 "/>
</bind>
</comp>

<comp id="452" class="1004" name="empty_23_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="1"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_23/15 "/>
</bind>
</comp>

<comp id="457" class="1004" name="cond_i15_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="0"/>
<pin id="460" dir="0" index="2" bw="64" slack="0"/>
<pin id="461" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_i15/15 "/>
</bind>
</comp>

<comp id="466" class="1004" name="data_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_1/19 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xs_sign_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="0" index="2" bw="7" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign_1/19 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln133_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="31" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/20 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln133_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="31" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="17"/>
<pin id="485" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/20 "/>
</bind>
</comp>

<comp id="487" class="1004" name="x_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="31" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/20 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln133_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="31" slack="0"/>
<pin id="495" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/20 "/>
</bind>
</comp>

<comp id="497" class="1004" name="store_ln121_store_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="15"/>
<pin id="499" dir="0" index="1" bw="31" slack="19"/>
<pin id="500" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/20 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln139_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln139/22 "/>
</bind>
</comp>

<comp id="507" class="1004" name="xs_exp_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="11" slack="0"/>
<pin id="509" dir="0" index="1" bw="64" slack="3"/>
<pin id="510" dir="0" index="2" bw="7" slack="0"/>
<pin id="511" dir="0" index="3" bw="7" slack="0"/>
<pin id="512" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_1/22 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln505_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="3"/>
<pin id="518" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505_1/22 "/>
</bind>
</comp>

<comp id="519" class="1004" name="mantissa_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="54" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="52" slack="0"/>
<pin id="523" dir="0" index="3" bw="1" slack="0"/>
<pin id="524" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_1/22 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln15_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="54" slack="0"/>
<pin id="531" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/22 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln486_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="0"/>
<pin id="535" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486_1/22 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln486_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="11" slack="0"/>
<pin id="539" dir="0" index="1" bw="11" slack="0"/>
<pin id="540" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486_1/22 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="12" slack="0"/>
<pin id="546" dir="0" index="2" bw="5" slack="0"/>
<pin id="547" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sub_ln18_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="0"/>
<pin id="553" dir="0" index="1" bw="11" slack="0"/>
<pin id="554" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18_1/22 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln18_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="11" slack="0"/>
<pin id="559" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_2/22 "/>
</bind>
</comp>

<comp id="561" class="1004" name="select_ln18_2_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="11" slack="0"/>
<pin id="564" dir="0" index="2" bw="12" slack="0"/>
<pin id="565" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/22 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln18_3_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="12" slack="0"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_3/22 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln18_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="12" slack="0"/>
<pin id="575" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/22 "/>
</bind>
</comp>

<comp id="577" class="1004" name="lshr_ln18_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="54" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18_1/22 "/>
</bind>
</comp>

<comp id="583" class="1004" name="shl_ln18_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="54" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18_1/22 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_7_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="137" slack="0"/>
<pin id="592" dir="0" index="2" bw="7" slack="0"/>
<pin id="593" dir="0" index="3" bw="8" slack="0"/>
<pin id="594" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/22 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_8_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="137" slack="0"/>
<pin id="602" dir="0" index="2" bw="7" slack="0"/>
<pin id="603" dir="0" index="3" bw="8" slack="0"/>
<pin id="604" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/22 "/>
</bind>
</comp>

<comp id="609" class="1004" name="val_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="0" index="2" bw="32" slack="0"/>
<pin id="613" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_1/22 "/>
</bind>
</comp>

<comp id="617" class="1004" name="result_5_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="1"/>
<pin id="620" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_5/23 "/>
</bind>
</comp>

<comp id="622" class="1004" name="result_8_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="4"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="32" slack="1"/>
<pin id="626" dir="1" index="3" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_8/23 "/>
</bind>
</comp>

<comp id="628" class="1004" name="bitcast_ln61_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/30 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="0" index="3" bw="6" slack="0"/>
<pin id="637" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/30 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln61_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/30 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln61_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/30 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln61_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="23" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_1/30 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln61_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="2"/>
<pin id="660" dir="0" index="1" bw="1" slack="2"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/32 "/>
</bind>
</comp>

<comp id="662" class="1004" name="and_ln61_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="1"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/32 "/>
</bind>
</comp>

<comp id="667" class="1004" name="select_ln61_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="64" slack="0"/>
<pin id="670" dir="0" index="2" bw="64" slack="0"/>
<pin id="671" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/32 "/>
</bind>
</comp>

<comp id="676" class="1004" name="data_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/37 "/>
</bind>
</comp>

<comp id="679" class="1004" name="xs_sign_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="0" index="2" bw="7" slack="0"/>
<pin id="683" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="xs_sign/37 "/>
</bind>
</comp>

<comp id="687" class="1004" name="xs_exp_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="11" slack="0"/>
<pin id="689" dir="0" index="1" bw="64" slack="0"/>
<pin id="690" dir="0" index="2" bw="7" slack="0"/>
<pin id="691" dir="0" index="3" bw="7" slack="0"/>
<pin id="692" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp/37 "/>
</bind>
</comp>

<comp id="697" class="1004" name="trunc_ln505_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="0"/>
<pin id="699" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505/37 "/>
</bind>
</comp>

<comp id="701" class="1004" name="mantissa_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="54" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="0" index="2" bw="52" slack="0"/>
<pin id="705" dir="0" index="3" bw="1" slack="0"/>
<pin id="706" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/37 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln15_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="54" slack="0"/>
<pin id="713" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/37 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln486_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="11" slack="0"/>
<pin id="717" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/37 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln486_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="11" slack="0"/>
<pin id="721" dir="0" index="1" bw="11" slack="0"/>
<pin id="722" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486/37 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_6_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="12" slack="0"/>
<pin id="728" dir="0" index="2" bw="5" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/37 "/>
</bind>
</comp>

<comp id="733" class="1004" name="sub_ln18_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="11" slack="0"/>
<pin id="735" dir="0" index="1" bw="11" slack="0"/>
<pin id="736" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln18/37 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln18_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/37 "/>
</bind>
</comp>

<comp id="743" class="1004" name="select_ln18_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="11" slack="0"/>
<pin id="746" dir="0" index="2" bw="12" slack="0"/>
<pin id="747" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/37 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln18_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="0"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/37 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln18_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="12" slack="0"/>
<pin id="757" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/37 "/>
</bind>
</comp>

<comp id="759" class="1004" name="lshr_ln18_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="54" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln18/37 "/>
</bind>
</comp>

<comp id="765" class="1004" name="shl_ln18_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="54" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="0"/>
<pin id="768" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/37 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_s_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="137" slack="0"/>
<pin id="774" dir="0" index="2" bw="7" slack="0"/>
<pin id="775" dir="0" index="3" bw="8" slack="0"/>
<pin id="776" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/37 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_5_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="137" slack="0"/>
<pin id="784" dir="0" index="2" bw="7" slack="0"/>
<pin id="785" dir="0" index="3" bw="8" slack="0"/>
<pin id="786" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/37 "/>
</bind>
</comp>

<comp id="791" class="1004" name="val_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="32" slack="0"/>
<pin id="795" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/37 "/>
</bind>
</comp>

<comp id="799" class="1004" name="result_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="1"/>
<pin id="802" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_2/38 "/>
</bind>
</comp>

<comp id="804" class="1004" name="result_7_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="32" slack="1"/>
<pin id="808" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_7/38 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln141_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/38 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln145_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/38 "/>
</bind>
</comp>

<comp id="825" class="1004" name="store_ln145_store_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="37"/>
<pin id="828" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/38 "/>
</bind>
</comp>

<comp id="830" class="1005" name="p_y_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="31" slack="0"/>
<pin id="832" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="p_y "/>
</bind>
</comp>

<comp id="837" class="1005" name="result_size_0_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result_size_0 "/>
</bind>
</comp>

<comp id="844" class="1005" name="sum_col_read_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="2"/>
<pin id="846" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_col_read "/>
</bind>
</comp>

<comp id="850" class="1005" name="sum_row_read_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="3"/>
<pin id="852" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sum_row_read "/>
</bind>
</comp>

<comp id="855" class="1005" name="cast_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="1"/>
<pin id="857" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="860" class="1005" name="cast1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="64" slack="1"/>
<pin id="862" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="bound_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="1"/>
<pin id="867" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="870" class="1005" name="add_ln132_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="17"/>
<pin id="872" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="add_ln132 "/>
</bind>
</comp>

<comp id="875" class="1005" name="winSize_width_val_read_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="34"/>
<pin id="877" dir="1" index="1" bw="32" slack="34"/>
</pin_list>
<bind>
<opset="winSize_width_val_read "/>
</bind>
</comp>

<comp id="881" class="1005" name="factor_read_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="5"/>
<pin id="883" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="factor_read "/>
</bind>
</comp>

<comp id="886" class="1005" name="add_ln132_1_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln132_1 "/>
</bind>
</comp>

<comp id="891" class="1005" name="zext_ln132_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln132 "/>
</bind>
</comp>

<comp id="899" class="1005" name="y_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="31" slack="15"/>
<pin id="901" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="904" class="1005" name="trunc_ln132_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="16"/>
<pin id="906" dir="1" index="1" bw="8" slack="16"/>
</pin_list>
<bind>
<opset="trunc_ln132 "/>
</bind>
</comp>

<comp id="909" class="1005" name="notlhs_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="2"/>
<pin id="911" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="914" class="1005" name="notrhs_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="2"/>
<pin id="916" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_2_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="924" class="1005" name="cond_i15_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="64" slack="1"/>
<pin id="926" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cond_i15 "/>
</bind>
</comp>

<comp id="929" class="1005" name="data_1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="64" slack="3"/>
<pin id="931" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="data_1 "/>
</bind>
</comp>

<comp id="935" class="1005" name="xs_sign_1_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="4"/>
<pin id="937" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="xs_sign_1 "/>
</bind>
</comp>

<comp id="940" class="1005" name="zext_ln133_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="2"/>
<pin id="942" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="948" class="1005" name="x_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="31" slack="0"/>
<pin id="950" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="953" class="1005" name="trunc_ln133_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="17" slack="1"/>
<pin id="955" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln133 "/>
</bind>
</comp>

<comp id="958" class="1005" name="icmp_ln139_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="1" slack="16"/>
<pin id="960" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln139 "/>
</bind>
</comp>

<comp id="962" class="1005" name="val_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="1"/>
<pin id="964" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="968" class="1005" name="result_8_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="15"/>
<pin id="970" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="result_8 "/>
</bind>
</comp>

<comp id="973" class="1005" name="icmp_ln61_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="2"/>
<pin id="975" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="978" class="1005" name="icmp_ln61_1_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="2"/>
<pin id="980" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln61_1 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_4_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="988" class="1005" name="select_ln61_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="1"/>
<pin id="990" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln61 "/>
</bind>
</comp>

<comp id="993" class="1005" name="dc_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="64" slack="1"/>
<pin id="995" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="998" class="1005" name="xs_sign_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="1"/>
<pin id="1000" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xs_sign "/>
</bind>
</comp>

<comp id="1003" class="1005" name="val_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="68" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="68" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="68" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="88" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="148" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="148" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="148" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="12" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="148" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="72" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="74" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="16" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="299"><net_src comp="116" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="300"><net_src comp="20" pin="0"/><net_sink comp="269" pin=5"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="269" pin=6"/></net>

<net id="302"><net_src comp="24" pin="0"/><net_sink comp="269" pin=7"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="269" pin=8"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="269" pin=9"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="269" pin=10"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="269" pin=11"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="269" pin=12"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="269" pin=13"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="269" pin=14"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="269" pin=15"/></net>

<net id="311"><net_src comp="42" pin="0"/><net_sink comp="269" pin=16"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="269" pin=17"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="269" pin=18"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="269" pin=19"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="269" pin=20"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="269" pin=21"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="269" pin=22"/></net>

<net id="318"><net_src comp="56" pin="0"/><net_sink comp="269" pin=23"/></net>

<net id="319"><net_src comp="58" pin="0"/><net_sink comp="269" pin=24"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="269" pin=25"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="269" pin=26"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="269" pin=27"/></net>

<net id="337"><net_src comp="102" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="352"><net_src comp="327" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="357"><net_src comp="323" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="363"><net_src comp="330" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="368"><net_src comp="178" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="373"><net_src comp="172" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="379"><net_src comp="166" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="76" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="76" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="395" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="90" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="395" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="354" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="92" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="94" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="96" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="418" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="422" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="98" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="432" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="100" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="456"><net_src comp="448" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="462"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="104" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="106" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="465"><net_src comp="457" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="469"><net_src comp="338" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="112" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="114" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="252" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="252" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="90" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="252" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="505"><net_src comp="269" pin="28"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="120" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="122" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="124" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="515"><net_src comp="126" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="525"><net_src comp="128" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="130" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="516" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="132" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="519" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="507" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="134" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="136" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="138" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="555"><net_src comp="140" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="507" pin="4"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="543" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="537" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="561" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="529" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="529" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="573" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="142" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="577" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="144" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="598"><net_src comp="146" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="605"><net_src comp="142" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="583" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="144" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="146" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="614"><net_src comp="543" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="589" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="599" pin="4"/><net_sink comp="609" pin=2"/></net>

<net id="621"><net_src comp="82" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="354" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="92" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="94" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="96" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="645"><net_src comp="628" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="632" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="98" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="642" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="100" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="104" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="106" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="675"><net_src comp="667" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="684"><net_src comp="112" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="676" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="114" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="693"><net_src comp="122" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="676" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="124" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="126" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="700"><net_src comp="676" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="128" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="130" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="697" pin="1"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="132" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="714"><net_src comp="701" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="687" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="134" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="136" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="138" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="140" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="687" pin="4"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="725" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="719" pin="2"/><net_sink comp="743" pin=2"/></net>

<net id="754"><net_src comp="743" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="751" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="711" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="711" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="755" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="777"><net_src comp="142" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="759" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="144" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="780"><net_src comp="146" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="787"><net_src comp="142" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="765" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="789"><net_src comp="144" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="790"><net_src comp="146" pin="0"/><net_sink comp="781" pin=3"/></net>

<net id="796"><net_src comp="725" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="771" pin="4"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="781" pin="4"/><net_sink comp="791" pin=2"/></net>

<net id="803"><net_src comp="82" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="809"><net_src comp="799" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="810"><net_src comp="804" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="814"><net_src comp="346" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="817"><net_src comp="811" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="818"><net_src comp="811" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="823"><net_src comp="346" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="66" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="150" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="840"><net_src comp="154" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="847"><net_src comp="172" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="853"><net_src comp="178" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="858"><net_src comp="365" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="863"><net_src comp="370" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="868"><net_src comp="342" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="873"><net_src comp="385" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="878"><net_src comp="184" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="884"><net_src comp="190" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="889"><net_src comp="390" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="894"><net_src comp="398" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="902"><net_src comp="408" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="907"><net_src comp="414" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="912"><net_src comp="436" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="917"><net_src comp="442" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="922"><net_src comp="333" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="927"><net_src comp="457" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="932"><net_src comp="466" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="938"><net_src comp="470" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="943"><net_src comp="478" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="951"><net_src comp="487" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="956"><net_src comp="493" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="961"><net_src comp="501" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="609" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="971"><net_src comp="622" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="976"><net_src comp="646" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="981"><net_src comp="652" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="986"><net_src comp="333" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="991"><net_src comp="667" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="996"><net_src comp="338" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1001"><net_src comp="679" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1006"><net_src comp="791" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="804" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_x | {38 }
	Port: result_y | {38 }
	Port: result_w | {38 }
	Port: result_h | {38 }
	Port: coord_8 | {21 22 }
	Port: coord_9 | {21 22 }
	Port: coord_10 | {21 22 }
 - Input state : 
	Port: processImage : factor | {4 }
	Port: processImage : sum_row | {1 }
	Port: processImage : sum_col | {1 }
	Port: processImage : p_read | {1 }
	Port: processImage : IMG1_data | {3 4 }
	Port: processImage : winSize_width_val | {4 }
	Port: processImage : stages_array | {21 22 }
	Port: processImage : tree_thresh_array | {21 22 }
	Port: processImage : weights_array0 | {21 22 }
	Port: processImage : weights_array1 | {21 22 }
	Port: processImage : coord_8 | {21 22 }
	Port: processImage : coord_9 | {21 22 }
	Port: processImage : coord_10 | {21 22 }
	Port: processImage : weights_array2 | {21 22 }
	Port: processImage : alpha1_array | {21 22 }
	Port: processImage : alpha2_array | {21 22 }
	Port: processImage : rectangles_array0 | {21 22 }
	Port: processImage : rectangles_array2 | {21 22 }
	Port: processImage : rectangles_array1 | {21 22 }
	Port: processImage : rectangles_array3 | {21 22 }
	Port: processImage : rectangles_array4 | {21 22 }
	Port: processImage : rectangles_array6 | {21 22 }
	Port: processImage : rectangles_array5 | {21 22 }
	Port: processImage : rectangles_array7 | {21 22 }
	Port: processImage : rectangles_array8 | {21 22 }
	Port: processImage : rectangles_array10 | {21 22 }
	Port: processImage : rectangles_array9 | {21 22 }
	Port: processImage : rectangles_array11 | {21 22 }
	Port: processImage : stages_thresh_array | {21 22 }
  - Chain level:
	State 1
		bound : 1
		store_ln121 : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln132 : 1
		icmp_ln132 : 2
		y : 1
		br_ln132 : 3
		trunc_ln132 : 1
		conv1 : 2
		ret_ln149 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_1 : 1
		empty : 1
		notlhs : 2
		notrhs : 2
	State 14
	State 15
		dc_1 : 1
	State 16
	State 17
	State 18
	State 19
		data_1 : 1
		xs_sign_1 : 2
	State 20
		zext_ln133 : 1
		icmp_ln133 : 2
		x : 1
		br_ln133 : 3
		trunc_ln133 : 1
	State 21
	State 22
		icmp_ln139 : 1
		br_ln139 : 2
		mantissa_1 : 1
		zext_ln15_1 : 2
		zext_ln486_1 : 1
		add_ln486_1 : 2
		tmp : 3
		sub_ln18_1 : 1
		sext_ln18_2 : 2
		select_ln18_2 : 4
		sext_ln18_3 : 5
		zext_ln18_1 : 6
		lshr_ln18_1 : 7
		shl_ln18_1 : 7
		tmp_7 : 8
		tmp_8 : 8
		val_1 : 9
	State 23
		result_8 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		tmp_3 : 1
		trunc_ln61 : 1
		icmp_ln61 : 2
		icmp_ln61_1 : 2
	State 31
	State 32
		dc : 1
	State 33
	State 34
	State 35
	State 36
	State 37
		xs_sign : 1
		xs_exp : 1
		trunc_ln505 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln486 : 2
		add_ln486 : 3
		tmp_6 : 4
		sub_ln18 : 2
		sext_ln18 : 3
		select_ln18 : 5
		sext_ln18_1 : 6
		zext_ln18 : 7
		lshr_ln18 : 8
		shl_ln18 : 8
		tmp_s : 9
		tmp_5 : 9
		val : 10
	State 38
		result_7 : 1
		zext_ln141 : 1
		result_x_addr : 2
		store_ln141 : 3
		result_y_addr : 2
		store_ln142 : 3
		result_w_addr : 2
		store_ln143 : 3
		result_h_addr : 2
		store_ln144 : 3
		add_ln145 : 1
		store_ln145 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_processImage_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_311_2_fu_259 |    1    | 2.38429 |   887   |   917   |
|          |                    grp_cascadeClassifier_fu_269                    |    20   | 21.5393 |   3498  |   3228  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   dadd   |                             grp_fu_338                             |    3    |    0    |   457   |   701   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   lshr   |                         lshr_ln18_1_fu_577                         |    0    |    0    |    0    |   161   |
|          |                          lshr_ln18_fu_759                          |    0    |    0    |    0    |   161   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                          shl_ln18_1_fu_583                         |    0    |    0    |    0    |   161   |
|          |                           shl_ln18_fu_765                          |    0    |    0    |    0    |   161   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                           cond_i15_fu_457                          |    0    |    0    |    0    |    64   |
|          |                        select_ln18_2_fu_561                        |    0    |    0    |    0    |    12   |
|          |                            val_1_fu_609                            |    0    |    0    |    0    |    32   |
|  select  |                           result_8_fu_622                          |    0    |    0    |    0    |    32   |
|          |                         select_ln61_fu_667                         |    0    |    0    |    0    |    64   |
|          |                         select_ln18_fu_743                         |    0    |    0    |    0    |    12   |
|          |                             val_fu_791                             |    0    |    0    |    0    |    32   |
|          |                           result_7_fu_804                          |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          add_ln132_fu_385                          |    0    |    0    |    0    |    39   |
|          |                         add_ln132_1_fu_390                         |    0    |    0    |    0    |    39   |
|          |                              y_fu_408                              |    0    |    0    |    0    |    38   |
|    add   |                              x_fu_487                              |    0    |    0    |    0    |    38   |
|          |                         add_ln486_1_fu_537                         |    0    |    0    |    0    |    18   |
|          |                          add_ln486_fu_719                          |    0    |    0    |    0    |    18   |
|          |                          add_ln145_fu_819                          |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                             grp_fu_323                             |    3    |    0    |   143   |    78   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                             grp_fu_342                             |    4    |    0    |   165   |    49   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          icmp_ln132_fu_403                         |    0    |    0    |    0    |    39   |
|          |                            notlhs_fu_436                           |    0    |    0    |    0    |    15   |
|          |                            notrhs_fu_442                           |    0    |    0    |    0    |    30   |
|   icmp   |                          icmp_ln133_fu_482                         |    0    |    0    |    0    |    39   |
|          |                          icmp_ln139_fu_501                         |    0    |    0    |    0    |    13   |
|          |                          icmp_ln61_fu_646                          |    0    |    0    |    0    |    15   |
|          |                         icmp_ln61_1_fu_652                         |    0    |    0    |    0    |    30   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          sub_ln18_1_fu_551                         |    0    |    0    |    0    |    18   |
|    sub   |                           result_5_fu_617                          |    0    |    0    |    0    |    39   |
|          |                           sub_ln18_fu_733                          |    0    |    0    |    0    |    18   |
|          |                           result_2_fu_799                          |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                           empty_22_fu_448                          |    0    |    0    |    0    |    2    |
|          |                           or_ln61_fu_658                           |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|    and   |                           empty_23_fu_452                          |    0    |    0    |    0    |    2    |
|          |                           and_ln61_fu_662                          |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        p_read_1_read_fu_166                        |    0    |    0    |    0    |    0    |
|          |                      sum_col_read_read_fu_172                      |    0    |    0    |    0    |    0    |
|   read   |                      sum_row_read_read_fu_178                      |    0    |    0    |    0    |    0    |
|          |                 winSize_width_val_read_read_fu_184                 |    0    |    0    |    0    |    0    |
|          |                       factor_read_read_fu_190                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                             grp_fu_327                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   fpext  |                             grp_fu_330                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                             grp_fu_333                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             cast_fu_365                            |    0    |    0    |    0    |    0    |
|          |                            cast1_fu_370                            |    0    |    0    |    0    |    0    |
|          |                          zext_ln132_fu_398                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln133_fu_478                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln15_1_fu_529                         |    0    |    0    |    0    |    0    |
|   zext   |                         zext_ln486_1_fu_533                        |    0    |    0    |    0    |    0    |
|          |                         zext_ln18_1_fu_573                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln15_fu_711                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln486_fu_715                         |    0    |    0    |    0    |    0    |
|          |                          zext_ln18_fu_755                          |    0    |    0    |    0    |    0    |
|          |                          zext_ln141_fu_811                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln132_fu_414                         |    0    |    0    |    0    |    0    |
|          |                            empty_fu_432                            |    0    |    0    |    0    |    0    |
|   trunc  |                         trunc_ln133_fu_493                         |    0    |    0    |    0    |    0    |
|          |                        trunc_ln505_1_fu_516                        |    0    |    0    |    0    |    0    |
|          |                          trunc_ln61_fu_642                         |    0    |    0    |    0    |    0    |
|          |                         trunc_ln505_fu_697                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            tmp_1_fu_422                            |    0    |    0    |    0    |    0    |
|          |                           xs_exp_1_fu_507                          |    0    |    0    |    0    |    0    |
|          |                            tmp_7_fu_589                            |    0    |    0    |    0    |    0    |
|partselect|                            tmp_8_fu_599                            |    0    |    0    |    0    |    0    |
|          |                            tmp_3_fu_632                            |    0    |    0    |    0    |    0    |
|          |                            xs_exp_fu_687                           |    0    |    0    |    0    |    0    |
|          |                            tmp_s_fu_771                            |    0    |    0    |    0    |    0    |
|          |                            tmp_5_fu_781                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          xs_sign_1_fu_470                          |    0    |    0    |    0    |    0    |
| bitselect|                             tmp_fu_543                             |    0    |    0    |    0    |    0    |
|          |                           xs_sign_fu_679                           |    0    |    0    |    0    |    0    |
|          |                            tmp_6_fu_725                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                          mantissa_1_fu_519                         |    0    |    0    |    0    |    0    |
|          |                           mantissa_fu_701                          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         sext_ln18_2_fu_557                         |    0    |    0    |    0    |    0    |
|   sext   |                         sext_ln18_3_fu_569                         |    0    |    0    |    0    |    0    |
|          |                          sext_ln18_fu_739                          |    0    |    0    |    0    |    0    |
|          |                         sext_ln18_1_fu_751                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                    |    31   | 23.9236 |   5150  |   6429  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|SQSUM1_data|   140  |    0   |    0   |    0   |
| SUM1_data |  1540  |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |  1680  |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln132_1_reg_886     |   32   |
|       add_ln132_reg_870      |   32   |
|         bound_reg_865        |   64   |
|         cast1_reg_860        |   64   |
|         cast_reg_855         |   64   |
|       cond_i15_reg_924       |   64   |
|        data_1_reg_929        |   64   |
|          dc_reg_993          |   64   |
|      factor_read_reg_881     |   32   |
|      icmp_ln139_reg_958      |    1   |
|      icmp_ln61_1_reg_978     |    1   |
|       icmp_ln61_reg_973      |    1   |
|        notlhs_reg_909        |    1   |
|        notrhs_reg_914        |    1   |
|          p_y_reg_830         |   31   |
|            reg_349           |   32   |
|            reg_354           |   32   |
|            reg_360           |   64   |
|       result_8_reg_968       |   32   |
|     result_size_0_reg_837    |   32   |
|      select_ln61_reg_988     |   64   |
|     sum_col_read_reg_844     |   32   |
|     sum_row_read_reg_850     |   32   |
|         tmp_2_reg_919        |    1   |
|         tmp_4_reg_983        |    1   |
|      trunc_ln132_reg_904     |    8   |
|      trunc_ln133_reg_953     |   17   |
|         val_1_reg_962        |   32   |
|         val_reg_1003         |   32   |
|winSize_width_val_read_reg_875|   32   |
|          x_2_reg_248         |   31   |
|           x_reg_948          |   31   |
|       xs_sign_1_reg_935      |    1   |
|        xs_sign_reg_998       |    1   |
|           y_reg_899          |   31   |
|      zext_ln132_reg_891      |   32   |
|      zext_ln133_reg_940      |   32   |
+------------------------------+--------+
|             Total            |  1118  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_327 |  p0  |   3  |  31  |   93   ||    14   |
| grp_fu_338 |  p1  |   4  |  64  |   256  ||    20   |
| grp_fu_342 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_342 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   477  || 1.96643 ||    52   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   31   |   23   |  5150  |  6429  |    -   |
|   Memory  |  1680  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   52   |    -   |
|  Register |    -   |    -   |    -   |  1118  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  1680  |   31   |   25   |  6268  |  6481  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
