// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_2_val,
        x_5_val,
        x_6_val,
        x_8_val,
        x_9_val,
        x_10_val,
        x_11_val,
        x_13_val,
        x_14_val,
        x_19_val,
        x_23_val,
        x_25_val,
        x_27_val,
        x_31_val,
        x_34_val,
        x_36_val,
        x_37_val,
        x_40_val,
        x_44_val,
        x_51_val,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [17:0] x_2_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_8_val;
input  [17:0] x_9_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_19_val;
input  [17:0] x_23_val;
input  [17:0] x_25_val;
input  [17:0] x_27_val;
input  [17:0] x_31_val;
input  [17:0] x_34_val;
input  [17:0] x_36_val;
input  [17:0] x_37_val;
input  [17:0] x_40_val;
input  [17:0] x_44_val;
input  [17:0] x_51_val;
output  [11:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln86_fu_396_p2;
reg   [0:0] icmp_ln86_reg_1472;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_419_fu_408_p2;
reg   [0:0] icmp_ln86_419_reg_1481;
wire   [0:0] icmp_ln86_422_fu_426_p2;
reg   [0:0] icmp_ln86_422_reg_1487;
wire   [0:0] icmp_ln86_423_fu_432_p2;
reg   [0:0] icmp_ln86_423_reg_1493;
wire   [0:0] icmp_ln86_428_fu_462_p2;
reg   [0:0] icmp_ln86_428_reg_1499;
wire   [0:0] icmp_ln86_429_fu_468_p2;
reg   [0:0] icmp_ln86_429_reg_1505;
wire   [0:0] icmp_ln86_430_fu_474_p2;
reg   [0:0] icmp_ln86_430_reg_1511;
wire   [0:0] icmp_ln86_431_fu_480_p2;
reg   [0:0] icmp_ln86_431_reg_1517;
wire   [0:0] icmp_ln86_440_fu_534_p2;
reg   [0:0] icmp_ln86_440_reg_1523;
wire   [0:0] icmp_ln86_441_fu_540_p2;
reg   [0:0] icmp_ln86_441_reg_1528;
wire   [0:0] icmp_ln86_442_fu_546_p2;
reg   [0:0] icmp_ln86_442_reg_1533;
wire   [0:0] icmp_ln86_443_fu_552_p2;
reg   [0:0] icmp_ln86_443_reg_1538;
wire   [0:0] icmp_ln86_444_fu_558_p2;
reg   [0:0] icmp_ln86_444_reg_1543;
wire   [0:0] icmp_ln86_445_fu_564_p2;
reg   [0:0] icmp_ln86_445_reg_1548;
wire   [0:0] icmp_ln86_446_fu_570_p2;
reg   [0:0] icmp_ln86_446_reg_1553;
wire   [0:0] icmp_ln86_1401_fu_586_p2;
reg   [0:0] icmp_ln86_1401_reg_1558;
wire   [4:0] select_ln117_421_fu_966_p3;
reg   [4:0] select_ln117_421_reg_1563;
wire    ap_block_pp0_stage0;
wire   [16:0] tmp_fu_576_p4;
wire   [0:0] icmp_ln86_418_fu_402_p2;
wire   [0:0] xor_ln104_201_fu_598_p2;
wire   [0:0] icmp_ln86_420_fu_414_p2;
wire   [0:0] and_ln102_fu_592_p2;
wire   [0:0] xor_ln104_203_fu_616_p2;
wire   [0:0] icmp_ln86_421_fu_420_p2;
wire   [0:0] and_ln104_fu_604_p2;
wire   [0:0] xor_ln104_204_fu_634_p2;
wire   [0:0] icmp_ln86_424_fu_438_p2;
wire   [0:0] and_ln102_404_fu_610_p2;
wire   [0:0] icmp_ln86_425_fu_444_p2;
wire   [0:0] and_ln104_81_fu_622_p2;
wire   [0:0] icmp_ln86_426_fu_450_p2;
wire   [0:0] and_ln102_405_fu_628_p2;
wire   [0:0] icmp_ln86_427_fu_456_p2;
wire   [0:0] and_ln104_82_fu_640_p2;
wire   [0:0] icmp_ln86_432_fu_486_p2;
wire   [0:0] and_ln102_408_fu_646_p2;
wire   [0:0] icmp_ln86_433_fu_492_p2;
wire   [0:0] xor_ln104_207_fu_652_p2;
wire   [0:0] and_ln102_432_fu_700_p2;
wire   [0:0] icmp_ln86_434_fu_498_p2;
wire   [0:0] and_ln102_409_fu_658_p2;
wire   [0:0] icmp_ln86_435_fu_504_p2;
wire   [0:0] xor_ln104_208_fu_664_p2;
wire   [0:0] and_ln102_433_fu_718_p2;
wire   [0:0] icmp_ln86_436_fu_510_p2;
wire   [0:0] and_ln102_410_fu_670_p2;
wire   [0:0] icmp_ln86_437_fu_516_p2;
wire   [0:0] xor_ln104_209_fu_676_p2;
wire   [0:0] and_ln102_434_fu_736_p2;
wire   [0:0] icmp_ln86_438_fu_522_p2;
wire   [0:0] and_ln102_411_fu_682_p2;
wire   [0:0] icmp_ln86_439_fu_528_p2;
wire   [0:0] xor_ln104_210_fu_688_p2;
wire   [0:0] and_ln102_435_fu_754_p2;
wire   [0:0] and_ln102_416_fu_694_p2;
wire   [0:0] xor_ln117_fu_766_p2;
wire   [0:0] and_ln102_417_fu_706_p2;
wire   [1:0] zext_ln117_fu_772_p1;
wire   [0:0] or_ln117_fu_776_p2;
wire   [1:0] select_ln117_fu_782_p3;
wire   [1:0] select_ln117_408_fu_790_p3;
wire   [0:0] and_ln102_418_fu_712_p2;
wire   [2:0] zext_ln117_45_fu_798_p1;
wire   [0:0] or_ln117_388_fu_802_p2;
wire   [2:0] select_ln117_409_fu_808_p3;
wire   [0:0] or_ln117_389_fu_816_p2;
wire   [0:0] and_ln102_419_fu_724_p2;
wire   [2:0] select_ln117_410_fu_822_p3;
wire   [0:0] or_ln117_390_fu_830_p2;
wire   [2:0] select_ln117_411_fu_836_p3;
wire   [2:0] select_ln117_412_fu_844_p3;
wire   [0:0] and_ln102_420_fu_730_p2;
wire   [3:0] zext_ln117_46_fu_852_p1;
wire   [0:0] or_ln117_391_fu_856_p2;
wire   [3:0] select_ln117_413_fu_862_p3;
wire   [0:0] or_ln117_392_fu_870_p2;
wire   [0:0] and_ln102_421_fu_742_p2;
wire   [3:0] select_ln117_414_fu_876_p3;
wire   [0:0] or_ln117_393_fu_884_p2;
wire   [3:0] select_ln117_415_fu_890_p3;
wire   [0:0] or_ln117_394_fu_898_p2;
wire   [0:0] and_ln102_422_fu_748_p2;
wire   [3:0] select_ln117_416_fu_904_p3;
wire   [0:0] or_ln117_395_fu_912_p2;
wire   [3:0] select_ln117_417_fu_918_p3;
wire   [0:0] or_ln117_396_fu_926_p2;
wire   [0:0] and_ln102_423_fu_760_p2;
wire   [3:0] select_ln117_418_fu_932_p3;
wire   [0:0] or_ln117_397_fu_940_p2;
wire   [3:0] select_ln117_419_fu_946_p3;
wire   [3:0] select_ln117_420_fu_954_p3;
wire   [4:0] zext_ln117_47_fu_962_p1;
wire   [0:0] xor_ln104_fu_974_p2;
wire   [0:0] xor_ln104_202_fu_984_p2;
wire   [0:0] and_ln102_403_fu_979_p2;
wire   [0:0] xor_ln104_205_fu_1000_p2;
wire   [0:0] and_ln104_80_fu_989_p2;
wire   [0:0] xor_ln104_206_fu_1016_p2;
wire   [0:0] and_ln102_406_fu_995_p2;
wire   [0:0] and_ln104_83_fu_1005_p2;
wire   [0:0] and_ln102_407_fu_1011_p2;
wire   [0:0] and_ln104_84_fu_1021_p2;
wire   [0:0] and_ln102_412_fu_1027_p2;
wire   [0:0] xor_ln104_211_fu_1032_p2;
wire   [0:0] and_ln102_436_fu_1072_p2;
wire   [0:0] and_ln102_413_fu_1037_p2;
wire   [0:0] xor_ln104_212_fu_1042_p2;
wire   [0:0] and_ln102_437_fu_1088_p2;
wire   [0:0] and_ln102_414_fu_1047_p2;
wire   [0:0] xor_ln104_213_fu_1052_p2;
wire   [0:0] and_ln102_438_fu_1104_p2;
wire   [0:0] and_ln102_415_fu_1057_p2;
wire   [0:0] xor_ln104_214_fu_1062_p2;
wire   [0:0] and_ln102_439_fu_1120_p2;
wire   [0:0] and_ln102_424_fu_1067_p2;
wire   [0:0] or_ln117_398_fu_1131_p2;
wire   [0:0] or_ln117_399_fu_1136_p2;
wire   [0:0] and_ln102_425_fu_1077_p2;
wire   [4:0] select_ln117_422_fu_1141_p3;
wire   [0:0] or_ln117_400_fu_1148_p2;
wire   [4:0] select_ln117_423_fu_1154_p3;
wire   [0:0] or_ln117_401_fu_1162_p2;
wire   [0:0] and_ln102_426_fu_1083_p2;
wire   [4:0] select_ln117_424_fu_1167_p3;
wire   [0:0] or_ln117_402_fu_1175_p2;
wire   [4:0] select_ln117_425_fu_1181_p3;
wire   [0:0] or_ln117_403_fu_1189_p2;
wire   [0:0] and_ln102_427_fu_1093_p2;
wire   [4:0] select_ln117_426_fu_1195_p3;
wire   [0:0] or_ln117_404_fu_1203_p2;
wire   [4:0] select_ln117_427_fu_1209_p3;
wire   [0:0] or_ln117_405_fu_1217_p2;
wire   [0:0] and_ln102_428_fu_1099_p2;
wire   [4:0] select_ln117_428_fu_1222_p3;
wire   [0:0] or_ln117_406_fu_1230_p2;
wire   [4:0] select_ln117_429_fu_1236_p3;
wire   [0:0] or_ln117_407_fu_1244_p2;
wire   [0:0] and_ln102_429_fu_1109_p2;
wire   [4:0] select_ln117_430_fu_1250_p3;
wire   [0:0] or_ln117_408_fu_1258_p2;
wire   [4:0] select_ln117_431_fu_1264_p3;
wire   [0:0] or_ln117_409_fu_1272_p2;
wire   [0:0] and_ln102_430_fu_1115_p2;
wire   [4:0] select_ln117_432_fu_1278_p3;
wire   [0:0] or_ln117_410_fu_1286_p2;
wire   [4:0] select_ln117_433_fu_1292_p3;
wire   [0:0] or_ln117_411_fu_1300_p2;
wire   [0:0] and_ln102_431_fu_1125_p2;
wire   [4:0] select_ln117_434_fu_1306_p3;
wire   [0:0] or_ln117_412_fu_1314_p2;
wire   [4:0] select_ln117_435_fu_1320_p3;
wire   [11:0] agg_result_fu_1336_p65;
wire   [4:0] agg_result_fu_1336_p66;
wire   [11:0] agg_result_fu_1336_p67;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [4:0] agg_result_fu_1336_p1;
wire   [4:0] agg_result_fu_1336_p3;
wire   [4:0] agg_result_fu_1336_p5;
wire   [4:0] agg_result_fu_1336_p7;
wire   [4:0] agg_result_fu_1336_p9;
wire   [4:0] agg_result_fu_1336_p11;
wire   [4:0] agg_result_fu_1336_p13;
wire   [4:0] agg_result_fu_1336_p15;
wire   [4:0] agg_result_fu_1336_p17;
wire   [4:0] agg_result_fu_1336_p19;
wire   [4:0] agg_result_fu_1336_p21;
wire   [4:0] agg_result_fu_1336_p23;
wire   [4:0] agg_result_fu_1336_p25;
wire   [4:0] agg_result_fu_1336_p27;
wire   [4:0] agg_result_fu_1336_p29;
wire   [4:0] agg_result_fu_1336_p31;
wire  signed [4:0] agg_result_fu_1336_p33;
wire  signed [4:0] agg_result_fu_1336_p35;
wire  signed [4:0] agg_result_fu_1336_p37;
wire  signed [4:0] agg_result_fu_1336_p39;
wire  signed [4:0] agg_result_fu_1336_p41;
wire  signed [4:0] agg_result_fu_1336_p43;
wire  signed [4:0] agg_result_fu_1336_p45;
wire  signed [4:0] agg_result_fu_1336_p47;
wire  signed [4:0] agg_result_fu_1336_p49;
wire  signed [4:0] agg_result_fu_1336_p51;
wire  signed [4:0] agg_result_fu_1336_p53;
wire  signed [4:0] agg_result_fu_1336_p55;
wire  signed [4:0] agg_result_fu_1336_p57;
wire  signed [4:0] agg_result_fu_1336_p59;
wire  signed [4:0] agg_result_fu_1336_p61;
wire  signed [4:0] agg_result_fu_1336_p63;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_12_1_1_x31 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x31_U1780(
    .din0(12'd3665),
    .din1(12'd645),
    .din2(12'd1671),
    .din3(12'd3779),
    .din4(12'd2019),
    .din5(12'd3999),
    .din6(12'd3795),
    .din7(12'd1275),
    .din8(12'd3610),
    .din9(12'd321),
    .din10(12'd1762),
    .din11(12'd320),
    .din12(12'd3902),
    .din13(12'd376),
    .din14(12'd3943),
    .din15(12'd3586),
    .din16(12'd3935),
    .din17(12'd721),
    .din18(12'd3455),
    .din19(12'd139),
    .din20(12'd103),
    .din21(12'd1697),
    .din22(12'd4092),
    .din23(12'd532),
    .din24(12'd3449),
    .din25(12'd124),
    .din26(12'd4049),
    .din27(12'd3705),
    .din28(12'd1243),
    .din29(12'd237),
    .din30(12'd3575),
    .din31(12'd3),
    .def(agg_result_fu_1336_p65),
    .sel(agg_result_fu_1336_p66),
    .dout(agg_result_fu_1336_p67)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln86_1401_reg_1558 <= icmp_ln86_1401_fu_586_p2;
        icmp_ln86_419_reg_1481 <= icmp_ln86_419_fu_408_p2;
        icmp_ln86_422_reg_1487 <= icmp_ln86_422_fu_426_p2;
        icmp_ln86_423_reg_1493 <= icmp_ln86_423_fu_432_p2;
        icmp_ln86_428_reg_1499 <= icmp_ln86_428_fu_462_p2;
        icmp_ln86_429_reg_1505 <= icmp_ln86_429_fu_468_p2;
        icmp_ln86_430_reg_1511 <= icmp_ln86_430_fu_474_p2;
        icmp_ln86_431_reg_1517 <= icmp_ln86_431_fu_480_p2;
        icmp_ln86_440_reg_1523 <= icmp_ln86_440_fu_534_p2;
        icmp_ln86_441_reg_1528 <= icmp_ln86_441_fu_540_p2;
        icmp_ln86_442_reg_1533 <= icmp_ln86_442_fu_546_p2;
        icmp_ln86_443_reg_1538 <= icmp_ln86_443_fu_552_p2;
        icmp_ln86_444_reg_1543 <= icmp_ln86_444_fu_558_p2;
        icmp_ln86_445_reg_1548 <= icmp_ln86_445_fu_564_p2;
        icmp_ln86_446_reg_1553 <= icmp_ln86_446_fu_570_p2;
        icmp_ln86_reg_1472 <= icmp_ln86_fu_396_p2;
        select_ln117_421_reg_1563 <= select_ln117_421_fu_966_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_fu_1336_p65 = 'bx;

assign agg_result_fu_1336_p66 = ((or_ln117_412_fu_1314_p2[0:0] == 1'b1) ? select_ln117_435_fu_1320_p3 : 5'd31);

assign and_ln102_403_fu_979_p2 = (xor_ln104_fu_974_p2 & icmp_ln86_419_reg_1481);

assign and_ln102_404_fu_610_p2 = (icmp_ln86_420_fu_414_p2 & and_ln102_fu_592_p2);

assign and_ln102_405_fu_628_p2 = (icmp_ln86_421_fu_420_p2 & and_ln104_fu_604_p2);

assign and_ln102_406_fu_995_p2 = (icmp_ln86_422_reg_1487 & and_ln102_403_fu_979_p2);

assign and_ln102_407_fu_1011_p2 = (icmp_ln86_423_reg_1493 & and_ln104_80_fu_989_p2);

assign and_ln102_408_fu_646_p2 = (icmp_ln86_424_fu_438_p2 & and_ln102_404_fu_610_p2);

assign and_ln102_409_fu_658_p2 = (icmp_ln86_425_fu_444_p2 & and_ln104_81_fu_622_p2);

assign and_ln102_410_fu_670_p2 = (icmp_ln86_426_fu_450_p2 & and_ln102_405_fu_628_p2);

assign and_ln102_411_fu_682_p2 = (icmp_ln86_427_fu_456_p2 & and_ln104_82_fu_640_p2);

assign and_ln102_412_fu_1027_p2 = (icmp_ln86_428_reg_1499 & and_ln102_406_fu_995_p2);

assign and_ln102_413_fu_1037_p2 = (icmp_ln86_429_reg_1505 & and_ln104_83_fu_1005_p2);

assign and_ln102_414_fu_1047_p2 = (icmp_ln86_430_reg_1511 & and_ln102_407_fu_1011_p2);

assign and_ln102_415_fu_1057_p2 = (icmp_ln86_431_reg_1517 & and_ln104_84_fu_1021_p2);

assign and_ln102_416_fu_694_p2 = (icmp_ln86_432_fu_486_p2 & and_ln102_408_fu_646_p2);

assign and_ln102_417_fu_706_p2 = (and_ln102_432_fu_700_p2 & and_ln102_404_fu_610_p2);

assign and_ln102_418_fu_712_p2 = (icmp_ln86_434_fu_498_p2 & and_ln102_409_fu_658_p2);

assign and_ln102_419_fu_724_p2 = (and_ln104_81_fu_622_p2 & and_ln102_433_fu_718_p2);

assign and_ln102_420_fu_730_p2 = (icmp_ln86_436_fu_510_p2 & and_ln102_410_fu_670_p2);

assign and_ln102_421_fu_742_p2 = (and_ln102_434_fu_736_p2 & and_ln102_405_fu_628_p2);

assign and_ln102_422_fu_748_p2 = (icmp_ln86_438_fu_522_p2 & and_ln102_411_fu_682_p2);

assign and_ln102_423_fu_760_p2 = (and_ln104_82_fu_640_p2 & and_ln102_435_fu_754_p2);

assign and_ln102_424_fu_1067_p2 = (icmp_ln86_440_reg_1523 & and_ln102_412_fu_1027_p2);

assign and_ln102_425_fu_1077_p2 = (and_ln102_436_fu_1072_p2 & and_ln102_406_fu_995_p2);

assign and_ln102_426_fu_1083_p2 = (icmp_ln86_442_reg_1533 & and_ln102_413_fu_1037_p2);

assign and_ln102_427_fu_1093_p2 = (and_ln104_83_fu_1005_p2 & and_ln102_437_fu_1088_p2);

assign and_ln102_428_fu_1099_p2 = (icmp_ln86_444_reg_1543 & and_ln102_414_fu_1047_p2);

assign and_ln102_429_fu_1109_p2 = (and_ln102_438_fu_1104_p2 & and_ln102_407_fu_1011_p2);

assign and_ln102_430_fu_1115_p2 = (icmp_ln86_446_reg_1553 & and_ln102_415_fu_1057_p2);

assign and_ln102_431_fu_1125_p2 = (and_ln104_84_fu_1021_p2 & and_ln102_439_fu_1120_p2);

assign and_ln102_432_fu_700_p2 = (xor_ln104_207_fu_652_p2 & icmp_ln86_433_fu_492_p2);

assign and_ln102_433_fu_718_p2 = (xor_ln104_208_fu_664_p2 & icmp_ln86_435_fu_504_p2);

assign and_ln102_434_fu_736_p2 = (xor_ln104_209_fu_676_p2 & icmp_ln86_437_fu_516_p2);

assign and_ln102_435_fu_754_p2 = (xor_ln104_210_fu_688_p2 & icmp_ln86_439_fu_528_p2);

assign and_ln102_436_fu_1072_p2 = (xor_ln104_211_fu_1032_p2 & icmp_ln86_441_reg_1528);

assign and_ln102_437_fu_1088_p2 = (xor_ln104_212_fu_1042_p2 & icmp_ln86_443_reg_1538);

assign and_ln102_438_fu_1104_p2 = (xor_ln104_213_fu_1052_p2 & icmp_ln86_445_reg_1548);

assign and_ln102_439_fu_1120_p2 = (xor_ln104_214_fu_1062_p2 & icmp_ln86_1401_reg_1558);

assign and_ln102_fu_592_p2 = (icmp_ln86_fu_396_p2 & icmp_ln86_418_fu_402_p2);

assign and_ln104_80_fu_989_p2 = (xor_ln104_fu_974_p2 & xor_ln104_202_fu_984_p2);

assign and_ln104_81_fu_622_p2 = (xor_ln104_203_fu_616_p2 & and_ln102_fu_592_p2);

assign and_ln104_82_fu_640_p2 = (xor_ln104_204_fu_634_p2 & and_ln104_fu_604_p2);

assign and_ln104_83_fu_1005_p2 = (xor_ln104_205_fu_1000_p2 & and_ln102_403_fu_979_p2);

assign and_ln104_84_fu_1021_p2 = (xor_ln104_206_fu_1016_p2 & and_ln104_80_fu_989_p2);

assign and_ln104_fu_604_p2 = (xor_ln104_201_fu_598_p2 & icmp_ln86_fu_396_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = agg_result_fu_1336_p67;

assign icmp_ln86_1401_fu_586_p2 = (($signed(tmp_fu_576_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_418_fu_402_p2 = (($signed(x_37_val) < $signed(18'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_419_fu_408_p2 = (($signed(x_51_val) < $signed(18'd262137)) ? 1'b1 : 1'b0);

assign icmp_ln86_420_fu_414_p2 = (($signed(x_23_val) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_421_fu_420_p2 = (($signed(x_34_val) < $signed(18'd416)) ? 1'b1 : 1'b0);

assign icmp_ln86_422_fu_426_p2 = (($signed(x_23_val) < $signed(18'd30)) ? 1'b1 : 1'b0);

assign icmp_ln86_423_fu_432_p2 = (($signed(x_34_val) < $signed(18'd383)) ? 1'b1 : 1'b0);

assign icmp_ln86_424_fu_438_p2 = (($signed(x_19_val) < $signed(18'd204)) ? 1'b1 : 1'b0);

assign icmp_ln86_425_fu_444_p2 = (($signed(x_8_val) < $signed(18'd263)) ? 1'b1 : 1'b0);

assign icmp_ln86_426_fu_450_p2 = (($signed(x_19_val) < $signed(18'd199)) ? 1'b1 : 1'b0);

assign icmp_ln86_427_fu_456_p2 = (($signed(x_40_val) < $signed(18'd183)) ? 1'b1 : 1'b0);

assign icmp_ln86_428_fu_462_p2 = (($signed(x_13_val) < $signed(18'd452)) ? 1'b1 : 1'b0);

assign icmp_ln86_429_fu_468_p2 = (($signed(x_8_val) < $signed(18'd1487)) ? 1'b1 : 1'b0);

assign icmp_ln86_430_fu_474_p2 = (($signed(x_2_val) < $signed(18'd260729)) ? 1'b1 : 1'b0);

assign icmp_ln86_431_fu_480_p2 = (($signed(x_36_val) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_432_fu_486_p2 = (($signed(x_13_val) < $signed(18'd470)) ? 1'b1 : 1'b0);

assign icmp_ln86_433_fu_492_p2 = (($signed(x_25_val) < $signed(18'd25)) ? 1'b1 : 1'b0);

assign icmp_ln86_434_fu_498_p2 = (($signed(x_13_val) < $signed(18'd450)) ? 1'b1 : 1'b0);

assign icmp_ln86_435_fu_504_p2 = (($signed(x_5_val) < $signed(18'd9019)) ? 1'b1 : 1'b0);

assign icmp_ln86_436_fu_510_p2 = (($signed(x_9_val) < $signed(18'd466)) ? 1'b1 : 1'b0);

assign icmp_ln86_437_fu_516_p2 = (($signed(x_11_val) < $signed(18'd641)) ? 1'b1 : 1'b0);

assign icmp_ln86_438_fu_522_p2 = (($signed(x_5_val) < $signed(18'd16595)) ? 1'b1 : 1'b0);

assign icmp_ln86_439_fu_528_p2 = (($signed(x_10_val) < $signed(18'd839)) ? 1'b1 : 1'b0);

assign icmp_ln86_440_fu_534_p2 = (($signed(x_6_val) < $signed(18'd9511)) ? 1'b1 : 1'b0);

assign icmp_ln86_441_fu_540_p2 = (($signed(x_14_val) < $signed(18'd51)) ? 1'b1 : 1'b0);

assign icmp_ln86_442_fu_546_p2 = (($signed(x_44_val) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_443_fu_552_p2 = (($signed(x_9_val) < $signed(18'd1809)) ? 1'b1 : 1'b0);

assign icmp_ln86_444_fu_558_p2 = (($signed(x_51_val) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_445_fu_564_p2 = (($signed(x_27_val) < $signed(18'd24814)) ? 1'b1 : 1'b0);

assign icmp_ln86_446_fu_570_p2 = (($signed(x_11_val) < $signed(18'd446)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_396_p2 = (($signed(x_19_val) < $signed(18'd243)) ? 1'b1 : 1'b0);

assign or_ln117_388_fu_802_p2 = (and_ln102_418_fu_712_p2 | and_ln102_404_fu_610_p2);

assign or_ln117_389_fu_816_p2 = (and_ln102_409_fu_658_p2 | and_ln102_404_fu_610_p2);

assign or_ln117_390_fu_830_p2 = (or_ln117_389_fu_816_p2 | and_ln102_419_fu_724_p2);

assign or_ln117_391_fu_856_p2 = (and_ln102_fu_592_p2 | and_ln102_420_fu_730_p2);

assign or_ln117_392_fu_870_p2 = (and_ln102_fu_592_p2 | and_ln102_410_fu_670_p2);

assign or_ln117_393_fu_884_p2 = (or_ln117_392_fu_870_p2 | and_ln102_421_fu_742_p2);

assign or_ln117_394_fu_898_p2 = (and_ln102_fu_592_p2 | and_ln102_405_fu_628_p2);

assign or_ln117_395_fu_912_p2 = (or_ln117_394_fu_898_p2 | and_ln102_422_fu_748_p2);

assign or_ln117_396_fu_926_p2 = (or_ln117_394_fu_898_p2 | and_ln102_411_fu_682_p2);

assign or_ln117_397_fu_940_p2 = (or_ln117_396_fu_926_p2 | and_ln102_423_fu_760_p2);

assign or_ln117_398_fu_1131_p2 = (icmp_ln86_reg_1472 | and_ln102_424_fu_1067_p2);

assign or_ln117_399_fu_1136_p2 = (icmp_ln86_reg_1472 | and_ln102_412_fu_1027_p2);

assign or_ln117_400_fu_1148_p2 = (or_ln117_399_fu_1136_p2 | and_ln102_425_fu_1077_p2);

assign or_ln117_401_fu_1162_p2 = (icmp_ln86_reg_1472 | and_ln102_406_fu_995_p2);

assign or_ln117_402_fu_1175_p2 = (or_ln117_401_fu_1162_p2 | and_ln102_426_fu_1083_p2);

assign or_ln117_403_fu_1189_p2 = (or_ln117_401_fu_1162_p2 | and_ln102_413_fu_1037_p2);

assign or_ln117_404_fu_1203_p2 = (or_ln117_403_fu_1189_p2 | and_ln102_427_fu_1093_p2);

assign or_ln117_405_fu_1217_p2 = (icmp_ln86_reg_1472 | and_ln102_403_fu_979_p2);

assign or_ln117_406_fu_1230_p2 = (or_ln117_405_fu_1217_p2 | and_ln102_428_fu_1099_p2);

assign or_ln117_407_fu_1244_p2 = (or_ln117_405_fu_1217_p2 | and_ln102_414_fu_1047_p2);

assign or_ln117_408_fu_1258_p2 = (or_ln117_407_fu_1244_p2 | and_ln102_429_fu_1109_p2);

assign or_ln117_409_fu_1272_p2 = (or_ln117_405_fu_1217_p2 | and_ln102_407_fu_1011_p2);

assign or_ln117_410_fu_1286_p2 = (or_ln117_409_fu_1272_p2 | and_ln102_430_fu_1115_p2);

assign or_ln117_411_fu_1300_p2 = (or_ln117_409_fu_1272_p2 | and_ln102_415_fu_1057_p2);

assign or_ln117_412_fu_1314_p2 = (or_ln117_411_fu_1300_p2 | and_ln102_431_fu_1125_p2);

assign or_ln117_fu_776_p2 = (and_ln102_417_fu_706_p2 | and_ln102_408_fu_646_p2);

assign select_ln117_408_fu_790_p3 = ((or_ln117_fu_776_p2[0:0] == 1'b1) ? select_ln117_fu_782_p3 : 2'd3);

assign select_ln117_409_fu_808_p3 = ((and_ln102_404_fu_610_p2[0:0] == 1'b1) ? zext_ln117_45_fu_798_p1 : 3'd4);

assign select_ln117_410_fu_822_p3 = ((or_ln117_388_fu_802_p2[0:0] == 1'b1) ? select_ln117_409_fu_808_p3 : 3'd5);

assign select_ln117_411_fu_836_p3 = ((or_ln117_389_fu_816_p2[0:0] == 1'b1) ? select_ln117_410_fu_822_p3 : 3'd6);

assign select_ln117_412_fu_844_p3 = ((or_ln117_390_fu_830_p2[0:0] == 1'b1) ? select_ln117_411_fu_836_p3 : 3'd7);

assign select_ln117_413_fu_862_p3 = ((and_ln102_fu_592_p2[0:0] == 1'b1) ? zext_ln117_46_fu_852_p1 : 4'd8);

assign select_ln117_414_fu_876_p3 = ((or_ln117_391_fu_856_p2[0:0] == 1'b1) ? select_ln117_413_fu_862_p3 : 4'd9);

assign select_ln117_415_fu_890_p3 = ((or_ln117_392_fu_870_p2[0:0] == 1'b1) ? select_ln117_414_fu_876_p3 : 4'd10);

assign select_ln117_416_fu_904_p3 = ((or_ln117_393_fu_884_p2[0:0] == 1'b1) ? select_ln117_415_fu_890_p3 : 4'd11);

assign select_ln117_417_fu_918_p3 = ((or_ln117_394_fu_898_p2[0:0] == 1'b1) ? select_ln117_416_fu_904_p3 : 4'd12);

assign select_ln117_418_fu_932_p3 = ((or_ln117_395_fu_912_p2[0:0] == 1'b1) ? select_ln117_417_fu_918_p3 : 4'd13);

assign select_ln117_419_fu_946_p3 = ((or_ln117_396_fu_926_p2[0:0] == 1'b1) ? select_ln117_418_fu_932_p3 : 4'd14);

assign select_ln117_420_fu_954_p3 = ((or_ln117_397_fu_940_p2[0:0] == 1'b1) ? select_ln117_419_fu_946_p3 : 4'd15);

assign select_ln117_421_fu_966_p3 = ((icmp_ln86_fu_396_p2[0:0] == 1'b1) ? zext_ln117_47_fu_962_p1 : 5'd16);

assign select_ln117_422_fu_1141_p3 = ((or_ln117_398_fu_1131_p2[0:0] == 1'b1) ? select_ln117_421_reg_1563 : 5'd17);

assign select_ln117_423_fu_1154_p3 = ((or_ln117_399_fu_1136_p2[0:0] == 1'b1) ? select_ln117_422_fu_1141_p3 : 5'd18);

assign select_ln117_424_fu_1167_p3 = ((or_ln117_400_fu_1148_p2[0:0] == 1'b1) ? select_ln117_423_fu_1154_p3 : 5'd19);

assign select_ln117_425_fu_1181_p3 = ((or_ln117_401_fu_1162_p2[0:0] == 1'b1) ? select_ln117_424_fu_1167_p3 : 5'd20);

assign select_ln117_426_fu_1195_p3 = ((or_ln117_402_fu_1175_p2[0:0] == 1'b1) ? select_ln117_425_fu_1181_p3 : 5'd21);

assign select_ln117_427_fu_1209_p3 = ((or_ln117_403_fu_1189_p2[0:0] == 1'b1) ? select_ln117_426_fu_1195_p3 : 5'd22);

assign select_ln117_428_fu_1222_p3 = ((or_ln117_404_fu_1203_p2[0:0] == 1'b1) ? select_ln117_427_fu_1209_p3 : 5'd23);

assign select_ln117_429_fu_1236_p3 = ((or_ln117_405_fu_1217_p2[0:0] == 1'b1) ? select_ln117_428_fu_1222_p3 : 5'd24);

assign select_ln117_430_fu_1250_p3 = ((or_ln117_406_fu_1230_p2[0:0] == 1'b1) ? select_ln117_429_fu_1236_p3 : 5'd25);

assign select_ln117_431_fu_1264_p3 = ((or_ln117_407_fu_1244_p2[0:0] == 1'b1) ? select_ln117_430_fu_1250_p3 : 5'd26);

assign select_ln117_432_fu_1278_p3 = ((or_ln117_408_fu_1258_p2[0:0] == 1'b1) ? select_ln117_431_fu_1264_p3 : 5'd27);

assign select_ln117_433_fu_1292_p3 = ((or_ln117_409_fu_1272_p2[0:0] == 1'b1) ? select_ln117_432_fu_1278_p3 : 5'd28);

assign select_ln117_434_fu_1306_p3 = ((or_ln117_410_fu_1286_p2[0:0] == 1'b1) ? select_ln117_433_fu_1292_p3 : 5'd29);

assign select_ln117_435_fu_1320_p3 = ((or_ln117_411_fu_1300_p2[0:0] == 1'b1) ? select_ln117_434_fu_1306_p3 : 5'd30);

assign select_ln117_fu_782_p3 = ((and_ln102_408_fu_646_p2[0:0] == 1'b1) ? zext_ln117_fu_772_p1 : 2'd2);

assign tmp_fu_576_p4 = {{x_31_val[17:1]}};

assign xor_ln104_201_fu_598_p2 = (icmp_ln86_418_fu_402_p2 ^ 1'd1);

assign xor_ln104_202_fu_984_p2 = (icmp_ln86_419_reg_1481 ^ 1'd1);

assign xor_ln104_203_fu_616_p2 = (icmp_ln86_420_fu_414_p2 ^ 1'd1);

assign xor_ln104_204_fu_634_p2 = (icmp_ln86_421_fu_420_p2 ^ 1'd1);

assign xor_ln104_205_fu_1000_p2 = (icmp_ln86_422_reg_1487 ^ 1'd1);

assign xor_ln104_206_fu_1016_p2 = (icmp_ln86_423_reg_1493 ^ 1'd1);

assign xor_ln104_207_fu_652_p2 = (icmp_ln86_424_fu_438_p2 ^ 1'd1);

assign xor_ln104_208_fu_664_p2 = (icmp_ln86_425_fu_444_p2 ^ 1'd1);

assign xor_ln104_209_fu_676_p2 = (icmp_ln86_426_fu_450_p2 ^ 1'd1);

assign xor_ln104_210_fu_688_p2 = (icmp_ln86_427_fu_456_p2 ^ 1'd1);

assign xor_ln104_211_fu_1032_p2 = (icmp_ln86_428_reg_1499 ^ 1'd1);

assign xor_ln104_212_fu_1042_p2 = (icmp_ln86_429_reg_1505 ^ 1'd1);

assign xor_ln104_213_fu_1052_p2 = (icmp_ln86_430_reg_1511 ^ 1'd1);

assign xor_ln104_214_fu_1062_p2 = (icmp_ln86_431_reg_1517 ^ 1'd1);

assign xor_ln104_fu_974_p2 = (icmp_ln86_reg_1472 ^ 1'd1);

assign xor_ln117_fu_766_p2 = (1'd1 ^ and_ln102_416_fu_694_p2);

assign zext_ln117_45_fu_798_p1 = select_ln117_408_fu_790_p3;

assign zext_ln117_46_fu_852_p1 = select_ln117_412_fu_844_p3;

assign zext_ln117_47_fu_962_p1 = select_ln117_420_fu_954_p3;

assign zext_ln117_fu_772_p1 = xor_ln117_fu_766_p2;

endmodule //my_prj_decision_function_16
