$date
	Sun Jul 20 00:27:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 4 ! result [3:0] $end
$var wire 1 " done $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % clk $end
$var reg 3 & opcode [2:0] $end
$var reg 1 ' rst $end
$var reg 1 ( start $end
$scope module dut $end
$var wire 4 ) A [3:0] $end
$var wire 4 * B [3:0] $end
$var wire 1 % clk $end
$var wire 3 + opcode [2:0] $end
$var wire 1 ' rst_n $end
$var wire 1 ( start $end
$var parameter 2 , DONE $end
$var parameter 2 - EXECUTE $end
$var parameter 2 . IDLE $end
$var reg 4 / alu_result [3:0] $end
$var reg 1 " done $end
$var reg 2 0 next_state [1:0] $end
$var reg 4 1 result [3:0] $end
$var reg 2 2 state [1:0] $end
$upscope $end
$scope task apply_inputs $end
$var reg 4 3 in1 [3:0] $end
$var reg 4 4 in2 [3:0] $end
$var reg 3 5 op [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 .
b1 -
b10 ,
$end
#0
$dumpvars
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
b0 /
b0 +
b0 *
b0 )
0(
1'
b0 &
0%
b0 $
b0 #
x"
bx !
$end
#5000
1%
#10000
b0 0
0"
b0 !
b0 1
b0 2
0%
0'
#15000
1%
#20000
b1 0
b1111 /
1(
b101 $
b101 *
b1010 #
b1010 )
0%
b101 4
b1010 3
b0 5
1'
#25000
b10 0
b1 2
1%
#30000
b10 0
0(
0%
#35000
b0 0
b10 2
b1111 !
b1111 1
1%
#40000
0%
#45000
1"
b0 2
1%
#50000
0%
#55000
0"
b0 !
b0 1
b100 4
b1001 3
b1 5
1%
#60000
b1 0
b101 /
1(
b100 $
b100 *
b1001 #
b1001 )
b1 &
b1 +
0%
#65000
b10 0
b1 2
1%
#70000
b10 0
0(
0%
#75000
b0 0
b10 2
b101 !
b101 1
1%
#80000
0%
#85000
1"
b0 2
1%
#90000
0%
#95000
0"
b0 !
b0 1
b110 4
b1100 3
b10 5
1%
#100000
b1 0
b100 /
1(
b110 $
b110 *
b1100 #
b1100 )
b10 &
b10 +
0%
#105000
b10 0
b1 2
1%
#110000
b10 0
0(
0%
#115000
b0 0
b10 2
b100 !
b100 1
1%
#120000
0%
#125000
1"
b0 2
1%
#130000
0%
#135000
0"
b0 !
b0 1
1%
#140000
0%
#145000
1%
#150000
0%
#155000
1%
