
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -72 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/craig robertson/Desktop/FPGB/FPGB/pa.fromHdl.tcl}
# create_project -name FPGB -dir "C:/Users/craig robertson/Desktop/FPGB/FPGB/planAhead_run_3" -part xc5vlx50tff1136-1
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "FPGB.ucf" [current_fileset -constrset]
Adding file 'C:/Users/craig robertson/Desktop/FPGB/FPGB/FPGB.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {rtl/ROM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/RAM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/cpu_control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/RAM_dual_port_15b.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files [list {ipcore_dir/RAM_dual_port_15b.ngc}]
# set hdlfile [add_files [list {rtl/special_registers.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/ppu.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/memory_router.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/memory.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/mbc.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/frame_buffer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/dma_engine.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/cpu_top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/chrontel_serial_bus_driver.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/chrontel_CH7301C_driver.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/systemPLL.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {rtl/FPGB.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top FPGB $srcset
# add_files [list {FPGB.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc5vlx50tff1136-1
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/ROM.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/RAM.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/cpu_control.v" into library work
Parsing verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/control_word.vh" included at line 23. [C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/cpu_control.v:23]
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/ALU.v" into library work
Parsing verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/control_word.vh" included at line 13. [C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/ALU.v:13]
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/ipcore_dir/RAM_dual_port_15b.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/special_registers.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/ppu.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/memory_router.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/memory.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/mbc.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/frame_buffer.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/dma_engine.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/cpu_top.v" into library work
Parsing verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/control_word.vh" included at line 25. [C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/cpu_top.v:25]
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/chrontel_serial_bus_driver.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/chrontel_CH7301C_driver.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/ipcore_dir/systemPLL.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/FPGB.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_dual_port_15b.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_dual_port_15b.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_dual_port_15b.edif ...
ngc2edif: Total memory usage is 80852 kilobytes

Reading core file 'C:/Users/craig robertson/Desktop/FPGB/FPGB/ipcore_dir/RAM_dual_port_15b.ngc' for (cell view 'RAM_dual_port_15b', library 'work', file 'RAM_dual_port_15b.v')
Parsing EDIF File [./.Xil/PlanAhead-11832-EDBCWL0961/ngc2edif/RAM_dual_port_15b.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-11832-EDBCWL0961/ngc2edif/RAM_dual_port_15b.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
INFO: [Device 21-21] Reading bus macro file C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/pr_bus_macros.xml
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/virtex5/virtex5lxt/xc5vlx50t/ff1136/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/drc.xml
Parsing UCF File [C:/Users/craig robertson/Desktop/FPGB/FPGB/FPGB.ucf]
Finished Parsing UCF File [C:/Users/craig robertson/Desktop/FPGB/FPGB/FPGB.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 782e45ad
open_rtl_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 732.711 ; gain = 296.512
update_compile_order -fileset sim_1
startgroup
set_property package_pin AD25 [get_ports cpu_led]
endgroup
set_property iostandard LVCMOS18 [get_ports [list cpu_led]]
save_constraints
refresh_design
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/ROM.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/RAM.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/cpu_control.v" into library work
Parsing verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/control_word.vh" included at line 23. [C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/cpu_control.v:23]
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/ALU.v" into library work
Parsing verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/control_word.vh" included at line 13. [C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/ALU.v:13]
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/ipcore_dir/RAM_dual_port_15b.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/special_registers.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/ppu.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/memory_router.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/memory.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/mbc.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/frame_buffer.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/dma_engine.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/cpu_top.v" into library work
Parsing verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/control_word.vh" included at line 25. [C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/cpu_top.v:25]
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/chrontel_serial_bus_driver.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/chrontel_CH7301C_driver.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/ipcore_dir/systemPLL.v" into library work
Analyzing Verilog file "C:/Users/craig robertson/Desktop/FPGB/FPGB/rtl/FPGB.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_dual_port_15b.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_dual_port_15b.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_dual_port_15b.edif ...
ngc2edif: Total memory usage is 81300 kilobytes

Reading core file 'C:/Users/craig robertson/Desktop/FPGB/FPGB/ipcore_dir/RAM_dual_port_15b.ngc' for (cell view 'RAM_dual_port_15b', library 'work', file 'RAM_dual_port_15b.v')
Parsing EDIF File [./.Xil/PlanAhead-11832-EDBCWL0961/ngc2edif/RAM_dual_port_15b.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-11832-EDBCWL0961/ngc2edif/RAM_dual_port_15b.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn]
Parsing UCF File [C:/Users/craig robertson/Desktop/FPGB/FPGB/FPGB.ucf]
Finished Parsing UCF File [C:/Users/craig robertson/Desktop/FPGB/FPGB/FPGB.ucf]
refresh_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 787.539 ; gain = 0.000
startgroup
set_property package_pin AE24 [get_ports debug_led]
endgroup
set_property iostandard LVCMOS18 [get_ports [list debug_led]]
save_constraints
