$date
	Tue Jul 23 10:48:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_41_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 2 & sel [1:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 2 ' sel [1:0] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
0%
0$
0#
0"
0!
$end
#10000
1!
1"
#20000
b1 &
b1 '
1#
0"
#30000
b10 &
b10 '
1$
0#
#40000
b11 &
b11 '
1%
0$
#50000
b0 &
b0 '
0%
1#
1"
#60000
b1 &
b1 '
1$
0"
#70000
b10 &
b10 '
1%
0#
#80000
b11 &
b11 '
0$
1"
#90000
b0 &
b0 '
1$
1#
#100000
b1 &
b1 '
#110000
b10 &
b10 '
#120000
b11 &
b11 '
#130000
