Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Nov 29 13:08:16 2023
| Host         : jason-XPS-13-9343 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OffRAMPS_top_timing_summary_routed.rpt -pb OffRAMPS_top_timing_summary_routed.pb -rpx OffRAMPS_top_timing_summary_routed.rpx -warn_on_violation
| Design       : OffRAMPS_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.115        0.000                      0                    7        0.189        0.000                      0                    7       41.160        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        81.115        0.000                      0                    7        0.189        0.000                      0                    7       41.160        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       81.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.115ns  (required time - arrival time)
  Source:                 HomingDetector/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/s_homing_complete_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.580ns (35.510%)  route 1.053ns (64.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.548     5.092    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  HomingDetector/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.666     6.214    HomingDetector/FSM_sequential_state_reg_n_0_[0]
    SLICE_X47Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.338 r  HomingDetector/s_homing_complete_i_1/O
                         net (fo=1, routed)           0.387     6.725    HomingDetector/next_state0
    SLICE_X46Y84         FDSE                                         r  HomingDetector/s_homing_complete_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.432    88.126    HomingDetector/CLK
    SLICE_X46Y84         FDSE                                         r  HomingDetector/s_homing_complete_reg/C
                         clock pessimism              0.273    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X46Y84         FDSE (Setup_fdse_C_S)       -0.524    87.840    HomingDetector/s_homing_complete_reg
  -------------------------------------------------------------------
                         required time                         87.840    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                 81.115    

Slack (MET) :             81.904ns  (required time - arrival time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            bypass_mode_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.580ns (41.636%)  route 0.813ns (58.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.546     5.090    sysclk_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.813     6.359    p_0_in[1]
    SLICE_X44Y80         LUT3 (Prop_lut3_I1_O)        0.124     6.483 r  bypass_mode_en_i_1/O
                         net (fo=1, routed)           0.000     6.483    bypass_mode_en_i_1_n_0
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.427    88.121    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)        0.029    88.386    bypass_mode_en_reg
  -------------------------------------------------------------------
                         required time                         88.386    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                 81.904    

Slack (MET) :             82.014ns  (required time - arrival time)
  Source:                 HomingDetector/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.115%)  route 0.625ns (59.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.548     5.092    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.419     5.511 r  HomingDetector/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.625     6.136    HomingDetector/next_state[1]
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.432    88.126    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.295    88.422    
                         clock uncertainty           -0.035    88.386    
    SLICE_X47Y84         FDRE (Setup_fdre_C_D)       -0.236    88.150    HomingDetector/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.150    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                 82.014    

Slack (MET) :             82.076ns  (required time - arrival time)
  Source:                 HomingDetector/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.504%)  route 0.667ns (53.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.548     5.092    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  HomingDetector/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.667     6.215    HomingDetector/FSM_sequential_state_reg_n_0_[0]
    SLICE_X47Y84         LUT5 (Prop_lut5_I4_O)        0.124     6.339 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.339    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.432    88.126    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C
                         clock pessimism              0.295    88.422    
                         clock uncertainty           -0.035    88.386    
    SLICE_X47Y84         FDRE (Setup_fdre_C_D)        0.029    88.415    HomingDetector/FSM_sequential_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.415    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                 82.076    

Slack (MET) :             82.094ns  (required time - arrival time)
  Source:                 HomingDetector/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.608ns (47.678%)  route 0.667ns (52.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.548     5.092    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  HomingDetector/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.667     6.215    HomingDetector/FSM_sequential_state_reg_n_0_[0]
    SLICE_X47Y84         LUT3 (Prop_lut3_I2_O)        0.152     6.367 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.367    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.432    88.126    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
                         clock pessimism              0.295    88.422    
                         clock uncertainty           -0.035    88.386    
    SLICE_X47Y84         FDRE (Setup_fdre_C_D)        0.075    88.461    HomingDetector/FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.461    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                 82.094    

Slack (MET) :             82.378ns  (required time - arrival time)
  Source:                 HomingDetector/FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.456ns (54.600%)  route 0.379ns (45.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.548     5.092    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  HomingDetector/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.379     5.927    HomingDetector/next_state[0]
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.432    88.126    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.295    88.422    
                         clock uncertainty           -0.035    88.386    
    SLICE_X47Y84         FDRE (Setup_fdre_C_D)       -0.081    88.305    HomingDetector/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.305    
                         arrival time                          -5.927    
  -------------------------------------------------------------------
                         slack                                 82.378    

Slack (MET) :             82.412ns  (required time - arrival time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_debounce_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.456ns (56.373%)  route 0.353ns (43.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.546     5.090    sysclk_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.353     5.898    p_0_in[1]
    SLICE_X44Y80         FDRE                                         r  button_debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.427    88.121    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  button_debounce_reg[1]/C
                         clock pessimism              0.271    88.393    
                         clock uncertainty           -0.035    88.357    
    SLICE_X44Y80         FDRE (Setup_fdre_C_D)       -0.047    88.310    button_debounce_reg[1]
  -------------------------------------------------------------------
                         required time                         88.310    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 82.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 button_debounce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_debounce_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.107%)  route 0.135ns (48.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.556     1.460    sysclk_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  button_debounce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  button_debounce_reg[0]/Q
                         net (fo=2, routed)           0.135     1.736    p_0_in[1]
    SLICE_X44Y80         FDRE                                         r  button_debounce_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.822     1.971    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  button_debounce_reg[1]/C
                         clock pessimism             -0.499     1.472    
    SLICE_X44Y80         FDRE (Hold_fdre_C_D)         0.075     1.547    button_debounce_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.558     1.462    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  HomingDetector/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     1.719    HomingDetector/next_state[0]
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.826     1.975    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.066     1.528    HomingDetector/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 button_debounce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            bypass_mode_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  button_debounce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.128     1.586 r  button_debounce_reg[1]/Q
                         net (fo=1, routed)           0.062     1.648    button_debounce_reg_n_0_[1]
    SLICE_X44Y80         LUT3 (Prop_lut3_I0_O)        0.099     1.747 r  bypass_mode_en_i_1/O
                         net (fo=1, routed)           0.000     1.747    bypass_mode_en_i_1_n_0
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.822     1.971    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
                         clock pessimism             -0.513     1.458    
    SLICE_X44Y80         FDRE (Hold_fdre_C_D)         0.091     1.549    bypass_mode_en_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.183ns (45.162%)  route 0.222ns (54.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.558     1.462    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  HomingDetector/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.222     1.825    HomingDetector/FSM_sequential_state_reg_n_0_[1]
    SLICE_X47Y84         LUT3 (Prop_lut3_I1_O)        0.042     1.867 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.826     1.975    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.107     1.569    HomingDetector/FSM_sequential_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.565%)  route 0.222ns (54.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.558     1.462    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  HomingDetector/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.222     1.825    HomingDetector/FSM_sequential_state_reg_n_0_[1]
    SLICE_X47Y84         LUT5 (Prop_lut5_I3_O)        0.045     1.870 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.826     1.975    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.091     1.553    HomingDetector/FSM_sequential_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.007%)  route 0.227ns (63.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.558     1.462    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  HomingDetector/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.227     1.817    HomingDetector/next_state[1]
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.826     1.975    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.016     1.478    HomingDetector/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 HomingDetector/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            HomingDetector/s_homing_complete_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.138%)  route 0.343ns (64.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.558     1.462    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  HomingDetector/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.224     1.827    HomingDetector/FSM_sequential_state_reg_n_0_[1]
    SLICE_X47Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.872 r  HomingDetector/s_homing_complete_i_1/O
                         net (fo=1, routed)           0.119     1.991    HomingDetector/next_state0
    SLICE_X46Y84         FDSE                                         r  HomingDetector/s_homing_complete_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.826     1.975    HomingDetector/CLK
    SLICE_X46Y84         FDSE                                         r  HomingDetector/s_homing_complete_reg/C
                         clock pessimism             -0.500     1.475    
    SLICE_X46Y84         FDSE (Hold_fdse_C_S)         0.009     1.484    HomingDetector/s_homing_complete_reg
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.507    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X44Y82   button_debounce_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X44Y80   button_debounce_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X44Y80   bypass_mode_en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X47Y84   HomingDetector/FSM_sequential_next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X47Y84   HomingDetector/FSM_sequential_next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X47Y84   HomingDetector/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X47Y84   HomingDetector/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X46Y84   HomingDetector/s_homing_complete_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y82   button_debounce_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y82   button_debounce_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y80   button_debounce_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y80   button_debounce_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y80   bypass_mode_en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y80   bypass_mode_en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X47Y84   HomingDetector/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X47Y84   HomingDetector/FSM_sequential_next_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X47Y84   HomingDetector/FSM_sequential_next_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X47Y84   HomingDetector/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X44Y82   button_debounce_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X44Y82   button_debounce_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X44Y80   button_debounce_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X44Y80   button_debounce_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X44Y80   bypass_mode_en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X44Y80   bypass_mode_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X47Y84   HomingDetector/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X47Y84   HomingDetector/FSM_sequential_next_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X47Y84   HomingDetector/FSM_sequential_next_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X47Y84   HomingDetector/FSM_sequential_next_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.490ns  (logic 5.311ns (39.371%)  route 8.179ns (60.629%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           4.982     6.430    i_Y_MIN_IBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.152     6.582 r  o_Y_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.197     9.779    o_Y_MIN_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.711    13.490 r  o_Y_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    13.490    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_DIR
                            (input port)
  Destination:            o_Y_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.208ns  (logic 5.344ns (40.459%)  route 7.864ns (59.541%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  i_Y_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_Y_DIR
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_Y_DIR_IBUF_inst/O
                         net (fo=1, routed)           2.780     4.245    i_Y_DIR_IBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.152     4.397 r  o_Y_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.084     9.481    o_Y_DIR_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.727    13.208 r  o_Y_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    13.208    o_Y_DIR
    B15                                                               r  o_Y_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_STEP
                            (input port)
  Destination:            o_Y_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.528ns  (logic 5.099ns (40.705%)  route 7.428ns (59.295%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  i_Y_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Y_STEP
    W4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Y_STEP_IBUF_inst/O
                         net (fo=1, routed)           3.499     4.954    i_Y_STEP_IBUF
    SLICE_X0Y38          LUT2 (Prop_lut2_I0_O)        0.124     5.078 r  o_Y_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.930     9.008    o_Y_STEP_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.528 r  o_Y_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    12.528    o_Y_STEP
    A14                                                               r  o_Y_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_EN
                            (input port)
  Destination:            o_Z_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.492ns  (logic 5.078ns (40.648%)  route 7.414ns (59.352%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  i_Z_EN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_EN
    U3                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  i_Z_EN_IBUF_inst/O
                         net (fo=1, routed)           2.208     3.657    i_Z_EN_IBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.124     3.781 r  o_Z_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.206     8.987    o_Z_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    12.492 r  o_Z_EN_OBUF_inst/O
                         net (fo=0)                   0.000    12.492    o_Z_EN
    C15                                                               r  o_Z_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_EN
                            (input port)
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.001ns  (logic 5.108ns (46.430%)  route 5.893ns (53.570%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_E0_EN (IN)
                         net (fo=0)                   0.000     0.000    i_E0_EN
    U8                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  i_E0_EN_IBUF_inst/O
                         net (fo=1, routed)           2.133     3.613    i_E0_EN_IBUF
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.737 r  o_E0_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.760     7.498    o_E0_EN_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    11.001 r  o_E0_EN_OBUF_inst/O
                         net (fo=0)                   0.000    11.001    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_MIN
                            (input port)
  Destination:            o_X_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.981ns  (logic 5.312ns (48.377%)  route 5.669ns (51.623%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  i_X_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_X_MIN
    N3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  i_X_MIN_IBUF_inst/O
                         net (fo=2, routed)           3.124     4.577    i_X_MIN_IBUF
    SLICE_X43Y41         LUT2 (Prop_lut2_I0_O)        0.150     4.727 r  o_X_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.545     7.271    o_X_MIN_OBUF
    U1                   OBUF (Prop_obuf_I_O)         3.710    10.981 r  o_X_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    10.981    o_X_MIN
    U1                                                                r  o_X_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_MIN
                            (input port)
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.914ns  (logic 5.344ns (48.967%)  route 5.569ns (51.033%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  i_Z_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_MIN
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  i_Z_MIN_IBUF_inst/O
                         net (fo=2, routed)           1.595     3.051    i_Z_MIN_IBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.154     3.205 r  o_Z_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.974     7.179    o_Z_MIN_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    10.914 r  o_Z_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    10.914    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_DIR
                            (input port)
  Destination:            o_E0_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.575ns  (logic 5.316ns (50.271%)  route 5.259ns (49.729%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  i_E0_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_E0_DIR
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  i_E0_DIR_IBUF_inst/O
                         net (fo=1, routed)           2.281     3.722    i_E0_DIR_IBUF
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.150     3.872 r  o_E0_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.977     6.849    o_E0_DIR_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.726    10.575 r  o_E0_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    10.575    o_E0_DIR
    G19                                                               r  o_E0_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_EN
                            (input port)
  Destination:            o_X_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.324ns  (logic 5.112ns (49.522%)  route 5.211ns (50.478%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  i_X_EN (IN)
                         net (fo=0)                   0.000     0.000    i_X_EN
    J19                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  i_X_EN_IBUF_inst/O
                         net (fo=1, routed)           2.452     3.921    i_X_EN_IBUF
    SLICE_X43Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.045 r  o_X_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.760     6.804    o_X_EN_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.324 r  o_X_EN_OBUF_inst/O
                         net (fo=0)                   0.000    10.324    o_X_EN
    H19                                                               r  o_X_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_STEP
                            (input port)
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.853ns  (logic 5.117ns (51.934%)  route 4.736ns (48.066%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_E0_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_E0_STEP
    V8                   IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_E0_STEP_IBUF_inst/O
                         net (fo=1, routed)           2.790     4.271    i_E0_STEP_IBUF
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.124     4.395 r  o_E0_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.946     6.341    o_E0_STEP_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     9.853 r  o_E0_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     9.853    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Z_STEP
                            (input port)
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.492ns (64.897%)  route 0.807ns (35.103%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  i_Z_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_Z_STEP
    L18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_Z_STEP_IBUF_inst/O
                         net (fo=1, routed)           0.407     0.624    i_Z_STEP_IBUF
    SLICE_X0Y34          LUT2 (Prop_lut2_I0_O)        0.045     0.669 r  o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.400     1.069    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.299 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.299    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_UART_TX
                            (input port)
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.419ns (60.293%)  route 0.934ns (39.707%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  i_UART_TX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_TX
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_UART_TX_IBUF_inst/O
                         net (fo=1, routed)           0.934     1.147    o_UART_TX_OBUF
    J1                   OBUFT (Prop_obuft_I_O)       1.206     2.353 r  o_UART_TX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.353    o_UART_TX
    J1                                                                r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Z_DIR
                            (input port)
  Destination:            o_Z_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.543ns (63.725%)  route 0.878ns (36.275%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  i_Z_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_Z_DIR
    K18                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  i_Z_DIR_IBUF_inst/O
                         net (fo=1, routed)           0.484     0.716    i_Z_DIR_IBUF
    SLICE_X0Y38          LUT2 (Prop_lut2_I0_O)        0.042     0.758 r  o_Z_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.394     1.152    o_Z_DIR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.269     2.421 r  o_Z_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     2.421    o_Z_DIR
    H17                                                               r  o_Z_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_DIR
                            (input port)
  Destination:            o_X_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.551ns (56.809%)  route 1.179ns (43.191%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  i_X_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_X_DIR
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_X_DIR_IBUF_inst/O
                         net (fo=1, routed)           0.822     1.048    i_X_DIR_IBUF
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.044     1.092 r  o_X_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.358     1.449    o_X_DIR_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.281     2.730 r  o_X_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     2.730    o_X_DIR
    P3                                                                r  o_X_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_STEP
                            (input port)
  Destination:            o_X_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.769ns  (logic 1.481ns (53.482%)  route 1.288ns (46.518%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  i_X_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_X_STEP
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  i_X_STEP_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.094    i_X_STEP_IBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.139 r  o_X_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.417     1.556    o_X_STEP_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     2.769 r  o_X_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     2.769    o_X_STEP
    M2                                                                r  o_X_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Y_EN
                            (input port)
  Destination:            o_Y_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.838ns  (logic 1.494ns (52.636%)  route 1.344ns (47.364%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  i_Y_EN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_EN
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  i_Y_EN_IBUF_inst/O
                         net (fo=1, routed)           0.940     1.177    i_Y_EN_IBUF
    SLICE_X65Y77         LUT2 (Prop_lut2_I0_O)        0.045     1.222 r  o_Y_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.404     1.626    o_Y_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.212     2.838 r  o_Y_EN_OBUF_inst/O
                         net (fo=0)                   0.000     2.838    o_Y_EN
    M1                                                                r  o_Y_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.422ns (49.936%)  route 1.426ns (50.064%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  i_UART_RX_IBUF_inst/O
                         net (fo=1, routed)           1.426     1.643    o_UART_RX_OBUF
    V5                   OBUFT (Prop_obuft_I_O)       1.206     2.848 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     2.848    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_STEP
                            (input port)
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.103ns  (logic 1.507ns (48.566%)  route 1.596ns (51.434%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V8                                                0.000     0.000 r  i_E0_STEP (IN)
                         net (fo=0)                   0.000     0.000    i_E0_STEP
    V8                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  i_E0_STEP_IBUF_inst/O
                         net (fo=1, routed)           1.119     1.367    i_E0_STEP_IBUF
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.412 r  o_E0_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.477     1.889    o_E0_STEP_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.103 r  o_E0_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     3.103    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_X_EN
                            (input port)
  Destination:            o_X_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.422ns  (logic 1.502ns (43.897%)  route 1.920ns (56.103%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  i_X_EN (IN)
                         net (fo=0)                   0.000     0.000    i_X_EN
    J19                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  i_X_EN_IBUF_inst/O
                         net (fo=1, routed)           1.055     1.292    i_X_EN_IBUF
    SLICE_X43Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.337 r  o_X_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.866     2.202    o_X_EN_OBUF
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.422 r  o_X_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.422    o_X_EN
    H19                                                               r  o_X_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_E0_DIR
                            (input port)
  Destination:            o_E0_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.506ns  (logic 1.537ns (43.848%)  route 1.969ns (56.152%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  i_E0_DIR (IN)
                         net (fo=0)                   0.000     0.000    i_E0_DIR
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  i_E0_DIR_IBUF_inst/O
                         net (fo=1, routed)           0.996     1.205    i_E0_DIR_IBUF
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.042     1.247 r  o_E0_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.972     2.220    o_E0_DIR_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.287     3.506 r  o_E0_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     3.506    o_E0_DIR
    G19                                                               r  o_E0_DIR (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.043ns  (logic 4.100ns (34.044%)  route 7.943ns (65.956%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.543     5.087    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          4.013     9.556    o_UART_TX_TRI
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.124     9.680 r  o_Y_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.930    13.610    o_Y_STEP_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    17.130 r  o_Y_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    17.130    o_Y_STEP
    A14                                                               r  o_Y_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.802ns  (logic 4.085ns (37.815%)  route 6.717ns (62.185%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.543     5.087    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.511     7.054    o_UART_TX_TRI
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.124     7.178 r  o_Z_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.206    12.384    o_Z_EN_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.505    15.889 r  o_Z_EN_OBUF_inst/O
                         net (fo=0)                   0.000    15.889    o_Z_EN
    C15                                                               r  o_Z_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.754ns  (logic 4.301ns (39.991%)  route 6.454ns (60.009%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.543     5.087    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.369     6.912    o_UART_TX_TRI
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.118     7.030 r  o_Y_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.084    12.114    o_Y_DIR_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.727    15.841 r  o_Y_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    15.841    o_Y_DIR
    B15                                                               r  o_Y_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 4.315ns (42.550%)  route 5.827ns (57.450%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.543     5.087    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          4.013     9.556    o_UART_TX_TRI
    SLICE_X0Y38          LUT2 (Prop_lut2_I1_O)        0.152     9.708 r  o_Z_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.813    11.521    o_Z_DIR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.707    15.229 r  o_Z_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    15.229    o_Z_DIR
    H17                                                               r  o_Z_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.116ns  (logic 4.083ns (40.366%)  route 6.032ns (59.634%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.543     5.087    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          2.272     7.814    o_UART_TX_TRI
    SLICE_X45Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.938 r  o_E0_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.760    11.699    o_E0_EN_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    15.202 r  o_E0_EN_OBUF_inst/O
                         net (fo=0)                   0.000    15.202    o_E0_EN
    L3                                                                r  o_E0_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.796ns  (logic 4.310ns (44.000%)  route 5.486ns (56.000%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.543     5.087    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.511     7.054    o_UART_TX_TRI
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.120     7.174 r  o_Z_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.974    11.149    o_Z_MIN_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.734    14.883 r  o_Z_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    14.883    o_Z_MIN
    U7                                                                r  o_Z_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Z_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.701ns  (logic 4.109ns (42.357%)  route 5.592ns (57.643%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.543     5.087    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          3.730     9.273    o_UART_TX_TRI
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.124     9.397 r  o_Z_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.862    11.259    o_Z_STEP_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.788 r  o_Z_STEP_OBUF_inst/O
                         net (fo=0)                   0.000    14.788    o_Z_STEP
    G17                                                               r  o_Z_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.549ns  (logic 4.300ns (45.028%)  route 5.249ns (54.972%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.543     5.087    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          2.272     7.814    o_UART_TX_TRI
    SLICE_X45Y34         LUT2 (Prop_lut2_I1_O)        0.118     7.932 r  o_E0_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.977    10.910    o_E0_DIR_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.726    14.636 r  o_E0_DIR_OBUF_inst/O
                         net (fo=0)                   0.000    14.636    o_E0_DIR
    G19                                                               r  o_E0_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.122ns  (logic 4.319ns (47.347%)  route 4.803ns (52.653%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.543     5.087    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.606     7.149    o_UART_TX_TRI
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.152     7.301 r  o_Y_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.197    10.498    o_Y_MIN_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.711    14.208 r  o_Y_MIN_OBUF_inst/O
                         net (fo=0)                   0.000    14.208    o_Y_MIN
    U2                                                                r  o_Y_MIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.770ns  (logic 3.976ns (45.334%)  route 4.794ns (54.666%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.543     5.087    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          4.794    10.337    o_UART_TX_TRI
    V5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.520    13.856 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000    13.856    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 0.965ns (44.744%)  route 1.192ns (55.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.192     2.790    o_UART_TX_TRI
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.614 r  o_UART_TX_OBUFT_inst/O
                         net (fo=0)                   0.000     3.614    o_UART_TX
    J1                                                                r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.398ns (56.261%)  route 1.087ns (43.739%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.599 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.670     2.269    o_UART_TX_TRI
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.045     2.314 r  o_X_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.417     2.731    o_X_STEP_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.212     3.943 r  o_X_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     3.943    o_X_STEP
    M2                                                                r  o_X_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_Y_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.398ns (54.858%)  route 1.151ns (45.142%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.599 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.746     2.345    o_UART_TX_TRI
    SLICE_X65Y77         LUT2 (Prop_lut2_I1_O)        0.045     2.390 r  o_Y_EN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.404     2.794    o_Y_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.212     4.007 r  o_Y_EN_OBUF_inst/O
                         net (fo=0)                   0.000     4.007    o_Y_EN
    M1                                                                r  o_Y_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_DIR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.464ns (55.708%)  route 1.164ns (44.292%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.599 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.806     2.405    o_UART_TX_TRI
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.042     2.447 r  o_X_DIR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.358     2.805    o_X_DIR_OBUF
    P3                   OBUF (Prop_obuf_I_O)         1.281     4.086 r  o_X_DIR_OBUF_inst/O
                         net (fo=0)                   0.000     4.086    o_X_DIR
    P3                                                                r  o_X_DIR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_E0_STEP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.399ns (52.155%)  route 1.284ns (47.845%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.599 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.806     2.405    o_UART_TX_TRI
    SLICE_X65Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.450 r  o_E0_STEP_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.477     2.927    o_E0_STEP_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     4.141 r  o_E0_STEP_OBUF_inst/O
                         net (fo=0)                   0.000     4.141    o_E0_STEP
    M3                                                                r  o_E0_STEP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.345ns (48.651%)  route 1.420ns (51.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.420     3.019    o_UART_TX_TRI
    B16                  OBUF (Prop_obuf_I_O)         1.204     4.223 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     4.223    led0_g
    B16                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HomingDetector/s_homing_complete_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.780ns  (logic 1.373ns (49.396%)  route 1.407ns (50.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.558     1.462    HomingDetector/CLK
    SLICE_X46Y84         FDSE                                         r  HomingDetector/s_homing_complete_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84         FDSE (Prop_fdse_C_Q)         0.164     1.626 r  HomingDetector/s_homing_complete_reg/Q
                         net (fo=1, routed)           1.407     3.032    led_0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.241 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.241    led_0
    A17                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 1.390ns (47.403%)  route 1.543ns (52.597%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.599 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          1.224     2.823    o_UART_TX_TRI
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.045     2.868 r  led0_r_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     3.186    led0_r_OBUF
    C17                  OBUF (Prop_obuf_I_O)         1.204     4.391 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     4.391    led0_r
    C17                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_UART_RX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.040ns  (logic 0.965ns (31.743%)  route 2.075ns (68.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  bypass_mode_en_reg/Q
                         net (fo=20, routed)          2.075     3.674    o_UART_TX_TRI
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.498 r  o_UART_RX_OBUFT_inst/O
                         net (fo=0)                   0.000     4.498    o_UART_RX
    V5                                                                r  o_UART_RX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bypass_mode_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            o_X_MIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.460ns (47.930%)  route 1.586ns (52.070%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.554     1.458    sysclk_IBUF_BUFG
    SLICE_X44Y80         FDRE                                         r  bypass_mode_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.141     1.599 f  bypass_mode_en_reg/Q
                         net (fo=20, routed)          0.801     2.400    o_UART_TX_TRI
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.048     2.448 r  o_X_MIN_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.785     3.233    o_X_MIN_OBUF
    U1                   OBUF (Prop_obuf_I_O)         1.271     4.503 r  o_X_MIN_OBUF_inst/O
                         net (fo=0)                   0.000     4.503    o_X_MIN
    U1                                                                r  o_X_MIN (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.657ns  (logic 1.600ns (28.286%)  route 4.057ns (71.714%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           4.057     5.505    HomingDetector/i_Y_MIN_IBUF
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.152     5.657 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.657    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.432     4.796    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C

Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.629ns  (logic 1.572ns (27.929%)  route 4.057ns (72.071%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           4.057     5.505    HomingDetector/i_Y_MIN_IBUF
    SLICE_X47Y84         LUT5 (Prop_lut5_I2_O)        0.124     5.629 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.629    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.432     4.796    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.180ns  (logic 1.463ns (35.001%)  route 2.717ns (64.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           2.717     4.180    btn0_IBUF
    SLICE_X44Y82         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.430     4.794    sysclk_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  button_debounce_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Z_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.269ns (24.576%)  route 0.825ns (75.424%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  i_Z_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Z_MIN
    K3                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_Z_MIN_IBUF_inst/O
                         net (fo=2, routed)           0.825     1.048    HomingDetector/i_Z_MIN_IBUF
    SLICE_X47Y84         LUT5 (Prop_lut5_I1_O)        0.045     1.093 r  HomingDetector/FSM_sequential_next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.093    HomingDetector/FSM_sequential_next_state[0]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.826     1.975    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            button_debounce_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.231ns (16.431%)  route 1.175ns (83.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           1.175     1.406    btn0_IBUF
    SLICE_X44Y82         FDRE                                         r  button_debounce_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.823     1.973    sysclk_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  button_debounce_reg[0]/C

Slack:                    inf
  Source:                 i_Y_MIN
                            (input port)
  Destination:            HomingDetector/FSM_sequential_next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.260ns (13.167%)  route 1.717ns (86.833%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  i_Y_MIN (IN)
                         net (fo=0)                   0.000     0.000    i_Y_MIN
    A15                  IBUF (Prop_ibuf_I_O)         0.216     0.216 f  i_Y_MIN_IBUF_inst/O
                         net (fo=3, routed)           1.717     1.933    HomingDetector/i_Y_MIN_IBUF
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.044     1.977 r  HomingDetector/FSM_sequential_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.977    HomingDetector/FSM_sequential_next_state[1]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.826     1.975    HomingDetector/CLK
    SLICE_X47Y84         FDRE                                         r  HomingDetector/FSM_sequential_next_state_reg[1]/C





