

================================================================
== Vivado HLS Report for 'conv1_p'
================================================================
* Date:           Sat Dec 15 03:40:49 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  6907441|  6907441|  6907441|  6907441|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  6907440|  6907440|    287810|          -|          -|    24|    no    |
        | + Loop 1.1                  |   287808|   287808|      8994|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1              |     8992|     8992|       281|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1          |      276|      276|        92|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1      |       90|       90|        30|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |       21|       21|         7|          -|          -|     3|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|    1093|    662|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    221|
|Register         |        -|      -|     406|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1499|    883|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |p_Val2_6_fu_622_p2              |     *    |      0|    0|  62|           8|           8|
    |ci_9_fu_415_p2                  |     +    |      0|   11|   8|           2|           1|
    |co_24_fu_289_p2                 |     +    |      0|   20|  10|           5|           1|
    |h_23_fu_403_p2                  |     +    |      0|   23|  11|           6|           1|
    |m_7_fu_488_p2                   |     +    |      0|   11|   8|           2|           1|
    |n_7_fu_581_p2                   |     +    |      0|   11|   8|           2|           1|
    |p_Val2_101_fu_852_p2            |     +    |      0|   32|  14|           9|           9|
    |p_Val2_104_fu_648_p2            |     +    |      0|   53|  21|          16|          16|
    |p_Val2_106_fu_682_p2            |     +    |      0|   29|  13|           8|           8|
    |result_V_fu_866_p2              |     +    |      0|   29|  13|           8|           8|
    |tmp2_fu_515_p2                  |     +    |      0|   11|   8|           2|           2|
    |tmp3_fu_587_p2                  |     +    |      0|   11|   8|           2|           2|
    |tmp_211_fu_525_p2               |     +    |      0|   23|  11|           6|           6|
    |tmp_214_fu_597_p2               |     +    |      0|   23|  11|           6|           6|
    |tmp_304_fu_540_p2               |     +    |      0|    0|  12|          64|          64|
    |tmp_349_fu_350_p2               |     +    |      0|   38|  16|          11|          11|
    |tmp_350_fu_366_p2               |     +    |      0|   38|  16|          11|          11|
    |tmp_351_fu_391_p2               |     +    |      0|   53|  21|          16|          16|
    |tmp_352_fu_940_p2               |     +    |      0|   53|  21|          16|          16|
    |tmp_355_fu_449_p2               |     +    |      0|   29|  13|           8|           8|
    |tmp_356_fu_455_p2               |     +    |      0|   32|  14|           9|           9|
    |tmp_358_fu_498_p2               |     +    |      0|  197|  69|          64|          64|
    |tmp_360_fu_535_p2               |     +    |      0|   29|  13|           8|           8|
    |tmp_361_fu_569_p2               |     +    |      0|   44|  18|          13|          13|
    |tmp_362_fu_607_p2               |     +    |      0|   44|  18|          13|          13|
    |w_23_fu_961_p2                  |     +    |      0|   23|  11|           1|           6|
    |tmp_346_fu_316_p2               |     -    |      0|   29|  13|           8|           8|
    |tmp_357_fu_476_p2               |     -    |      0|  197|  69|          64|          64|
    |tmp_359_fu_509_p2               |     -    |      0|    0|  12|          64|          64|
    |brmerge40_demorgan_i_fu_787_p2  |    and   |      0|    0|   2|           1|           1|
    |carry_fu_702_p2                 |    and   |      0|    0|   2|           1|           1|
    |overflow_fu_781_p2              |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_fu_760_p2              |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_fu_748_p2              |    and   |      0|    0|   2|           1|           1|
    |underflow_15_fu_885_p2          |    and   |      0|    0|   2|           1|           1|
    |underflow_fu_804_p2             |    and   |      0|    0|   2|           1|           1|
    |Range1_all_ones_fu_725_p2       |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_zeros_fu_730_p2      |   icmp   |      0|    0|   1|           2|           1|
    |exitcond2_fu_283_p2             |   icmp   |      0|    0|   2|           5|           5|
    |exitcond3_fu_356_p2             |   icmp   |      0|    0|   3|           6|           6|
    |exitcond4_fu_397_p2             |   icmp   |      0|    0|   3|           6|           6|
    |exitcond5_fu_409_p2             |   icmp   |      0|    0|   1|           2|           2|
    |exitcond6_fu_482_p2             |   icmp   |      0|    0|   1|           2|           2|
    |exitcond_fu_575_p2              |   icmp   |      0|    0|   1|           2|           2|
    |tmp_208_fu_930_p2               |   icmp   |      0|    0|   4|           8|           1|
    |brmerge9_fu_899_p2              |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i6_fu_771_p2          |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_fu_809_p2         |    or    |      0|    0|   2|           1|           1|
    |tmp4_demorgan_fu_792_p2         |    or    |      0|    0|   2|           1|           1|
    |tmp5_fu_815_p2                  |    or    |      0|    0|   2|           1|           1|
    |underflow_not_fu_819_p2         |    or    |      0|    0|   2|           1|           1|
    |deleted_ones_fu_753_p3          |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_fu_735_p3         |  select  |      0|    0|   2|           1|           1|
    |p_Val2_112_mux_fu_824_p3        |  select  |      0|    0|   8|           1|           7|
    |p_Val2_s_102_fu_830_p3          |  select  |      0|    0|   9|           1|           9|
    |p_result_V_fu_911_p3            |  select  |      0|    0|   9|           1|           9|
    |p_s_fu_950_p3                   |  select  |      0|    0|   7|           1|           7|
    |result_1_fu_918_p3              |  select  |      0|    0|   8|           1|           8|
    |result_V_mux_fu_904_p3          |  select  |      0|    0|   8|           1|           7|
    |sum_V_fu_836_p3                 |  select  |      0|    0|   8|           1|           8|
    |brmerge_i_i_fu_890_p2           |    xor   |      0|    0|   2|           1|           1|
    |isneg_not_fu_894_p2             |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_fu_765_p2             |    xor   |      0|    0|   2|           1|           2|
    |tmp4_fu_798_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_206_fu_880_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp_218_fu_696_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp_219_fu_742_p2               |    xor   |      0|    0|   2|           1|           2|
    |tmp_220_fu_776_p2               |    xor   |      0|    0|   2|           1|           2|
    +--------------------------------+----------+-------+-----+----+------------+------------+
    |Total                           |          |      0| 1093| 662|         517|         557|
    +--------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  113|         24|    1|         24|
    |ap_sig_ioackin_m_axi_weight_V_ARREADY  |    9|          2|    1|          2|
    |ci_reg_222                             |    9|          2|    2|          4|
    |co_reg_175                             |    9|          2|    5|         10|
    |h_reg_186                              |    9|          2|    6|         12|
    |m_reg_245                              |    9|          2|    2|          4|
    |n_reg_268                              |    9|          2|    2|          4|
    |p_Val2_103_reg_256                     |    9|          2|    8|         16|
    |p_Val2_s_reg_210                       |    9|          2|    8|         16|
    |sum_1_reg_233                          |    9|          2|    8|         16|
    |w_reg_198                              |    9|          2|    6|         12|
    |weight_V_blk_n_AR                      |    9|          2|    1|          2|
    |weight_V_blk_n_R                       |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  221|         48|   51|        124|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  23|   0|   23|          0|
    |ap_reg_ioackin_m_axi_weight_V_ARREADY  |   1|   0|    1|          0|
    |bias_V_addr_reg_990                    |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_1139          |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1149                 |   1|   0|    1|          0|
    |carry_reg_1116                         |   1|   0|    1|          0|
    |ci_9_reg_1014                          |   2|   0|    2|          0|
    |ci_reg_222                             |   2|   0|    2|          0|
    |co_24_reg_975                          |   5|   0|    5|          0|
    |co_reg_175                             |   5|   0|    5|          0|
    |h_reg_186                              |   6|   0|    6|          0|
    |input_V_load_reg_1077                  |   8|   0|    8|          0|
    |isneg_reg_1159                         |   1|   0|    1|          0|
    |m_7_reg_1032                           |   2|   0|    2|          0|
    |m_reg_245                              |   2|   0|    2|          0|
    |n_7_reg_1057                           |   2|   0|    2|          0|
    |n_reg_268                              |   2|   0|    2|          0|
    |newsignbit_15_reg_1172                 |   1|   0|    1|          0|
    |newsignbit_reg_1110                    |   1|   0|    1|          0|
    |p_38_i_i_reg_1129                      |   1|   0|    1|          0|
    |p_Val2_103_reg_256                     |   8|   0|    8|          0|
    |p_Val2_104_reg_1092                    |  16|   0|   16|          0|
    |p_Val2_106_reg_1104                    |   8|   0|    8|          0|
    |p_Val2_6_reg_1082                      |  16|   0|   16|          0|
    |p_Val2_s_reg_210                       |   8|   0|    8|          0|
    |result_V_reg_1166                      |   8|   0|    8|          0|
    |sext_reg_967                           |  64|   0|   64|          0|
    |signbit_reg_1097                       |   1|   0|    1|          0|
    |sum_1_reg_233                          |   8|   0|    8|          0|
    |tmp_185_reg_1123                       |   2|   0|    2|          0|
    |tmp_208_reg_1184                       |   1|   0|    1|          0|
    |tmp_220_reg_1134                       |   1|   0|    1|          0|
    |tmp_300_reg_1179                       |   7|   0|    7|          0|
    |tmp_306_reg_1087                       |   1|   0|    1|          0|
    |tmp_349_reg_985                        |  10|   0|   11|          1|
    |tmp_351_reg_998                        |  15|   0|   16|          1|
    |tmp_355_reg_1019                       |   7|   0|    8|          1|
    |tmp_357_reg_1024                       |  64|   0|   64|          0|
    |tmp_360_reg_1037                       |   8|   0|    8|          0|
    |tmp_361_reg_1049                       |  12|   0|   13|          1|
    |tmp_362_reg_1062                       |  13|   0|   13|          0|
    |tmp_435_cast_reg_980                   |   9|   0|    9|          0|
    |underflow_reg_1144                     |   1|   0|    1|          0|
    |w_reg_198                              |   6|   0|    6|          0|
    |weight_V_addr_read_reg_1072            |   8|   0|    8|          0|
    |weight_V_addr_reg_1043                 |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 406|   0|  410|          4|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     conv1_p     | return value |
|input_V_address0         | out |   12|  ap_memory |     input_V     |     array    |
|input_V_ce0              | out |    1|  ap_memory |     input_V     |     array    |
|input_V_q0               |  in |    8|  ap_memory |     input_V     |     array    |
|m_axi_weight_V_AWVALID   | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWREADY   |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWADDR    | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWID      | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWLEN     | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWSIZE    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWBURST   | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWLOCK    | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWCACHE   | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWPROT    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWQOS     | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWREGION  | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWUSER    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WVALID    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WREADY    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WDATA     | out |    8|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WSTRB     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WLAST     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WID       | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WUSER     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARVALID   | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARREADY   |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARADDR    | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARID      | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARLEN     | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARSIZE    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARBURST   | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARLOCK    | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARCACHE   | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARPROT    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARQOS     | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARREGION  | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARUSER    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RVALID    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RREADY    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RDATA     |  in |    8|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RLAST     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RID       |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RUSER     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RRESP     |  in |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BVALID    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BREADY    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BRESP     |  in |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BID       |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BUSER     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|conv1_weight_V3          |  in |   32|   ap_none  | conv1_weight_V3 |    scalar    |
|bias_V_address0          | out |    5|  ap_memory |      bias_V     |     array    |
|bias_V_ce0               | out |    1|  ap_memory |      bias_V     |     array    |
|bias_V_q0                |  in |    8|  ap_memory |      bias_V     |     array    |
|output_V_address0        | out |   15|  ap_memory |     output_V    |     array    |
|output_V_ce0             | out |    1|  ap_memory |     output_V    |     array    |
|output_V_we0             | out |    1|  ap_memory |     output_V    |     array    |
|output_V_d0              | out |    8|  ap_memory |     output_V    |     array    |
+-------------------------+-----+-----+------------+-----------------+--------------+

