Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/edocit/quartus_lite_workspace/clock_divider/clk_custom.qsys --block-symbol-file --output-directory=/home/edocit/quartus_lite_workspace/clock_divider/clk_custom --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading clock_divider/clk_custom.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 20.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_custom.altclkctrl_0: Targeting device family: MAX 10.
: clk_custom.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/edocit/quartus_lite_workspace/clock_divider/clk_custom.qsys --synthesis=VERILOG --output-directory=/home/edocit/quartus_lite_workspace/clock_divider/clk_custom/synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading clock_divider/clk_custom.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 20.1]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clk_custom.altclkctrl_0: Targeting device family: MAX 10.
: clk_custom.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: clk_custom: Generating clk_custom "clk_custom" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clk_custom_altclkctrl_0.
Info: altclkctrl_0: "clk_custom" instantiated altclkctrl "altclkctrl_0"
Info: clk_custom: Done "clk_custom" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
