library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity tencount is
port (reset : in std_logic;
      clk : in std_logic;
		q : out std_logic_vector(3 downto 0));
		end tencount;
		
		architecture behav of tencount is
		
		variable temp : std_logic_vector(3 downto 0);
		begin
		process(reset, clk)
		begin
		if(reset = '1') then
		temp <= "0000";
		elsif (clk'event and clk ='1') then
		if (temp = "1010")then
		temp <= "0000";
		else
		temp <= temp + 1;
		end if;
		end if;
		end process;
		q <= temp;
		end behav;