VERSION 5.6 ;
BUSBITCHARS "[]" ;
DIVIDERCHAR "/" ;

PROPERTYDEFINITIONS
  LAYER contactResistance REAL ;
END PROPERTYDEFINITIONS

UNITS
  DATABASE MICRONS 2000 ;
END UNITS

MANUFACTURINGGRID 0.0025 ;

LAYER poly
  TYPE MASTERSLICE ;
END poly

LAYER contact
  TYPE CUT ;
  SPACING 0.075 ;
  PROPERTY contactResistance 10.5 ;
END contact

LAYER metal1
  TYPE ROUTING ;
  DIRECTION HORIZONTAL ;
  PITCH 0.19 0.19 ;
  WIDTH 0.065 ;
  SPACING 0.065 ;
  RESISTANCE RPERSQ 0.38 ;
END metal1

LAYER via1
  TYPE CUT ;
  SPACING 0.075 ;
  WIDTH 0.065 ;
  PROPERTY contactResistance 5.69 ;
END via1

LAYER metal2
  TYPE ROUTING ;
  DIRECTION VERTICAL ;
  PITCH 0.19 0.19 ;
  WIDTH 0.07 ;
  SPACING 0.075 ;
  RESISTANCE RPERSQ 0.25 ;
END metal2

LAYER via2
  TYPE CUT ;
  SPACING 0.085 ;
  WIDTH 0.07 ;
  PROPERTY contactResistance 11.39 ;
END via2

LAYER metal3
  TYPE ROUTING ;
  DIRECTION HORIZONTAL ;
  PITCH 0.19 0.19 ;
  WIDTH 0.07 ;
  SPACING 0.07 ;
  RESISTANCE RPERSQ 0.25 ;
END metal3

LAYER via3
  TYPE CUT ;
  SPACING 0.085 ;
  WIDTH 0.07 ;
  PROPERTY contactResistance 16.73 ;
END via3

LAYER metal4
  TYPE ROUTING ;
  DIRECTION VERTICAL ;
  PITCH 0.285 0.285 ;
  WIDTH 0.14 ;
  SPACING 0.14 ;
  RESISTANCE RPERSQ 0.25 ;
END metal4

LAYER via4
  TYPE CUT ;
  SPACING 0.16 ;
  WIDTH 0.14 ;
  PROPERTY contactResistance 21.44 ;
END via4

LAYER metal5
  TYPE ROUTING ;
  DIRECTION HORIZONTAL ;
  PITCH 0.285 0.285 ;
  WIDTH 0.14 ;
  SPACING 0.14 ;
  RESISTANCE RPERSQ 0.25 ;
END metal5

LAYER via5
  TYPE CUT ;
  SPACING 0.16 ;
  WIDTH 0.14 ;
  PROPERTY contactResistance 24.08 ;
END via5

LAYER metal6
  TYPE ROUTING ;
  DIRECTION VERTICAL ;
  PITCH 0.285 0.285 ;
  WIDTH 0.14 ;
  SPACING 0.14 ;
  RESISTANCE RPERSQ 0.25 ;
END metal6

LAYER via6
  TYPE CUT ;
  SPACING 0.16 ;
  WIDTH 0.14 ;
  PROPERTY contactResistance 11.39 ;
END via6

LAYER metal7
  TYPE ROUTING ;
  DIRECTION HORIZONTAL ;
  PITCH 0.855 0.855 ;
  WIDTH 0.4 ;
  SPACING 0.44 ;
  RESISTANCE RPERSQ 0.25 ;
END metal7

LAYER via7
  TYPE CUT ;
  SPACING 0.44 ;
  WIDTH 0.4 ;
  PROPERTY contactResistance 5.69 ;
END via7

LAYER metal8
  TYPE ROUTING ;
  DIRECTION VERTICAL ;
  PITCH 0.855 0.855 ;
  WIDTH 0.4 ;
  SPACING 0.44 ;
  RESISTANCE RPERSQ 0.25 ;
END metal8

LAYER via8
  TYPE CUT ;
  SPACING 0.44 ;
  WIDTH 0.4 ;
  PROPERTY contactResistance 16.73 ;
END via8

LAYER metal9
  TYPE ROUTING ;
  DIRECTION HORIZONTAL ;
  PITCH 1.71 1.71 ;
  WIDTH 0.8 ;
  SPACING 0.8 ;
  RESISTANCE RPERSQ 0.21 ;
END metal9

LAYER via9
  TYPE CUT ;
  SPACING 0.88 ;
  WIDTH 0.8 ;
  PROPERTY contactResistance 21.44 ;
END via9

LAYER metal10
  TYPE ROUTING ;
  DIRECTION VERTICAL ;
  PITCH 1.71 1.71 ;
  WIDTH 0.4 ;
  SPACING 0.8 ;
  RESISTANCE RPERSQ 0.21 ;
END metal10

LAYER OVERLAP
  TYPE OVERLAP ;
END OVERLAP

VIA M2_M1_via DEFAULT
  LAYER metal1 ;
    RECT -0.0675 -0.0325 0.0675 0.0325 ;
  LAYER via1 ;
    RECT -0.0325 -0.0325 0.0325 0.0325 ;
  LAYER metal2 ;
    RECT -0.035 -0.0675 0.035 0.0675 ;
END M2_M1_via

VIA M3_M2_via DEFAULT
  LAYER metal2 ;
    RECT -0.035 -0.07 0.035 0.07 ;
  LAYER via2 ;
    RECT -0.035 -0.035 0.035 0.035 ;
  LAYER metal3 ;
    RECT -0.07 -0.035 0.07 0.035 ;
END M3_M2_via

VIA M4_M3_via DEFAULT
  LAYER metal3 ;
    RECT -0.07 -0.035 0.07 0.035 ;
  LAYER via3 ;
    RECT -0.035 -0.035 0.035 0.035 ;
  LAYER metal4 ;
    RECT -0.07 -0.07 0.07 0.07 ;
END M4_M3_via

VIA M5_M4_via DEFAULT
  LAYER metal4 ;
    RECT -0.07 -0.07 0.07 0.07 ;
  LAYER via4 ;
    RECT -0.07 -0.07 0.07 0.07 ;
  LAYER metal5 ;
    RECT -0.07 -0.07 0.07 0.07 ;
END M5_M4_via

VIA M6_M5_via DEFAULT
  LAYER metal5 ;
    RECT -0.07 -0.07 0.07 0.07 ;
  LAYER via5 ;
    RECT -0.07 -0.07 0.07 0.07 ;
  LAYER metal6 ;
    RECT -0.07 -0.07 0.07 0.07 ;
END M6_M5_via

VIA M7_M6_via DEFAULT
  LAYER metal6 ;
    RECT -0.07 -0.07 0.07 0.07 ;
  LAYER via6 ;
    RECT -0.07 -0.07 0.07 0.07 ;
  LAYER metal7 ;
    RECT -0.2 -0.2 0.2 0.2 ;
END M7_M6_via

VIA M8_M7_via DEFAULT
  LAYER metal7 ;
    RECT -0.2 -0.2 0.2 0.2 ;
  LAYER via7 ;
    RECT -0.2 -0.2 0.2 0.2 ;
  LAYER metal8 ;
    RECT -0.2 -0.2 0.2 0.2 ;
END M8_M7_via

VIA M9_M8_via DEFAULT
  LAYER metal8 ;
    RECT -0.2 -0.2 0.2 0.2 ;
  LAYER via8 ;
    RECT -0.2 -0.2 0.2 0.2 ;
  LAYER metal9 ;
    RECT -0.4 -0.4 0.4 0.4 ;
END M9_M8_via

VIA M10_M9_via DEFAULT
  LAYER metal9 ;
    RECT -0.4 -0.4 0.4 0.4 ;
  LAYER via9 ;
    RECT -0.4 -0.4 0.4 0.4 ;
  LAYER metal10 ;
    RECT -0.4 -0.4 0.4 0.4 ;
END M10_M9_via

VIA M2_M1_viaB DEFAULT
  LAYER metal1 ;
    RECT -0.0675 -0.0325 0.0675 0.0325 ;
  LAYER via1 ;
    RECT -0.0325 -0.0325 0.0325 0.0325 ;
  LAYER metal2 ;
    RECT -0.0675 -0.035 0.0675 0.035 ;
END M2_M1_viaB

VIA M2_M1_viaC DEFAULT
  LAYER metal1 ;
    RECT -0.0325 -0.0675 0.0325 0.0675 ;
  LAYER via1 ;
    RECT -0.0325 -0.0325 0.0325 0.0325 ;
  LAYER metal2 ;
    RECT -0.035 -0.0675 0.035 0.0675 ;
END M2_M1_viaC

VIA M3_M2_viaB DEFAULT
  LAYER metal2 ;
    RECT -0.035 -0.07 0.035 0.07 ;
  LAYER via2 ;
    RECT -0.035 -0.035 0.035 0.035 ;
  LAYER metal3 ;
    RECT -0.035 -0.07 0.035 0.07 ;
END M3_M2_viaB

VIA M3_M2_viaC DEFAULT
  LAYER metal2 ;
    RECT -0.07 -0.035 0.07 0.035 ;
  LAYER via2 ;
    RECT -0.035 -0.035 0.035 0.035 ;
  LAYER metal3 ;
    RECT -0.07 -0.035 0.07 0.035 ;
END M3_M2_viaC

VIA M4_M3_viaB DEFAULT
  LAYER metal3 ;
    RECT -0.035 -0.07 0.035 0.07 ;
  LAYER via3 ;
    RECT -0.035 -0.035 0.035 0.035 ;
  LAYER metal4 ;
    RECT -0.07 -0.07 0.07 0.07 ;
END M4_M3_viaB

VIARULE M2_M1 GENERATE
  LAYER metal1 ;
    ENCLOSURE 0 0.035 ;
  LAYER metal2 ;
    ENCLOSURE 0 0.035 ;
  LAYER via1 ;
    RECT -0.0325 -0.0325 0.0325 0.0325 ;
    SPACING 0.14 BY 0.14 ;
END M2_M1

VIARULE M3_M2 GENERATE
  LAYER metal2 ;
    ENCLOSURE 0 0.035 ;
  LAYER metal3 ;
    ENCLOSURE 0 0.035 ;
  LAYER via2 ;
    RECT -0.035 -0.035 0.035 0.035 ;
    SPACING 0.155 BY 0.155 ;
END M3_M2

VIARULE M4_M3 GENERATE
  LAYER metal3 ;
    ENCLOSURE 0 0.035 ;
  LAYER metal4 ;
    ENCLOSURE 0 0 ;
  LAYER via3 ;
    RECT -0.035 -0.035 0.035 0.035 ;
    SPACING 0.155 BY 0.155 ;
END M4_M3

VIARULE M5_M4 GENERATE
  LAYER metal4 ;
    ENCLOSURE 0 0 ;
  LAYER metal5 ;
    ENCLOSURE 0 0 ;
  LAYER via4 ;
    RECT -0.07 -0.07 0.07 0.07 ;
    SPACING 0.3 BY 0.3 ;
END M5_M4

VIARULE M6_M5 GENERATE
  LAYER metal5 ;
    ENCLOSURE 0 0 ;
  LAYER metal6 ;
    ENCLOSURE 0 0 ;
  LAYER via5 ;
    RECT -0.07 -0.07 0.07 0.07 ;
    SPACING 0.3 BY 0.3 ;
END M6_M5

VIARULE M7_M6 GENERATE
  LAYER metal6 ;
    ENCLOSURE 0 0 ;
  LAYER metal7 ;
    ENCLOSURE 0.13 0.13 ;
  LAYER via6 ;
    RECT -0.07 -0.07 0.07 0.07 ;
    SPACING 0.3 BY 0.3 ;
END M7_M6

VIARULE M8_M7 GENERATE
  LAYER metal7 ;
    ENCLOSURE 0 0 ;
  LAYER metal8 ;
    ENCLOSURE 0 0 ;
  LAYER via7 ;
    RECT -0.2 -0.2 0.2 0.2 ;
    SPACING 0.8 BY 0.8 ;
END M8_M7

VIARULE M9_M8 GENERATE
  LAYER metal8 ;
    ENCLOSURE 0 0 ;
  LAYER metal9 ;
    ENCLOSURE 0.2 0.2 ;
  LAYER via8 ;
    RECT -0.2 -0.2 0.2 0.2 ;
    SPACING 0.8 BY 0.8 ;
END M9_M8

VIARULE M10_M9 GENERATE
  LAYER metal9 ;
    ENCLOSURE 0 0 ;
  LAYER metal10 ;
    ENCLOSURE 0 0 ;
  LAYER via9 ;
    RECT -0.4 -0.4 0.4 0.4 ;
    SPACING 1.6 BY 1.6 ;
END M10_M9

VIARULE M1_POLY GENERATE
  LAYER poly ;
    ENCLOSURE 0 0 ;
  LAYER metal1 ;
    ENCLOSURE 0 0.035 ;
  LAYER contact ;
    RECT -0.0325 -0.0325 0.0325 0.0325 ;
    SPACING 0.14 BY 0.14 ;
END M1_POLY

SPACING
  SAMENET metal1 metal1 0.065 ;
  SAMENET metal10 metal10 0.8 ;
  SAMENET metal2 metal2 0.07 ;
  SAMENET metal3 metal3 0.07 ;
  SAMENET metal4 metal4 0.14 ;
  SAMENET metal5 metal5 0.14 ;
  SAMENET metal6 metal6 0.14 ;
  SAMENET metal7 metal7 0.44 ;
  SAMENET metal8 metal8 0.44 ;
  SAMENET metal9 metal9 0.8 ;
END SPACING

SITE SITE_SRAM_8R4W_PRF
  CLASS CORE ;
  SIZE 34.000000 BY 91.000000 ;
  SYMMETRY X Y R90 ;
END SITE_SRAM_8R4W_PRF

MACRO SRAM_8R4W_PRF
  CLASS BLOCK ;
  FOREIGN SRAM_8R4W_PRF 0 0 ;
  ORIGIN 0 0 ;
  SIZE 34.000000 BY 91.000000 ;
  SYMMETRY X Y R90 ;

SITE SITE_SRAM_8R4W_PRF ;

  PIN addr0_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.000000 90.700000 ) ( 1.070000 90.800000 ) ;
	END
  END addr0_i[0]
  PIN addr0_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.140000 90.700000 ) ( 1.210000 90.800000 ) ;
	END
  END addr0_i[1]
  PIN addr0_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.280000 90.700000 ) ( 1.350000 90.800000 ) ;
	END
  END addr0_i[2]
  PIN addr0_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.420000 90.700000 ) ( 1.490000 90.800000 ) ;
	END
  END addr0_i[3]
  PIN addr0_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.560000 90.700000 ) ( 1.630000 90.800000 ) ;
	END
  END addr0_i[4]
  PIN addr1_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.700000 90.700000 ) ( 1.770000 90.800000 ) ;
	END
  END addr1_i[0]
  PIN addr1_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.840000 90.700000 ) ( 1.910000 90.800000 ) ;
	END
  END addr1_i[1]
  PIN addr1_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 1.980000 90.700000 ) ( 2.050000 90.800000 ) ;
	END
  END addr1_i[2]
  PIN addr1_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 2.120000 90.700000 ) ( 2.190000 90.800000 ) ;
	END
  END addr1_i[3]
  PIN addr1_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 2.260000 90.700000 ) ( 2.330000 90.800000 ) ;
	END
  END addr1_i[4]
  PIN addr0wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 2.900000 90.700000 ) ( 2.970000 90.800000 ) ;
	END
  END addr0wr_i[0]
  PIN addr0wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.040000 90.700000 ) ( 3.110000 90.800000 ) ;
	END
  END addr0wr_i[1]
  PIN addr0wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.180000 90.700000 ) ( 3.250000 90.800000 ) ;
	END
  END addr0wr_i[2]
  PIN addr0wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.320000 90.700000 ) ( 3.390000 90.800000 ) ;
	END
  END addr0wr_i[3]
  PIN addr0wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.460000 90.700000 ) ( 3.530000 90.800000 ) ;
	END
  END addr0wr_i[4]
  PIN we0_i
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.600000 90.700000 ) ( 3.670000 90.800000 ) ;
	END
  END we0_i
  PIN addr1wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.740000 90.700000 ) ( 3.810000 90.800000 ) ;
	END
  END addr1wr_i[0]
  PIN addr1wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 3.880000 90.700000 ) ( 3.950000 90.800000 ) ;
	END
  END addr1wr_i[1]
  PIN addr1wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.020000 90.700000 ) ( 4.090000 90.800000 ) ;
	END
  END addr1wr_i[2]
  PIN addr1wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.160000 90.700000 ) ( 4.230000 90.800000 ) ;
	END
  END addr1wr_i[3]
  PIN addr1wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.300000 90.700000 ) ( 4.370000 90.800000 ) ;
	END
  END addr1wr_i[4]
  PIN we1_i
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.440000 90.700000 ) ( 4.510000 90.800000 ) ;
	END
  END we1_i
  PIN data0_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.080000 90.700000 ) ( 5.150000 90.800000 ) ;
	END
  END data0_o[0]
  PIN data0_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.220000 90.700000 ) ( 5.290000 90.800000 ) ;
	END
  END data0_o[1]
  PIN data0_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.360000 90.700000 ) ( 5.430000 90.800000 ) ;
	END
  END data0_o[2]
  PIN data0_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.500000 90.700000 ) ( 5.570000 90.800000 ) ;
	END
  END data0_o[3]
  PIN data0_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.640000 90.700000 ) ( 5.710000 90.800000 ) ;
	END
  END data0_o[4]
  PIN data0_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.780000 90.700000 ) ( 5.850000 90.800000 ) ;
	END
  END data0_o[5]
  PIN data0_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.920000 90.700000 ) ( 5.990000 90.800000 ) ;
	END
  END data0_o[6]
  PIN data1_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.060000 90.700000 ) ( 6.130000 90.800000 ) ;
	END
  END data1_o[0]
  PIN data1_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.200000 90.700000 ) ( 6.270000 90.800000 ) ;
	END
  END data1_o[1]
  PIN data1_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.340000 90.700000 ) ( 6.410000 90.800000 ) ;
	END
  END data1_o[2]
  PIN data1_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.480000 90.700000 ) ( 6.550000 90.800000 ) ;
	END
  END data1_o[3]
  PIN data1_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.620000 90.700000 ) ( 6.690000 90.800000 ) ;
	END
  END data1_o[4]
  PIN data1_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.760000 90.700000 ) ( 6.830000 90.800000 ) ;
	END
  END data1_o[5]
  PIN data1_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.900000 90.700000 ) ( 6.970000 90.800000 ) ;
	END
  END data1_o[6]
  PIN data2_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.040000 90.700000 ) ( 7.110000 90.800000 ) ;
	END
  END data2_o[0]
  PIN data2_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.180000 90.700000 ) ( 7.250000 90.800000 ) ;
	END
  END data2_o[1]
  PIN data2_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.320000 90.700000 ) ( 7.390000 90.800000 ) ;
	END
  END data2_o[2]
  PIN data2_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.460000 90.700000 ) ( 7.530000 90.800000 ) ;
	END
  END data2_o[3]
  PIN data2_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.600000 90.700000 ) ( 7.670000 90.800000 ) ;
	END
  END data2_o[4]
  PIN data2_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.740000 90.700000 ) ( 7.810000 90.800000 ) ;
	END
  END data2_o[5]
  PIN data2_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.880000 90.700000 ) ( 7.950000 90.800000 ) ;
	END
  END data2_o[6]
  PIN data3_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.020000 90.700000 ) ( 8.090000 90.800000 ) ;
	END
  END data3_o[0]
  PIN data3_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.160000 90.700000 ) ( 8.230000 90.800000 ) ;
	END
  END data3_o[1]
  PIN data3_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.300000 90.700000 ) ( 8.370000 90.800000 ) ;
	END
  END data3_o[2]
  PIN data3_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.440000 90.700000 ) ( 8.510000 90.800000 ) ;
	END
  END data3_o[3]
  PIN data3_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.580000 90.700000 ) ( 8.650000 90.800000 ) ;
	END
  END data3_o[4]
  PIN data3_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.720000 90.700000 ) ( 8.790000 90.800000 ) ;
	END
  END data3_o[5]
  PIN data3_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.860000 90.700000 ) ( 8.930000 90.800000 ) ;
	END
  END data3_o[6]
  PIN data0wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.500000 90.700000 ) ( 9.570000 90.800000 ) ;
	END
  END data0wr_i[0]
  PIN data0wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.640000 90.700000 ) ( 9.710000 90.800000 ) ;
	END
  END data0wr_i[1]
  PIN data0wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.780000 90.700000 ) ( 9.850000 90.800000 ) ;
	END
  END data0wr_i[2]
  PIN data0wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.920000 90.700000 ) ( 9.990000 90.800000 ) ;
	END
  END data0wr_i[3]
  PIN data0wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 10.060000 90.700000 ) ( 10.130000 90.800000 ) ;
	END
  END data0wr_i[4]
  PIN data0wr_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 10.200000 90.700000 ) ( 10.270000 90.800000 ) ;
	END
  END data0wr_i[5]
  PIN data0wr_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 10.340000 90.700000 ) ( 10.410000 90.800000 ) ;
	END
  END data0wr_i[6]
  PIN data1wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 10.480000 90.700000 ) ( 10.550000 90.800000 ) ;
	END
  END data1wr_i[0]
  PIN data1wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 10.620000 90.700000 ) ( 10.690000 90.800000 ) ;
	END
  END data1wr_i[1]
  PIN data1wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 10.760000 90.700000 ) ( 10.830000 90.800000 ) ;
	END
  END data1wr_i[2]
  PIN data1wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 10.900000 90.700000 ) ( 10.970000 90.800000 ) ;
	END
  END data1wr_i[3]
  PIN data1wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 11.040000 90.700000 ) ( 11.110000 90.800000 ) ;
	END
  END data1wr_i[4]
  PIN data1wr_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 11.180000 90.700000 ) ( 11.250000 90.800000 ) ;
	END
  END data1wr_i[5]
  PIN data1wr_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 11.320000 90.700000 ) ( 11.390000 90.800000 ) ;
	END
  END data1wr_i[6]
  PIN data2wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 11.460000 90.700000 ) ( 11.530000 90.800000 ) ;
	END
  END data2wr_i[0]
  PIN data2wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 11.600000 90.700000 ) ( 11.670000 90.800000 ) ;
	END
  END data2wr_i[1]
  PIN data2wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 11.740000 90.700000 ) ( 11.810000 90.800000 ) ;
	END
  END data2wr_i[2]
  PIN data2wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 11.880000 90.700000 ) ( 11.950000 90.800000 ) ;
	END
  END data2wr_i[3]
  PIN data2wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 12.020000 90.700000 ) ( 12.090000 90.800000 ) ;
	END
  END data2wr_i[4]
  PIN data2wr_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 12.160000 90.700000 ) ( 12.230000 90.800000 ) ;
	END
  END data2wr_i[5]
  PIN data2wr_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 12.300000 90.700000 ) ( 12.370000 90.800000 ) ;
	END
  END data2wr_i[6]
  PIN data3wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 12.440000 90.700000 ) ( 12.510000 90.800000 ) ;
	END
  END data3wr_i[0]
  PIN data3wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 12.580000 90.700000 ) ( 12.650000 90.800000 ) ;
	END
  END data3wr_i[1]
  PIN data3wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 12.720000 90.700000 ) ( 12.790000 90.800000 ) ;
	END
  END data3wr_i[2]
  PIN data3wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 12.860000 90.700000 ) ( 12.930000 90.800000 ) ;
	END
  END data3wr_i[3]
  PIN data3wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 13.000000 90.700000 ) ( 13.070000 90.800000 ) ;
	END
  END data3wr_i[4]
  PIN data3wr_i[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 13.140000 90.700000 ) ( 13.210000 90.800000 ) ;
	END
  END data3wr_i[5]
  PIN data3wr_i[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 13.280000 90.700000 ) ( 13.350000 90.800000 ) ;
	END
  END data3wr_i[6]
  PIN addr2_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.860000 90.700000 ) ( 33.930000 90.800000 ) ;
	END
  END addr2_i[0]
  PIN addr2_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.720000 90.700000 ) ( 33.790000 90.800000 ) ;
	END
  END addr2_i[1]
  PIN addr2_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.580000 90.700000 ) ( 33.650000 90.800000 ) ;
	END
  END addr2_i[2]
  PIN addr2_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.440000 90.700000 ) ( 33.510000 90.800000 ) ;
	END
  END addr2_i[3]
  PIN addr2_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.300000 90.700000 ) ( 33.370000 90.800000 ) ;
	END
  END addr2_i[4]
  PIN addr3_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.160000 90.700000 ) ( 33.230000 90.800000 ) ;
	END
  END addr3_i[0]
  PIN addr3_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.020000 90.700000 ) ( 33.090000 90.800000 ) ;
	END
  END addr3_i[1]
  PIN addr3_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.880000 90.700000 ) ( 32.950000 90.800000 ) ;
	END
  END addr3_i[2]
  PIN addr3_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.740000 90.700000 ) ( 32.810000 90.800000 ) ;
	END
  END addr3_i[3]
  PIN addr3_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.600000 90.700000 ) ( 32.670000 90.800000 ) ;
	END
  END addr3_i[4]
  PIN addr2wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.260000 90.700000 ) ( 32.330000 90.800000 ) ;
	END
  END addr2wr_i[0]
  PIN addr2wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.120000 90.700000 ) ( 32.190000 90.800000 ) ;
	END
  END addr2wr_i[1]
  PIN addr2wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 31.980000 90.700000 ) ( 32.050000 90.800000 ) ;
	END
  END addr2wr_i[2]
  PIN addr2wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 31.840000 90.700000 ) ( 31.910000 90.800000 ) ;
	END
  END addr2wr_i[3]
  PIN addr2wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 31.700000 90.700000 ) ( 31.770000 90.800000 ) ;
	END
  END addr2wr_i[4]
  PIN we2_i
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 31.560000 90.700000 ) ( 31.630000 90.800000 ) ;
	END
  END we2_i
  PIN addr3wr_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 31.420000 90.700000 ) ( 31.490000 90.800000 ) ;
	END
  END addr3wr_i[0]
  PIN addr3wr_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 31.280000 90.700000 ) ( 31.350000 90.800000 ) ;
	END
  END addr3wr_i[1]
  PIN addr3wr_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 31.140000 90.700000 ) ( 31.210000 90.800000 ) ;
	END
  END addr3wr_i[2]
  PIN addr3wr_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 31.000000 90.700000 ) ( 31.070000 90.800000 ) ;
	END
  END addr3wr_i[3]
  PIN addr3wr_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 30.860000 90.700000 ) ( 30.930000 90.800000 ) ;
	END
  END addr3wr_i[4]
  PIN we3_i
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 30.720000 90.700000 ) ( 30.790000 90.800000 ) ;
	END
  END we3_i
  PIN addr4_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.000000 1.000000 ) ( 4.070000 1.100000 ) ;
	END
  END addr4_i[0]
  PIN addr4_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.140000 1.000000 ) ( 4.210000 1.100000 ) ;
	END
  END addr4_i[1]
  PIN addr4_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.280000 1.000000 ) ( 4.350000 1.100000 ) ;
	END
  END addr4_i[2]
  PIN addr4_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.420000 1.000000 ) ( 4.490000 1.100000 ) ;
	END
  END addr4_i[3]
  PIN addr4_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.560000 1.000000 ) ( 4.630000 1.100000 ) ;
	END
  END addr4_i[4]
  PIN addr5_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.700000 1.000000 ) ( 4.770000 1.100000 ) ;
	END
  END addr5_i[0]
  PIN addr5_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.840000 1.000000 ) ( 4.910000 1.100000 ) ;
	END
  END addr5_i[1]
  PIN addr5_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 4.980000 1.000000 ) ( 5.050000 1.100000 ) ;
	END
  END addr5_i[2]
  PIN addr5_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.120000 1.000000 ) ( 5.190000 1.100000 ) ;
	END
  END addr5_i[3]
  PIN addr5_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 5.260000 1.000000 ) ( 5.330000 1.100000 ) ;
	END
  END addr5_i[4]
  PIN data4_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.400000 1.000000 ) ( 6.470000 1.100000 ) ;
	END
  END data4_o[0]
  PIN data4_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.540000 1.000000 ) ( 6.610000 1.100000 ) ;
	END
  END data4_o[1]
  PIN data4_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.680000 1.000000 ) ( 6.750000 1.100000 ) ;
	END
  END data4_o[2]
  PIN data4_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.820000 1.000000 ) ( 6.890000 1.100000 ) ;
	END
  END data4_o[3]
  PIN data4_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 6.960000 1.000000 ) ( 7.030000 1.100000 ) ;
	END
  END data4_o[4]
  PIN data4_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.100000 1.000000 ) ( 7.170000 1.100000 ) ;
	END
  END data4_o[5]
  PIN data4_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.240000 1.000000 ) ( 7.310000 1.100000 ) ;
	END
  END data4_o[6]
  PIN data5_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.380000 1.000000 ) ( 7.450000 1.100000 ) ;
	END
  END data5_o[0]
  PIN data5_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.520000 1.000000 ) ( 7.590000 1.100000 ) ;
	END
  END data5_o[1]
  PIN data5_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.660000 1.000000 ) ( 7.730000 1.100000 ) ;
	END
  END data5_o[2]
  PIN data5_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.800000 1.000000 ) ( 7.870000 1.100000 ) ;
	END
  END data5_o[3]
  PIN data5_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 7.940000 1.000000 ) ( 8.010000 1.100000 ) ;
	END
  END data5_o[4]
  PIN data5_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.080000 1.000000 ) ( 8.150000 1.100000 ) ;
	END
  END data5_o[5]
  PIN data5_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.220000 1.000000 ) ( 8.290000 1.100000 ) ;
	END
  END data5_o[6]
  PIN data6_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.360000 1.000000 ) ( 8.430000 1.100000 ) ;
	END
  END data6_o[0]
  PIN data6_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.500000 1.000000 ) ( 8.570000 1.100000 ) ;
	END
  END data6_o[1]
  PIN data6_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.640000 1.000000 ) ( 8.710000 1.100000 ) ;
	END
  END data6_o[2]
  PIN data6_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.780000 1.000000 ) ( 8.850000 1.100000 ) ;
	END
  END data6_o[3]
  PIN data6_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 8.920000 1.000000 ) ( 8.990000 1.100000 ) ;
	END
  END data6_o[4]
  PIN data6_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.060000 1.000000 ) ( 9.130000 1.100000 ) ;
	END
  END data6_o[5]
  PIN data6_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.200000 1.000000 ) ( 9.270000 1.100000 ) ;
	END
  END data6_o[6]
  PIN data7_o[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.340000 1.000000 ) ( 9.410000 1.100000 ) ;
	END
  END data7_o[0]
  PIN data7_o[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.480000 1.000000 ) ( 9.550000 1.100000 ) ;
	END
  END data7_o[1]
  PIN data7_o[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.620000 1.000000 ) ( 9.690000 1.100000 ) ;
	END
  END data7_o[2]
  PIN data7_o[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.760000 1.000000 ) ( 9.830000 1.100000 ) ;
	END
  END data7_o[3]
  PIN data7_o[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 9.900000 1.000000 ) ( 9.970000 1.100000 ) ;
	END
  END data7_o[4]
  PIN data7_o[5]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 10.040000 1.000000 ) ( 10.110000 1.100000 ) ;
	END
  END data7_o[5]
  PIN data7_o[6]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 10.180000 1.000000 ) ( 10.250000 1.100000 ) ;
	END
  END data7_o[6]
  PIN addr6_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 33.000000 1.000000 ) ( 33.070000 1.100000 ) ;
	END
  END addr6_i[0]
  PIN addr6_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.860000 1.000000 ) ( 32.930000 1.100000 ) ;
	END
  END addr6_i[1]
  PIN addr6_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.720000 1.000000 ) ( 32.790000 1.100000 ) ;
	END
  END addr6_i[2]
  PIN addr6_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.580000 1.000000 ) ( 32.650000 1.100000 ) ;
	END
  END addr6_i[3]
  PIN addr6_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.440000 1.000000 ) ( 32.510000 1.100000 ) ;
	END
  END addr6_i[4]
  PIN addr7_i[0]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.300000 1.000000 ) ( 32.370000 1.100000 ) ;
	END
  END addr7_i[0]
  PIN addr7_i[1]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.160000 1.000000 ) ( 32.230000 1.100000 ) ;
	END
  END addr7_i[1]
  PIN addr7_i[2]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 32.020000 1.000000 ) ( 32.090000 1.100000 ) ;
	END
  END addr7_i[2]
  PIN addr7_i[3]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 31.880000 1.000000 ) ( 31.950000 1.100000 ) ;
	END
  END addr7_i[3]
  PIN addr7_i[4]
	DIRECTION INPUT ;
	USE SIGNAL ;
	PORT
		LAYER metal2 ;
		RECT ( 31.740000 1.000000 ) ( 31.810000 1.100000 ) ;
	END
  END addr7_i[4]

  OBS
	 LAYER metal1 ;
	RECT ( 0 0 ) ( 34.000000 91.000000 ) ;
  END
  END SRAM_8R4W_PRF

END LIBRARY
