#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 14 20:58:20 2020
# Process ID: 2350
# Current directory: /home/lixuanyi/int_cir_comp/freedom
# Command line: vivado
# Log file: /home/lixuanyi/int_cir_comp/freedom/vivado.log
# Journal file: /home/lixuanyi/int_cir_comp/freedom/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/disk_2/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'reset_sys' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:arty:part0:1.1' used to customize the IP 'reset_sys' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'mmcm' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:arty:part0:1.1' used to customize the IP 'mmcm' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 6253.211 ; gain = 141.062 ; free physical = 4444 ; free virtual = 7590
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticsg324-1L
WARNING: [IP_Flow 19-2162] IP 'reset_sys' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:arty:part0:1.1' used to customize the IP 'reset_sys' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'mmcm' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:arty:part0:1.1' used to customize the IP 'mmcm' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Top: test
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6407.316 ; gain = 116.000 ; free physical = 4258 ; free virtual = 7439
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/e300artydevkit/sifiveTestbench.v:2]
WARNING: [Synth 8-85] always block has no event control specified [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/e300artydevkit/sifiveTestbench.v:81]
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitFPGAChip' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340108]
INFO: [Synth 8-6157] synthesizing module 'mmcm' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/mmcm/mmcm.v:72]
INFO: [Synth 8-6157] synthesizing module 'mmcm_clk_wiz' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/mmcm/mmcm_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/disk_2/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/disk_2/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/disk_2/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 123.875000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 6 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/disk_2/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/disk_2/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/disk_2/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_clk_wiz' (4#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/mmcm/mmcm_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mmcm' (5#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/mmcm/mmcm.v:72]
INFO: [Synth 8-638] synthesizing module 'reset_sys' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/synth/reset_sys.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/synth/reset_sys.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/disk_2/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/disk_2/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (6#1) [/disk_2/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (7#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (8#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (9#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (10#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (11#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'reset_sys' (12#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/synth/reset_sys.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitPlatform' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:339200]
INFO: [Synth 8-6157] synthesizing module 'E300ArtyDevKitSystem' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:334825]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (13#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91961]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3310]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3374]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (14#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/rocket-chip/src/main/resources/vsrc/plusarg_reader.v:7]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:559]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (15#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3310]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69918]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6651]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3437]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3836]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_1' (17#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:3437]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (18#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6587]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_2' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:9826]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:10349]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_2' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6714]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:7105]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_2' (19#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:6714]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_2' (20#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:9826]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14755]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14863]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_3' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:11009]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:11406]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_3' (21#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:11009]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14155]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (22#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14155]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14455]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (23#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14455]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (24#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14755]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18148]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18733]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14998]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:15397]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (25#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:14998]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (26#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:18148]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22755]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22819]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:19605]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:20004]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (27#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:19605]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (28#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22755]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26069]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:25942]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26006]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_6' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22882]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:23236]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_6' (29#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:22882]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (30#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:25942]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (31#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26069]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32730]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29266]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29436]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_7' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26242]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26504]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_7' (32#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:26242]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29107]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (33#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29107]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (34#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29266]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32627]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32679]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29762]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:30024]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (35#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:29762]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (36#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32627]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (37#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32730]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39379]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35949]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36119]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32959]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:33215]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (38#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:32959]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35790]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (39#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35790]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (40#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:35949]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39276]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39328]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36445]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36701]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (41#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:36445]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (42#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39276]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (43#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39379]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_4' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46024]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42596]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42766]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39608]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39863]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (44#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:39608]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42437]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (45#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42437]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (46#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:42596]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45921]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45973]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:43092]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:43347]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (47#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:43092]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (48#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:45921]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_4' (49#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46024]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49350]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49223]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49287]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46253]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46562]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (50#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:46253]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (51#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49223]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (52#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49350]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58572]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52433]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52579]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49523]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49749]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (53#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:49523]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52274]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (54#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52274]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (55#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52433]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55633]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55680]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52882]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:53108]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (56#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:52882]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (57#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55633]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_6' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58478]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58525]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55727]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55953]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (58#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:55727]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_6' (59#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58478]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (60#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58572]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_7' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69497]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSource' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62516]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62640]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58853]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:59136]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (61#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:58853]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61994]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61755]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (62#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (63#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61755]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61780]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (64#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61780]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61908]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61836]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (65#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61836]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (66#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61908]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61952]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61928]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (67#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61928]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (68#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61952]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_2' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61973]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_2' (69#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61973]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (70#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:61994]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62302]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w48_d1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62256]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w48_d1' (71#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62256]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (72#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62302]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSource' (73#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62516]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_4' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65900]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66082]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62791]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:63090]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (74#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:62791]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65741]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (75#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65741]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (76#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:65900]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69370]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69434]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66420]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66719]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (77#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:66420]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (78#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69370]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_7' (79#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69497]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (80#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:69918]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81460]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74779]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74843]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:71629]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:72028]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (81#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:71629]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (82#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74779]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78056]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78120]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74906]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:75305]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (83#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:74906]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (84#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78056]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_8' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81333]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81397]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78183]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78582]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (85#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:78183]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_8' (86#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81333]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (87#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81460]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:84999]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85063]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81849]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:82248]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (88#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:81849]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (89#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:84999]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91680]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88276]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88340]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85126]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85525]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (90#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:85126]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (91#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88276]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91553]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91617]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88403]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88802]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (92#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:88403]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (93#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91553]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (94#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91680]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (95#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:91961]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:160297]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96066]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96130]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:93006]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:93360]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (96#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:93006]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (97#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96066]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_4' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:99209]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:99969]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96193]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96536]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (98#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:96193]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_4' (99#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:99209]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104350]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_28' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:100892]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:101241]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (100#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:100892]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (101#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:103942]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (102#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:108145]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104839]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (103#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:104485]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (104#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:107545]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:112146]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:109304]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_30' (105#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:109032]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (106#1) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:111916]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:115582]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:112768]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:118718]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:115973]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:122186]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:119441]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:125654]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:122909]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:129102]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:126309]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:132457]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:129600]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:135520]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:132769]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:139022]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:136277]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:142490]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:139745]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:145958]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:143213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:149426]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:146681]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:152894]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:150149]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:156362]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:153617]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:159830]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:157085]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:167776]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:162804]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:173492]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:170742]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:176683]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:174010]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:180267]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:177135]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:183793]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:180658]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:195223]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:184811]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:195241]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:187627]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:209213]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:203507]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:209234]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:206475]
WARNING: [Synth 8-6014] Unused sequential element s2_flush_valid_pre_tag_ecc_reg was removed.  [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:212886]
WARNING: [Synth 8-6014] Unused sequential element _T_701_reg was removed.  [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:215035]
WARNING: [Synth 8-6014] Unused sequential element _T_703_reg was removed.  [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:214644]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:226671]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:223812]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:235580]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader__parameterized0' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:233976]
WARNING: [Synth 8-6014] Unused sequential element _T_1578_reg was removed.  [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:237431]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_reg was removed.  [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:237446]
WARNING: [Synth 8-6014] Unused sequential element _T_1583_reg was removed.  [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:237449]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_reg was removed.  [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:237464]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:242610]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:240041]
WARNING: [Synth 8-639] system function call 'value$plusargs' not supported [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:26]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/home/asc/freedom/builds/e300artydevkit/xip.hex'; please make sure the file is added to project and has read permission, ignoring [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:29]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
WARNING: [Synth 8-3848] Net rom in module/entity BootROM does not have driver. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.rom.v:11]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:248037]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:242980]
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM '_T_35_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "_T_35_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:254130]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:251541]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:257843]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:254415]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter DEFAULT bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader__parameterized1' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:256995]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:261040]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:258451]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:264157]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:261325]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:267354]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:264765]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:270089]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:267574]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:278167]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:270305]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:278184]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:273007]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:282031]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:279442]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:286612]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:282316]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:290166]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:287577]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:293482]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:290451]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:297230]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:294641]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:301640]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:297692]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:306016]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:303427]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:310012]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:306415]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:313259]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:310670]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:317143]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:313544]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:320375]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:317786]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:323615]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:320660]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:326847]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:324258]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:330105]
WARNING: [Synth 8-689] width (32) of port connection 'out' does not match port width (1) of module 'plusarg_reader' [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:327132]
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/e300artydevkit/PowerOnResetFPGAOnly.v:4]
WARNING: [Synth 8-3331] design JtagBypassChain has unconnected port reset
WARNING: [Synth 8-3331] design JtagBypassChain has unconnected port io_chainIn_update
WARNING: [Synth 8-3331] design CaptureUpdateChain_2 has unconnected port reset
WARNING: [Synth 8-3331] design CaptureChain has unconnected port reset
WARNING: [Synth 8-3331] design CaptureChain has unconnected port io_chainIn_update
WARNING: [Synth 8-3331] design CaptureUpdateChain_1 has unconnected port reset
WARNING: [Synth 8-3331] design CaptureUpdateChain has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port clock
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_param[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_param[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_param[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[28]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[27]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[26]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[25]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[24]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[23]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[22]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[21]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[20]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[19]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[18]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[17]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[16]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[15]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[14]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[13]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[12]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[11]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[10]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[9]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[8]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[7]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[6]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[5]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[4]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[3]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_address[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_mask[3]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_mask[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_mask[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_mask[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_a_bits_corrupt
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_ready
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_valid
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_78 has unconnected port io_in_d_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port clock
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port reset
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_ready
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_valid
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_opcode[2]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_opcode[1]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_opcode[0]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_param[2]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_param[1]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_param[0]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_size[1]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_size[0]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[5]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[4]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[3]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[2]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[1]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_source[0]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[28]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[27]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[26]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[25]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[24]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[23]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[22]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[21]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[20]
WARNING: [Synth 8-3331] design TLMonitor_77 has unconnected port io_in_a_bits_address[19]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 6761.121 ; gain = 469.805 ; free physical = 4011 ; free virtual = 7201
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 6761.121 ; gain = 469.805 ; free physical = 4095 ; free virtual = 7285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 6761.121 ; gain = 469.805 ; free physical = 4095 ; free virtual = 7285
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. hello/ip_mmcm/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. hello/IBUFG 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340690]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340690]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340690]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_1' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340696]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340696]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_1' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340696]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_10' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340760]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_10' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340760]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_10' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340760]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_11' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340773]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_11' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340773]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_11' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340773]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_12' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340779]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_12' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340779]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_12' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340779]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_13' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340785]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_13' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340785]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_13' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340785]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_14' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340791]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_14' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340791]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_14' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340791]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_15' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340797]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_15' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340797]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_15' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340797]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_16' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340803]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_16' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340803]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_16' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340803]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_17' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340809]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_17' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340809]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_17' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340809]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_18' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340815]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_18' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340815]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_18' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340815]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_19' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340821]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_19' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340821]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_19' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340821]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_2' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340702]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_2' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340702]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_2' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340702]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_20' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340827]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_20' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340827]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_20' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340827]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_21' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340833]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_21' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340833]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_21' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340833]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_22' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340839]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_22' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340839]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_22' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340839]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_23' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340845]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_23' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340845]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_23' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340845]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_24' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340851]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_24' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340851]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_24' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340851]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_25' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340857]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_25' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340857]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_25' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340857]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_26' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340863]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_26' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340863]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_26' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340863]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_27' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340869]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_27' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340869]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_27' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340869]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_28' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340875]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_28' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340875]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_28' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340875]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_29' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340881]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_29' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340881]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_29' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340881]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_3' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340708]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_3' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340708]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_3' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340708]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_30' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340887]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_30' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340887]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_30' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340887]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_31' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340893]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_31' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340893]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_31' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340893]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_32' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340899]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_32' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340899]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_32' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340899]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_33' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340905]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_33' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340905]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_33' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340905]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_34' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340911]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_34' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340911]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_34' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340911]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_35' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340917]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_35' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340917]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_35' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340917]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_36' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340923]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_36' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340923]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_36' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340923]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_37' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340929]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_37' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340929]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_37' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340929]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_38' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340935]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'hello/IOBUF_38' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340935]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'hello/IOBUF_38' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340935]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DRIVE' constraint because cell 'hello/IOBUF_39' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved inside the database. [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/imports/int_cir_comp/freedom/builds/e300artydevkit/sifive.freedom.everywhere.e300artydevkit.E300ArtyDevKitConfig.v:340941]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Common 17-14] Message 'Constraints 18-549' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/reset_sys_board.xdc] for cell 'hello/ip_reset_sys/U0'
Finished Parsing XDC File [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/reset_sys_board.xdc] for cell 'hello/ip_reset_sys/U0'
Parsing XDC File [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/reset_sys.xdc] for cell 'hello/ip_reset_sys/U0'
Finished Parsing XDC File [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/reset_sys/reset_sys.xdc] for cell 'hello/ip_reset_sys/U0'
Parsing XDC File [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/mmcm/mmcm_board.xdc] for cell 'hello/ip_mmcm/inst'
Finished Parsing XDC File [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/mmcm/mmcm_board.xdc] for cell 'hello/ip_mmcm/inst'
Parsing XDC File [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/mmcm/mmcm.xdc] for cell 'hello/ip_mmcm/inst'
Finished Parsing XDC File [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/mmcm/mmcm.xdc] for cell 'hello/ip_mmcm/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lixuanyi/int_cir_comp/vivado-proj/E310/E310.srcs/sources_1/ip/mmcm/mmcm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7100.070 ; gain = 1.000 ; free physical = 3583 ; free virtual = 6812
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7101.078 ; gain = 0.000 ; free physical = 3626 ; free virtual = 6854
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  FDR => FDRE: 12 instances
  IOBUF => IOBUF (IBUF, OBUFT): 55 instances
  SRL16 => SRL16E: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:52 ; elapsed = 00:01:14 . Memory (MB): peak = 7113.594 ; gain = 822.277 ; free physical = 3631 ; free virtual = 6867
238 Infos, 487 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:14 . Memory (MB): peak = 7113.594 ; gain = 822.277 ; free physical = 3631 ; free virtual = 6867
