<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Video\NBvideo\impl\gwsynthesis\NBvideo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Video\NBvideo\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 29 17:12:07 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>621</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>646</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>253</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>pixel_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pixel_clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">30.185(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Setup</td>
<td>-1142.746</td>
<td>253</td>
</tr>
<tr>
<td>pixel_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-13.129</td>
<td>h_count_0_s0/Q</td>
<td>memaddr_7_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.729</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-12.449</td>
<td>h_count_0_s0/Q</td>
<td>VIDEOaddr_8_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>32.049</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-12.372</td>
<td>h_count_0_s0/Q</td>
<td>VIDEOaddr_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.972</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-11.787</td>
<td>h_count_0_s0/Q</td>
<td>memaddr_12_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.387</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-11.621</td>
<td>h_count_0_s0/Q</td>
<td>VIDEOaddr_12_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.221</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-11.620</td>
<td>h_count_0_s0/Q</td>
<td>memaddr_8_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>31.220</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-10.913</td>
<td>h_count_0_s0/Q</td>
<td>memaddr_11_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.513</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-10.913</td>
<td>h_count_0_s0/Q</td>
<td>memaddr_13_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.513</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-10.423</td>
<td>h_count_0_s0/Q</td>
<td>memaddr_10_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>30.023</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-10.194</td>
<td>h_count_0_s0/Q</td>
<td>memaddr_6_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.794</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-9.679</td>
<td>h_count_0_s0/Q</td>
<td>VIDEOaddr_10_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.279</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-9.415</td>
<td>h_count_0_s0/Q</td>
<td>VIDEOaddr_13_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>29.015</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-9.090</td>
<td>h_count_0_s0/Q</td>
<td>VIDEOaddr_6_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.690</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-8.861</td>
<td>h_count_0_s0/Q</td>
<td>VIDEOaddr_11_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.461</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-8.708</td>
<td>h_count_0_s0/Q</td>
<td>memaddr_9_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.308</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-8.708</td>
<td>h_count_0_s0/Q</td>
<td>VIDEOaddr_9_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>28.308</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-7.993</td>
<td>h_count_0_s0/Q</td>
<td>GRSTLN_13_s0/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.949</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-7.855</td>
<td>h_count_0_s0/Q</td>
<td>VIDDAT3_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.455</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-7.855</td>
<td>h_count_0_s0/Q</td>
<td>VIDDAT3_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.455</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-7.855</td>
<td>h_count_0_s0/Q</td>
<td>VIDDAT3_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.455</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-7.855</td>
<td>h_count_0_s0/Q</td>
<td>VIDDAT3_4_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.455</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-7.855</td>
<td>h_count_0_s0/Q</td>
<td>VIDDAT2_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.455</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-7.846</td>
<td>h_count_0_s0/Q</td>
<td>ad_i_9_s1/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.803</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-7.846</td>
<td>h_count_0_s0/Q</td>
<td>ad_i_10_s1/CE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.803</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-7.845</td>
<td>h_count_0_s0/Q</td>
<td>VIDDAT3_6_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>27.445</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>wre_i_s1/Q</td>
<td>SPRMEM/sp_inst_3/WRE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.286</td>
<td>wre_i_s1/Q</td>
<td>SPRMEM/sp_inst_2/WRE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>3</td>
<td>0.286</td>
<td>wre_i_s1/Q</td>
<td>SPRMEM/sp_inst_1/WRE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>4</td>
<td>0.286</td>
<td>wre_i_s1/Q</td>
<td>SPRMEM/sp_inst_0/WRE</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>5</td>
<td>0.405</td>
<td>din_i_7_s0/Q</td>
<td>SPRMEM/sp_inst_3/DI[1]</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>6</td>
<td>0.405</td>
<td>din_i_5_s0/Q</td>
<td>SPRMEM/sp_inst_2/DI[1]</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>7</td>
<td>0.405</td>
<td>din_i_3_s0/Q</td>
<td>SPRMEM/sp_inst_1/DI[1]</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>8</td>
<td>0.417</td>
<td>ad_i_10_s1/Q</td>
<td>SPRMEM/sp_inst_2/AD[11]</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.570</td>
<td>CONFIGREG_0_s0/Q</td>
<td>PXLFORE_0_s1/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>10</td>
<td>0.570</td>
<td>sprstate_2_s0/Q</td>
<td>sprstate_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>11</td>
<td>0.570</td>
<td>CONFIGREG_2_s0/Q</td>
<td>PXLFORE_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>12</td>
<td>0.570</td>
<td>CONFIGREG_4_s0/Q</td>
<td>PXLBACK_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>13</td>
<td>0.570</td>
<td>CONFIGREG_7_s0/Q</td>
<td>PXLBACK_3_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.570</td>
</tr>
<tr>
<td>14</td>
<td>0.673</td>
<td>din_i_6_s0/Q</td>
<td>SPRMEM/sp_inst_3/DI[0]</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.833</td>
</tr>
<tr>
<td>15</td>
<td>0.682</td>
<td>ad_i_1_s1/Q</td>
<td>SPRMEM/sp_inst_0/AD[2]</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>ISTEXT_s13/Q</td>
<td>ISTEXT_s13/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>VIDDAT1_0_s0/Q</td>
<td>VIDDAT1_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>VIDDAT1_2_s0/Q</td>
<td>VIDDAT1_2_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>VIDDAT1_5_s0/Q</td>
<td>VIDDAT1_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>VIDDAT1_7_s0/Q</td>
<td>VIDDAT1_7_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>h_count_0_s0/Q</td>
<td>h_count_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>SETUPCHAR_0_s0/Q</td>
<td>SETUPCHAR_0_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>VIDDAT3_1_s0/Q</td>
<td>VIDDAT3_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>VIDDAT3_5_s0/Q</td>
<td>VIDDAT3_5_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>VIDDAT2_1_s0/Q</td>
<td>VIDDAT2_1_s0/D</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>17.040</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_3/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>2</td>
<td>17.040</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_2/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>3</td>
<td>17.040</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_1/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.755</td>
</tr>
<tr>
<td>4</td>
<td>17.040</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_0/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.755</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.855</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_3/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.877</td>
</tr>
<tr>
<td>2</td>
<td>1.855</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_2/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.877</td>
</tr>
<tr>
<td>3</td>
<td>1.855</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_1/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.877</td>
</tr>
<tr>
<td>4</td>
<td>1.855</td>
<td>oce_i_s1/Q</td>
<td>SPRMEM/sp_inst_0/RESET</td>
<td>pixel_clk:[R]</td>
<td>pixel_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.877</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_8_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>h_count_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>v_count_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>BYTCNT_10_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>READREGISTER_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>NBVIDAD_13_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>ad_i_8_s1</td>
</tr>
<tr>
<td>9</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>ad_i_9_s1</td>
</tr>
<tr>
<td>10</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pixel_clk</td>
<td>TVDEP_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-13.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>27.104</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/SUM</td>
</tr>
<tr>
<td>28.243</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>n2697_s8/I1</td>
</tr>
<tr>
<td>29.342</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">n2697_s8/F</td>
</tr>
<tr>
<td>30.323</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td>n2943_s4/I2</td>
</tr>
<tr>
<td>31.422</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[3][A]</td>
<td style=" background: #97FFFF;">n2943_s4/F</td>
</tr>
<tr>
<td>31.912</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>n2943_s3/I0</td>
</tr>
<tr>
<td>32.714</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">n2943_s3/F</td>
</tr>
<tr>
<td>33.133</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>n2943_s2/I3</td>
</tr>
<tr>
<td>33.955</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" background: #97FFFF;">n2943_s2/F</td>
</tr>
<tr>
<td>33.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td style=" font-weight:bold;">memaddr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>memaddr_7_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C12[1][A]</td>
<td>memaddr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.685, 47.924%; route: 16.585, 50.675%; tC2Q: 0.458, 1.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>27.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/SUM</td>
</tr>
<tr>
<td>27.545</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n2696_s7/I1</td>
</tr>
<tr>
<td>28.644</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n2696_s7/F</td>
</tr>
<tr>
<td>30.587</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>n2696_s2/I3</td>
</tr>
<tr>
<td>31.686</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" background: #97FFFF;">n2696_s2/F</td>
</tr>
<tr>
<td>32.176</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>n2696_s0/I1</td>
</tr>
<tr>
<td>33.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">n2696_s0/F</td>
</tr>
<tr>
<td>33.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>VIDEOaddr_8_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>VIDEOaddr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.182, 47.371%; route: 16.409, 51.199%; tC2Q: 0.458, 1.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>27.104</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/SUM</td>
</tr>
<tr>
<td>28.243</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>n2697_s8/I1</td>
</tr>
<tr>
<td>29.342</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">n2697_s8/F</td>
</tr>
<tr>
<td>31.121</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td>n2697_s3/I3</td>
</tr>
<tr>
<td>31.746</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[3][B]</td>
<td style=" background: #97FFFF;">n2697_s3/F</td>
</tr>
<tr>
<td>32.165</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>n2697_s0/I2</td>
</tr>
<tr>
<td>33.197</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" background: #97FFFF;">n2697_s0/F</td>
</tr>
<tr>
<td>33.197</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>VIDEOaddr_7_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[1][A]</td>
<td>VIDEOaddr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.619, 45.725%; route: 16.894, 52.841%; tC2Q: 0.458, 1.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>26.655</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>26.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>26.712</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>26.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>26.769</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1167_s/COUT</td>
</tr>
<tr>
<td>26.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>n1166_s/CIN</td>
</tr>
<tr>
<td>26.826</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n1166_s/COUT</td>
</tr>
<tr>
<td>26.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td>n1165_s/CIN</td>
</tr>
<tr>
<td>27.389</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">n1165_s/SUM</td>
</tr>
<tr>
<td>28.678</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n2692_s7/I1</td>
</tr>
<tr>
<td>29.710</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n2692_s7/F</td>
</tr>
<tr>
<td>30.537</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>n2938_s3/I2</td>
</tr>
<tr>
<td>31.162</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">n2938_s3/F</td>
</tr>
<tr>
<td>31.580</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>n2938_s2/I2</td>
</tr>
<tr>
<td>32.612</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">n2938_s2/F</td>
</tr>
<tr>
<td>32.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">memaddr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>memaddr_12_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>memaddr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.837, 47.272%; route: 16.091, 51.268%; tC2Q: 0.458, 1.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>26.655</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>26.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>26.712</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>26.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>26.769</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1167_s/COUT</td>
</tr>
<tr>
<td>26.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>n1166_s/CIN</td>
</tr>
<tr>
<td>26.826</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n1166_s/COUT</td>
</tr>
<tr>
<td>26.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td>n1165_s/CIN</td>
</tr>
<tr>
<td>27.389</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">n1165_s/SUM</td>
</tr>
<tr>
<td>28.678</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[2][B]</td>
<td>n2692_s7/I1</td>
</tr>
<tr>
<td>29.710</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[2][B]</td>
<td style=" background: #97FFFF;">n2692_s7/F</td>
</tr>
<tr>
<td>30.520</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>n2692_s2/I3</td>
</tr>
<tr>
<td>31.619</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">n2692_s2/F</td>
</tr>
<tr>
<td>31.625</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>n2692_s0/I1</td>
</tr>
<tr>
<td>32.447</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">n2692_s0/F</td>
</tr>
<tr>
<td>32.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>VIDEOaddr_12_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>VIDEOaddr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.101, 48.368%; route: 15.661, 50.163%; tC2Q: 0.458, 1.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>27.126</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/SUM</td>
</tr>
<tr>
<td>27.545</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>n2696_s7/I1</td>
</tr>
<tr>
<td>28.644</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">n2696_s7/F</td>
</tr>
<tr>
<td>30.587</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>n2942_s3/I0</td>
</tr>
<tr>
<td>31.619</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">n2942_s3/F</td>
</tr>
<tr>
<td>31.624</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>n2942_s2/I1</td>
</tr>
<tr>
<td>32.446</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" background: #97FFFF;">n2942_s2/F</td>
</tr>
<tr>
<td>32.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">memaddr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>memaddr_8_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>memaddr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.838, 47.527%; route: 15.924, 51.005%; tC2Q: 0.458, 1.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>26.655</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>26.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>26.712</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>26.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>26.769</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1167_s/COUT</td>
</tr>
<tr>
<td>26.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>n1166_s/CIN</td>
</tr>
<tr>
<td>27.332</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n1166_s/SUM</td>
</tr>
<tr>
<td>27.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n2693_s3/I1</td>
</tr>
<tr>
<td>28.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n2693_s3/F</td>
</tr>
<tr>
<td>29.195</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td>n2939_s3/I2</td>
</tr>
<tr>
<td>30.221</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C15[3][A]</td>
<td style=" background: #97FFFF;">n2939_s3/F</td>
</tr>
<tr>
<td>30.640</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td>n2939_s2/I0</td>
</tr>
<tr>
<td>31.739</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" background: #97FFFF;">n2939_s2/F</td>
</tr>
<tr>
<td>31.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td style=" font-weight:bold;">memaddr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[1][A]</td>
<td>memaddr_11_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C15[1][A]</td>
<td>memaddr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.248, 49.972%; route: 14.807, 48.526%; tC2Q: 0.458, 1.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>26.655</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>26.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>26.712</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>26.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>26.769</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1167_s/COUT</td>
</tr>
<tr>
<td>26.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>n1166_s/CIN</td>
</tr>
<tr>
<td>26.826</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n1166_s/COUT</td>
</tr>
<tr>
<td>26.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td>n1165_s/CIN</td>
</tr>
<tr>
<td>26.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">n1165_s/COUT</td>
</tr>
<tr>
<td>26.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>n1164_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">n1164_s/SUM</td>
</tr>
<tr>
<td>28.585</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n2691_s2/I1</td>
</tr>
<tr>
<td>29.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n2691_s2/F</td>
</tr>
<tr>
<td>29.418</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[3][A]</td>
<td>n2937_s3/I2</td>
</tr>
<tr>
<td>30.220</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R10C15[3][A]</td>
<td style=" background: #97FFFF;">n2937_s3/F</td>
</tr>
<tr>
<td>30.639</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td>n2937_s2/I1</td>
</tr>
<tr>
<td>31.738</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td style=" background: #97FFFF;">n2937_s2/F</td>
</tr>
<tr>
<td>31.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td style=" font-weight:bold;">memaddr_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C14[0][A]</td>
<td>memaddr_13_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C14[0][A]</td>
<td>memaddr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.928, 48.924%; route: 15.126, 49.574%; tC2Q: 0.458, 1.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>26.655</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>26.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>26.712</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>26.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>27.275</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1167_s/SUM</td>
</tr>
<tr>
<td>28.250</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>n2694_s2/I1</td>
</tr>
<tr>
<td>29.072</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n2694_s2/F</td>
</tr>
<tr>
<td>30.217</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>n2940_s2/I0</td>
</tr>
<tr>
<td>31.249</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">n2940_s2/F</td>
</tr>
<tr>
<td>31.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">memaddr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>memaddr_10_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>memaddr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.888, 46.258%; route: 15.676, 52.215%; tC2Q: 0.458, 1.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.530</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/SUM</td>
</tr>
<tr>
<td>27.984</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>n2698_s2/I1</td>
</tr>
<tr>
<td>29.083</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">n2698_s2/F</td>
</tr>
<tr>
<td>29.094</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>n2944_s3/I2</td>
</tr>
<tr>
<td>29.916</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">n2944_s3/F</td>
</tr>
<tr>
<td>29.921</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>n2944_s2/I0</td>
</tr>
<tr>
<td>31.020</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">n2944_s2/F</td>
</tr>
<tr>
<td>31.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">memaddr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>memaddr_6_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>memaddr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.309, 48.026%; route: 15.027, 50.436%; tC2Q: 0.458, 1.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>26.655</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>26.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>26.712</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>26.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>27.275</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1167_s/SUM</td>
</tr>
<tr>
<td>28.250</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>n2694_s2/I1</td>
</tr>
<tr>
<td>29.052</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">n2694_s2/F</td>
</tr>
<tr>
<td>29.473</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>n2694_s0/I1</td>
</tr>
<tr>
<td>30.505</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">n2694_s0/F</td>
</tr>
<tr>
<td>30.505</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>VIDEOaddr_10_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>VIDEOaddr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.868, 47.365%; route: 14.953, 51.070%; tC2Q: 0.458, 1.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>26.655</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>26.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>26.712</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>26.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>26.769</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1167_s/COUT</td>
</tr>
<tr>
<td>26.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>n1166_s/CIN</td>
</tr>
<tr>
<td>26.826</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n1166_s/COUT</td>
</tr>
<tr>
<td>26.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td>n1165_s/CIN</td>
</tr>
<tr>
<td>26.883</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">n1165_s/COUT</td>
</tr>
<tr>
<td>26.883</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>n1164_s/CIN</td>
</tr>
<tr>
<td>27.446</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">n1164_s/SUM</td>
</tr>
<tr>
<td>28.585</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[2][A]</td>
<td>n2691_s2/I1</td>
</tr>
<tr>
<td>29.407</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R10C15[2][A]</td>
<td style=" background: #97FFFF;">n2691_s2/F</td>
</tr>
<tr>
<td>29.418</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>n2691_s0/I2</td>
</tr>
<tr>
<td>30.240</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" background: #97FFFF;">n2691_s0/F</td>
</tr>
<tr>
<td>30.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>VIDEOaddr_13_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C15[0][A]</td>
<td>VIDEOaddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.849, 47.731%; route: 14.707, 50.689%; tC2Q: 0.458, 1.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.530</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/SUM</td>
</tr>
<tr>
<td>27.984</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[3][A]</td>
<td>n2698_s2/I1</td>
</tr>
<tr>
<td>29.083</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C16[3][A]</td>
<td style=" background: #97FFFF;">n2698_s2/F</td>
</tr>
<tr>
<td>29.094</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>n2698_s0/I2</td>
</tr>
<tr>
<td>29.916</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" background: #97FFFF;">n2698_s0/F</td>
</tr>
<tr>
<td>29.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td style=" font-weight:bold;">VIDEOaddr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>VIDEOaddr_6_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[2][A]</td>
<td>VIDEOaddr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.210, 46.044%; route: 15.022, 52.358%; tC2Q: 0.458, 1.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>26.655</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>26.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>26.712</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1168_s/COUT</td>
</tr>
<tr>
<td>26.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][A]</td>
<td>n1167_s/CIN</td>
</tr>
<tr>
<td>26.769</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">n1167_s/COUT</td>
</tr>
<tr>
<td>26.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[2][B]</td>
<td>n1166_s/CIN</td>
</tr>
<tr>
<td>27.332</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">n1166_s/SUM</td>
</tr>
<tr>
<td>27.338</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n2693_s3/I1</td>
</tr>
<tr>
<td>28.370</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n2693_s3/F</td>
</tr>
<tr>
<td>28.864</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>n2693_s0/I3</td>
</tr>
<tr>
<td>29.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">n2693_s0/F</td>
</tr>
<tr>
<td>29.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" font-weight:bold;">VIDEOaddr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>VIDEOaddr_11_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>VIDEOaddr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.945, 48.998%; route: 14.057, 49.392%; tC2Q: 0.458, 1.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>26.655</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>26.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>27.183</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1168_s/SUM</td>
</tr>
<tr>
<td>27.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>n2695_s2/I1</td>
</tr>
<tr>
<td>28.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">n2695_s2/F</td>
</tr>
<tr>
<td>28.712</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>n2941_s2/I0</td>
</tr>
<tr>
<td>29.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">n2941_s2/F</td>
</tr>
<tr>
<td>29.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">memaddr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>memaddr_9_s1/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>memaddr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.863, 48.971%; route: 13.987, 49.410%; tC2Q: 0.458, 1.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.438</td>
<td>1.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>10.464</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>10.889</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][B]</td>
<td>n281_s4/I0</td>
</tr>
<tr>
<td>11.988</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R4C4[2][B]</td>
<td style=" background: #97FFFF;">n281_s4/F</td>
</tr>
<tr>
<td>12.999</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n2997_s28/I1</td>
</tr>
<tr>
<td>14.098</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n2997_s28/F</td>
</tr>
<tr>
<td>15.409</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td>n114316_DOUT_6_s9/I0</td>
</tr>
<tr>
<td>16.231</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s9/F</td>
</tr>
<tr>
<td>16.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>n114316_DOUT_6_s6/I2</td>
</tr>
<tr>
<td>17.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">n114316_DOUT_6_s6/F</td>
</tr>
<tr>
<td>18.104</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>n114315_DOUT_6_s7/I0</td>
</tr>
<tr>
<td>19.165</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">n114315_DOUT_6_s7/F</td>
</tr>
<tr>
<td>19.592</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>n2997_s9/I3</td>
</tr>
<tr>
<td>20.624</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">n2997_s9/F</td>
</tr>
<tr>
<td>21.780</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>n1143_s20/I2</td>
</tr>
<tr>
<td>22.602</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C6[1][A]</td>
<td style=" background: #97FFFF;">n1143_s20/F</td>
</tr>
<tr>
<td>23.581</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td>n1143_s19/I1</td>
</tr>
<tr>
<td>24.207</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[3][A]</td>
<td style=" background: #97FFFF;">n1143_s19/F</td>
</tr>
<tr>
<td>25.991</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n1171_s/I1</td>
</tr>
<tr>
<td>26.541</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n1171_s/COUT</td>
</tr>
<tr>
<td>26.541</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][B]</td>
<td>n1170_s/CIN</td>
</tr>
<tr>
<td>26.598</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">n1170_s/COUT</td>
</tr>
<tr>
<td>26.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][A]</td>
<td>n1169_s/CIN</td>
</tr>
<tr>
<td>26.655</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">n1169_s/COUT</td>
</tr>
<tr>
<td>26.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C17[1][B]</td>
<td>n1168_s/CIN</td>
</tr>
<tr>
<td>27.183</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n1168_s/SUM</td>
</tr>
<tr>
<td>27.602</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>n2695_s2/I1</td>
</tr>
<tr>
<td>28.701</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">n2695_s2/F</td>
</tr>
<tr>
<td>28.712</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>n2695_s0/I1</td>
</tr>
<tr>
<td>29.534</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">n2695_s0/F</td>
</tr>
<tr>
<td>29.534</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">VIDEOaddr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>VIDEOaddr_9_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>VIDEOaddr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.863, 48.971%; route: 13.987, 49.410%; tC2Q: 0.458, 1.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>GRSTLN_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.467</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n100_s32/I3</td>
</tr>
<tr>
<td>10.566</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n100_s32/F</td>
</tr>
<tr>
<td>11.078</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>n1076_s6/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s6/F</td>
</tr>
<tr>
<td>14.142</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>n1076_s4/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s4/F</td>
</tr>
<tr>
<td>16.258</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n2866_s5/I0</td>
</tr>
<tr>
<td>17.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n2866_s5/F</td>
</tr>
<tr>
<td>19.249</td>
<td>1.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>n3041_s4/I0</td>
</tr>
<tr>
<td>19.875</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">n3041_s4/F</td>
</tr>
<tr>
<td>19.892</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>n2697_s2/I0</td>
</tr>
<tr>
<td>20.924</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">n2697_s2/F</td>
</tr>
<tr>
<td>22.092</td>
<td>1.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[3][B]</td>
<td>n1077_s4/I1</td>
</tr>
<tr>
<td>22.914</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C11[3][B]</td>
<td style=" background: #97FFFF;">n1077_s4/F</td>
</tr>
<tr>
<td>24.698</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[2][A]</td>
<td>GRSTLN_13_s5/I2</td>
</tr>
<tr>
<td>25.724</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R5C11[2][A]</td>
<td style=" background: #97FFFF;">GRSTLN_13_s5/F</td>
</tr>
<tr>
<td>26.149</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[1][B]</td>
<td>GRSTLN_13_s2/I2</td>
</tr>
<tr>
<td>27.210</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R4C11[1][B]</td>
<td style=" background: #97FFFF;">GRSTLN_13_s2/F</td>
</tr>
<tr>
<td>29.175</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">GRSTLN_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>GRSTLN_13_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>GRSTLN_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.750, 38.462%; route: 16.741, 59.898%; tC2Q: 0.458, 1.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.467</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n100_s32/I3</td>
</tr>
<tr>
<td>10.566</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n100_s32/F</td>
</tr>
<tr>
<td>11.078</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>n1076_s6/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s6/F</td>
</tr>
<tr>
<td>14.142</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>n1076_s4/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s4/F</td>
</tr>
<tr>
<td>16.258</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n2866_s5/I0</td>
</tr>
<tr>
<td>17.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n2866_s5/F</td>
</tr>
<tr>
<td>19.409</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>n2866_s2/I1</td>
</tr>
<tr>
<td>20.508</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">n2866_s2/F</td>
</tr>
<tr>
<td>22.176</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>n2940_s3/I0</td>
</tr>
<tr>
<td>23.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">n2940_s3/F</td>
</tr>
<tr>
<td>24.750</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>n3033_s2/I3</td>
</tr>
<tr>
<td>25.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">n3033_s2/F</td>
</tr>
<tr>
<td>27.582</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>n3039_s1/I3</td>
</tr>
<tr>
<td>28.681</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">n3039_s1/F</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">VIDDAT3_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>VIDDAT3_1_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>VIDDAT3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.302, 37.523%; route: 16.695, 60.808%; tC2Q: 0.458, 1.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.467</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n100_s32/I3</td>
</tr>
<tr>
<td>10.566</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n100_s32/F</td>
</tr>
<tr>
<td>11.078</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>n1076_s6/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s6/F</td>
</tr>
<tr>
<td>14.142</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>n1076_s4/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s4/F</td>
</tr>
<tr>
<td>16.258</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n2866_s5/I0</td>
</tr>
<tr>
<td>17.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n2866_s5/F</td>
</tr>
<tr>
<td>19.409</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>n2866_s2/I1</td>
</tr>
<tr>
<td>20.508</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">n2866_s2/F</td>
</tr>
<tr>
<td>22.176</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>n2940_s3/I0</td>
</tr>
<tr>
<td>23.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">n2940_s3/F</td>
</tr>
<tr>
<td>24.750</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>n3033_s2/I3</td>
</tr>
<tr>
<td>25.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">n3033_s2/F</td>
</tr>
<tr>
<td>27.582</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>n3038_s1/I3</td>
</tr>
<tr>
<td>28.681</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">n3038_s1/F</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">VIDDAT3_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>VIDDAT3_2_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>VIDDAT3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.302, 37.523%; route: 16.695, 60.808%; tC2Q: 0.458, 1.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.467</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n100_s32/I3</td>
</tr>
<tr>
<td>10.566</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n100_s32/F</td>
</tr>
<tr>
<td>11.078</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>n1076_s6/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s6/F</td>
</tr>
<tr>
<td>14.142</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>n1076_s4/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s4/F</td>
</tr>
<tr>
<td>16.258</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n2866_s5/I0</td>
</tr>
<tr>
<td>17.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n2866_s5/F</td>
</tr>
<tr>
<td>19.409</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>n2866_s2/I1</td>
</tr>
<tr>
<td>20.508</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">n2866_s2/F</td>
</tr>
<tr>
<td>22.176</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>n2940_s3/I0</td>
</tr>
<tr>
<td>23.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">n2940_s3/F</td>
</tr>
<tr>
<td>24.750</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>n3033_s2/I3</td>
</tr>
<tr>
<td>25.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">n3033_s2/F</td>
</tr>
<tr>
<td>27.582</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>n3037_s1/I3</td>
</tr>
<tr>
<td>28.681</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">n3037_s1/F</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">VIDDAT3_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>VIDDAT3_3_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>VIDDAT3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.302, 37.523%; route: 16.695, 60.808%; tC2Q: 0.458, 1.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.467</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n100_s32/I3</td>
</tr>
<tr>
<td>10.566</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n100_s32/F</td>
</tr>
<tr>
<td>11.078</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>n1076_s6/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s6/F</td>
</tr>
<tr>
<td>14.142</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>n1076_s4/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s4/F</td>
</tr>
<tr>
<td>16.258</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n2866_s5/I0</td>
</tr>
<tr>
<td>17.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n2866_s5/F</td>
</tr>
<tr>
<td>19.409</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>n2866_s2/I1</td>
</tr>
<tr>
<td>20.508</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">n2866_s2/F</td>
</tr>
<tr>
<td>22.176</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>n2940_s3/I0</td>
</tr>
<tr>
<td>23.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">n2940_s3/F</td>
</tr>
<tr>
<td>24.750</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>n3033_s2/I3</td>
</tr>
<tr>
<td>25.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">n3033_s2/F</td>
</tr>
<tr>
<td>27.582</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>n3036_s1/I3</td>
</tr>
<tr>
<td>28.681</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td style=" background: #97FFFF;">n3036_s1/F</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td style=" font-weight:bold;">VIDDAT3_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>VIDDAT3_4_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C19[2][A]</td>
<td>VIDDAT3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.302, 37.523%; route: 16.695, 60.808%; tC2Q: 0.458, 1.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.467</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n100_s32/I3</td>
</tr>
<tr>
<td>10.566</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n100_s32/F</td>
</tr>
<tr>
<td>11.078</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>n1076_s6/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s6/F</td>
</tr>
<tr>
<td>14.142</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>n1076_s4/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s4/F</td>
</tr>
<tr>
<td>16.258</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n2866_s5/I0</td>
</tr>
<tr>
<td>17.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n2866_s5/F</td>
</tr>
<tr>
<td>19.409</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>n2866_s2/I1</td>
</tr>
<tr>
<td>20.508</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">n2866_s2/F</td>
</tr>
<tr>
<td>22.176</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>n2940_s3/I0</td>
</tr>
<tr>
<td>23.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">n2940_s3/F</td>
</tr>
<tr>
<td>24.750</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>n3033_s2/I3</td>
</tr>
<tr>
<td>25.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">n3033_s2/F</td>
</tr>
<tr>
<td>27.582</td>
<td>2.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>n3030_s2/I3</td>
</tr>
<tr>
<td>28.681</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" background: #97FFFF;">n3030_s2/F</td>
</tr>
<tr>
<td>28.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td style=" font-weight:bold;">VIDDAT2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>VIDDAT2_2_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R10C19[1][A]</td>
<td>VIDDAT2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.302, 37.523%; route: 16.695, 60.808%; tC2Q: 0.458, 1.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad_i_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.467</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n100_s32/I3</td>
</tr>
<tr>
<td>10.566</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n100_s32/F</td>
</tr>
<tr>
<td>11.078</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>n1076_s6/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s6/F</td>
</tr>
<tr>
<td>14.142</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>n1076_s4/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s4/F</td>
</tr>
<tr>
<td>16.258</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n2866_s5/I0</td>
</tr>
<tr>
<td>17.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n2866_s5/F</td>
</tr>
<tr>
<td>19.409</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>n2866_s2/I1</td>
</tr>
<tr>
<td>20.508</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">n2866_s2/F</td>
</tr>
<tr>
<td>22.176</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>n2940_s3/I0</td>
</tr>
<tr>
<td>23.237</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">n2940_s3/F</td>
</tr>
<tr>
<td>23.663</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td>n3000_s5/I3</td>
</tr>
<tr>
<td>24.289</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R8C5[3][B]</td>
<td style=" background: #97FFFF;">n3000_s5/F</td>
</tr>
<tr>
<td>26.602</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>n2997_s3/I0</td>
</tr>
<tr>
<td>27.404</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">n2997_s3/F</td>
</tr>
<tr>
<td>29.029</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td style=" font-weight:bold;">ad_i_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>ad_i_9_s1/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[1][A]</td>
<td>ad_i_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.771, 35.144%; route: 17.574, 63.208%; tC2Q: 0.458, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ad_i_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.467</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n100_s32/I3</td>
</tr>
<tr>
<td>10.566</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n100_s32/F</td>
</tr>
<tr>
<td>11.078</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>n1076_s6/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s6/F</td>
</tr>
<tr>
<td>14.142</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>n1076_s4/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s4/F</td>
</tr>
<tr>
<td>16.258</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n2866_s5/I0</td>
</tr>
<tr>
<td>17.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n2866_s5/F</td>
</tr>
<tr>
<td>19.409</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>n2866_s2/I1</td>
</tr>
<tr>
<td>20.508</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">n2866_s2/F</td>
</tr>
<tr>
<td>22.176</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>n2940_s3/I0</td>
</tr>
<tr>
<td>23.237</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">n2940_s3/F</td>
</tr>
<tr>
<td>23.663</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[3][B]</td>
<td>n3000_s5/I3</td>
</tr>
<tr>
<td>24.289</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R8C5[3][B]</td>
<td style=" background: #97FFFF;">n3000_s5/F</td>
</tr>
<tr>
<td>26.602</td>
<td>2.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[3][B]</td>
<td>n2997_s3/I0</td>
</tr>
<tr>
<td>27.404</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R4C17[3][B]</td>
<td style=" background: #97FFFF;">n2997_s3/F</td>
</tr>
<tr>
<td>29.029</td>
<td>1.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td style=" font-weight:bold;">ad_i_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>ad_i_10_s1/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>ad_i_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.771, 35.144%; route: 17.574, 63.208%; tC2Q: 0.458, 1.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>3.667</td>
<td>1.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>n76_s3/I1</td>
</tr>
<tr>
<td>4.766</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C5[0][A]</td>
<td style=" background: #97FFFF;">n76_s3/F</td>
</tr>
<tr>
<td>6.572</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>n76_s2/I0</td>
</tr>
<tr>
<td>7.604</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R9C6[1][A]</td>
<td style=" background: #97FFFF;">n76_s2/F</td>
</tr>
<tr>
<td>9.467</td>
<td>1.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>n100_s32/I3</td>
</tr>
<tr>
<td>10.566</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">n100_s32/F</td>
</tr>
<tr>
<td>11.078</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>n1076_s6/I2</td>
</tr>
<tr>
<td>12.177</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s6/F</td>
</tr>
<tr>
<td>14.142</td>
<td>1.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>n1076_s4/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">n1076_s4/F</td>
</tr>
<tr>
<td>16.258</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>n2866_s5/I0</td>
</tr>
<tr>
<td>17.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">n2866_s5/F</td>
</tr>
<tr>
<td>19.409</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>n2866_s2/I1</td>
</tr>
<tr>
<td>20.508</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">n2866_s2/F</td>
</tr>
<tr>
<td>22.176</td>
<td>1.667</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C4[1][B]</td>
<td>n2940_s3/I0</td>
</tr>
<tr>
<td>23.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C4[1][B]</td>
<td style=" background: #97FFFF;">n2940_s3/F</td>
</tr>
<tr>
<td>24.750</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[3][B]</td>
<td>n3033_s2/I3</td>
</tr>
<tr>
<td>25.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R9C11[3][B]</td>
<td style=" background: #97FFFF;">n3033_s2/F</td>
</tr>
<tr>
<td>27.572</td>
<td>2.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>n3034_s1/I3</td>
</tr>
<tr>
<td>28.671</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" background: #97FFFF;">n3034_s1/F</td>
</tr>
<tr>
<td>28.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">VIDDAT3_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>VIDDAT3_6_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>VIDDAT3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.302, 37.536%; route: 16.685, 60.794%; tC2Q: 0.458, 1.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>wre_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>wre_i_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C8[2][A]</td>
<td style=" font-weight:bold;">wre_i_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_3/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>wre_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>wre_i_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C8[2][A]</td>
<td style=" font-weight:bold;">wre_i_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_2/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_2/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>wre_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>wre_i_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C8[2][A]</td>
<td style=" font-weight:bold;">wre_i_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_1/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_1/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>wre_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[2][A]</td>
<td>wre_i_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C8[2][A]</td>
<td style=" font-weight:bold;">wre_i_s1/Q</td>
</tr>
<tr>
<td>1.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>din_i_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>din_i_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">din_i_7_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_3/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>din_i_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>din_i_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">din_i_5_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_2/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_2/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>din_i_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>din_i_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">din_i_3_s0/Q</td>
</tr>
<tr>
<td>1.594</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_1/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>ad_i_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[1][B]</td>
<td>ad_i_10_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C5[1][B]</td>
<td style=" font-weight:bold;">ad_i_10_s1/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_2/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_2/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td>CONFIGREG_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][B]</td>
<td style=" font-weight:bold;">CONFIGREG_0_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td style=" font-weight:bold;">PXLFORE_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[2][A]</td>
<td>PXLFORE_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C10[2][A]</td>
<td>PXLFORE_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>sprstate_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sprstate_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>sprstate_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td style=" font-weight:bold;">sprstate_2_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">sprstate_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>sprstate_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>sprstate_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLFORE_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td>CONFIGREG_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][B]</td>
<td style=" font-weight:bold;">CONFIGREG_2_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">PXLFORE_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>PXLFORE_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>PXLFORE_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td>CONFIGREG_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R10C10[1][A]</td>
<td style=" font-weight:bold;">CONFIGREG_4_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td style=" font-weight:bold;">PXLBACK_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C10[0][B]</td>
<td>PXLBACK_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C10[0][B]</td>
<td>PXLBACK_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CONFIGREG_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PXLBACK_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td>CONFIGREG_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R10C9[0][A]</td>
<td style=" font-weight:bold;">CONFIGREG_7_s0/Q</td>
</tr>
<tr>
<td>1.599</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][A]</td>
<td style=" font-weight:bold;">PXLBACK_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C9[2][A]</td>
<td>PXLBACK_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C9[2][A]</td>
<td>PXLBACK_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 41.492%; tC2Q: 0.333, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>din_i_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>din_i_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">din_i_6_s0/Q</td>
</tr>
<tr>
<td>1.862</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_3/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.500, 60.007%; tC2Q: 0.333, 39.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>ad_i_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[2][B]</td>
<td>ad_i_1_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C18[2][B]</td>
<td style=" font-weight:bold;">ad_i_1_s1/Q</td>
</tr>
<tr>
<td>1.865</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>ISTEXT_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>ISTEXT_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>ISTEXT_s13/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R10C13[1][A]</td>
<td style=" font-weight:bold;">ISTEXT_s13/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>ISTEXT_s15/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" background: #97FFFF;">ISTEXT_s15/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td style=" font-weight:bold;">ISTEXT_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>ISTEXT_s13/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C13[1][A]</td>
<td>ISTEXT_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT1_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>VIDDAT1_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">VIDDAT1_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>n3024_s2/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" background: #97FFFF;">n3024_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td style=" font-weight:bold;">VIDDAT1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>VIDDAT1_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[1][A]</td>
<td>VIDDAT1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>VIDDAT1_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">VIDDAT1_2_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>n3022_s2/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" background: #97FFFF;">n3022_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">VIDDAT1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>VIDDAT1_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>VIDDAT1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT1_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>VIDDAT1_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R10C16[0][A]</td>
<td style=" font-weight:bold;">VIDDAT1_5_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>n3019_s2/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td style=" background: #97FFFF;">n3019_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td style=" font-weight:bold;">VIDDAT1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>VIDDAT1_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C16[0][A]</td>
<td>VIDDAT1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>VIDDAT1_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">VIDDAT1_7_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>n3017_s3/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" background: #97FFFF;">n3017_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td style=" font-weight:bold;">VIDDAT1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>VIDDAT1_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C19[0][A]</td>
<td>VIDDAT1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>n52_s6/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">n52_s6/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">h_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>h_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>SETUPCHAR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SETUPCHAR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>SETUPCHAR_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R10C4[0][A]</td>
<td style=" font-weight:bold;">SETUPCHAR_0_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>n1065_s2/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" background: #97FFFF;">n1065_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td style=" font-weight:bold;">SETUPCHAR_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>SETUPCHAR_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C4[0][A]</td>
<td>SETUPCHAR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>VIDDAT3_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">VIDDAT3_1_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>n3039_s1/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">n3039_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">VIDDAT3_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>VIDDAT3_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>VIDDAT3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT3_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td>VIDDAT3_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R10C13[0][A]</td>
<td style=" font-weight:bold;">VIDDAT3_5_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td>n3035_s1/I0</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" background: #97FFFF;">n3035_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td style=" font-weight:bold;">VIDDAT3_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C13[0][A]</td>
<td>VIDDAT3_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C13[0][A]</td>
<td>VIDDAT3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>VIDDAT2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDDAT2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>VIDDAT2_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R10C19[0][A]</td>
<td style=" font-weight:bold;">VIDDAT2_1_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>n3031_s2/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" background: #97FFFF;">n3031_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td style=" font-weight:bold;">VIDDAT2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>VIDDAT2_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C19[0][A]</td>
<td>VIDDAT2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>3.981</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>21.021</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>3.981</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_2/CLK</td>
</tr>
<tr>
<td>21.021</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>3.981</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_1/CLK</td>
</tr>
<tr>
<td>21.021</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.021</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>3.981</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>21.021</td>
<td>-0.205</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.297, 83.363%; tC2Q: 0.458, 16.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_3/CLK</td>
</tr>
<tr>
<td>1.051</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>SPRMEM/sp_inst_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_2/CLK</td>
</tr>
<tr>
<td>1.051</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>SPRMEM/sp_inst_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R6[2]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_1/CLK</td>
</tr>
<tr>
<td>1.051</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[2]</td>
<td>SPRMEM/sp_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>oce_i_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>oce_i_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">oce_i_s1/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>BSRAM_R6[3]</td>
<td style=" font-weight:bold;">SPRMEM/sp_inst_0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>283</td>
<td>IOB11[A]</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_0/CLK</td>
</tr>
<tr>
<td>1.051</td>
<td>0.022</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[3]</td>
<td>SPRMEM/sp_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 82.246%; tC2Q: 0.333, 17.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_8_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_count_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>h_count_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>h_count_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>v_count_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>v_count_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>v_count_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>BYTCNT_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>BYTCNT_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>BYTCNT_10_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>READREGISTER_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>READREGISTER_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>READREGISTER_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>NBVIDAD_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>NBVIDAD_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>NBVIDAD_13_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ad_i_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ad_i_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ad_i_8_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ad_i_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ad_i_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ad_i_9_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pixel_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>TVDEP_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>TVDEP_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>TVDEP_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>283</td>
<td>pixel_clk_d</td>
<td>-13.129</td>
<td>0.262</td>
</tr>
<tr>
<td>63</td>
<td>n2866_6</td>
<td>-7.855</td>
<td>3.130</td>
</tr>
<tr>
<td>44</td>
<td>n76_8</td>
<td>-13.129</td>
<td>2.966</td>
</tr>
<tr>
<td>40</td>
<td>n1076_3</td>
<td>-6.278</td>
<td>4.405</td>
</tr>
<tr>
<td>36</td>
<td>VIDEOaddr[0]</td>
<td>-0.292</td>
<td>2.011</td>
</tr>
<tr>
<td>30</td>
<td>sUCR</td>
<td>-3.793</td>
<td>1.997</td>
</tr>
<tr>
<td>26</td>
<td>PXLTEXT_7_20</td>
<td>-1.539</td>
<td>2.323</td>
</tr>
<tr>
<td>26</td>
<td>n1004_14</td>
<td>-0.928</td>
<td>3.754</td>
</tr>
<tr>
<td>24</td>
<td>s80L</td>
<td>-0.627</td>
<td>2.623</td>
</tr>
<tr>
<td>24</td>
<td>n3033_5</td>
<td>-7.855</td>
<td>2.010</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C15</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C17</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
