{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707471182405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707471182405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  9 10:33:02 2024 " "Processing started: Fri Feb  9 10:33:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707471182405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471182405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471182405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707471182577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24setup/Init128rom_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file LT24setup/Init128rom_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romData_pkg " "Found design unit 1: romData_pkg" {  } { { "LT24setup/Init128rom_pkg.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/Init128rom_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186891 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 romData_pkg-body " "Found design unit 2: romData_pkg-body" {  } { { "LT24setup/Init128rom_pkg.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/Init128rom_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24setup/LT24InitLCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LT24setup/LT24InitLCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24InitLCD-a " "Found design unit 1: LT24InitLCD-a" {  } { { "LT24setup/LT24InitLCD.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186892 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24InitLCD " "Found entity 1: LT24InitLCD" {  } { { "LT24setup/LT24InitLCD.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24setup/LT24InitReset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LT24setup/LT24InitReset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24InitReset-a " "Found design unit 1: LT24InitReset-a" {  } { { "LT24setup/LT24InitReset.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitReset.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186893 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24InitReset " "Found entity 1: LT24InitReset" {  } { { "LT24setup/LT24InitReset.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitReset.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24setup/LT24setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LT24setup/LT24setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LT24Setup-rtl_0 " "Found design unit 1: LT24Setup-rtl_0" {  } { { "LT24setup/LT24setup.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186893 ""} { "Info" "ISGN_ENTITY_NAME" "1 LT24Setup " "Found entity 1: LT24Setup" {  } { { "LT24setup/LT24setup.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24setup/romsinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LT24setup/romsinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romsinc-a " "Found design unit 1: romsinc-a" {  } { { "LT24setup/romsinc.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186893 ""} { "Info" "ISGN_ENTITY_NAME" "1 romsinc " "Found entity 1: romsinc" {  } { { "LT24setup/romsinc.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_CTRL/LCD_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD_CTRL/LCD_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_ctrl-def_LCD_ctrl " "Found design unit 1: LCD_ctrl-def_LCD_ctrl" {  } { { "LCD_CTRL/LCD_ctrl.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186894 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_ctrl " "Found entity 1: LCD_ctrl" {  } { { "LCD_CTRL/LCD_ctrl.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_CTRL/LCD_ctrl_UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD_CTRL/LCD_ctrl_UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_ctrl_UC-def_LCD_ctrl_UC " "Found design unit 1: LCD_ctrl_UC-def_LCD_ctrl_UC" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186894 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_ctrl_UC " "Found entity 1: LCD_ctrl_UC" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GENERAL/GENERAL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GENERAL/GENERAL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GENERAL-GENERAL_ARCH " "Found design unit 1: GENERAL-GENERAL_ARCH" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186894 ""} { "Info" "ISGN_ENTITY_NAME" "1 GENERAL " "Found entity 1: GENERAL" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GENERAL/GENERAL_UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GENERAL/GENERAL_UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GENERAL_UC-def_GENERAL_UC " "Found design unit 1: GENERAL_UC-def_GENERAL_UC" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186895 ""} { "Info" "ISGN_ENTITY_NAME" "1 GENERAL_UC " "Found entity 1: GENERAL_UC" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Standard_proyecto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE10_Standard_proyecto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Standard_proyecto-rtl " "Found design unit 1: DE10_Standard_proyecto-rtl" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186895 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_proyecto " "Found entity 1: DE10_Standard_proyecto" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-ART_UART " "Found design unit 1: UART-ART_UART" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186895 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART_UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_UC-def_UART_UC " "Found design unit 1: UART_UC-def_UART_UC" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186896 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_UC " "Found entity 1: UART_UC" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471186896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_proyecto " "Elaborating entity \"DE10_Standard_proyecto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707471186914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:UART_MAP " "Elaborating entity \"UART\" for hierarchy \"UART:UART_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "UART_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471186919 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_dat UART.vhd(76) " "VHDL Process Statement warning at UART.vhd(76): signal \"cnt_dat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707471186920 "|DE10_Standard_proyecto|UART:UART_MAP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_UC UART:UART_MAP\|UART_UC:UC " "Elaborating entity \"UART_UC\" for hierarchy \"UART:UART_MAP\|UART_UC:UC\"" {  } { { "UART/UART.vhd" "UC" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471186923 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "INC_8 UART_UC.vhd(23) " "VHDL Signal Declaration warning at UART_UC.vhd(23): used explicit default value for signal \"INC_8\" because signal was never assigned a value" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1707471186923 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GENERAL GENERAL:GENERAL_MAP " "Elaborating entity \"GENERAL\" for hierarchy \"GENERAL:GENERAL_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "GENERAL_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471186925 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TC_OFF GENERAL.vhd(60) " "VHDL Signal Declaration warning at GENERAL.vhd(60): used implicit default value for signal \"TC_OFF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707471186925 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CL_LCD_DATA GENERAL.vhd(64) " "Verilog HDL or VHDL warning at GENERAL.vhd(64): object \"CL_LCD_DATA\" assigned a value but never read" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707471186925 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GENERAL_UC GENERAL:GENERAL_MAP\|GENERAL_UC:UC " "Elaborating entity \"GENERAL_UC\" for hierarchy \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\"" {  } { { "GENERAL/GENERAL.vhd" "UC" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471186928 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CL_LCD_DATA GENERAL_UC.vhd(20) " "VHDL Signal Declaration warning at GENERAL_UC.vhd(20): used implicit default value for signal \"CL_LCD_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707471186928 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_DONE GENERAL_UC.vhd(43) " "VHDL Process Statement warning at GENERAL_UC.vhd(43): signal \"INIT_DONE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707471186928 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RGB GENERAL_UC.vhd(38) " "VHDL Process Statement warning at GENERAL_UC.vhd(38): inferring latch(es) for signal or variable \"RGB\", which holds its previous value in one or more paths through the process" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707471186928 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NUM_PIX GENERAL_UC.vhd(38) " "VHDL Process Statement warning at GENERAL_UC.vhd(38): inferring latch(es) for signal or variable \"NUM_PIX\", which holds its previous value in one or more paths through the process" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707471186928 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_YROW\[0\] GENERAL_UC.vhd(122) " "Inferred latch for \"REG_YROW\[0\]\" at GENERAL_UC.vhd(122)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_YROW\[1\] GENERAL_UC.vhd(122) " "Inferred latch for \"REG_YROW\[1\]\" at GENERAL_UC.vhd(122)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_YROW\[2\] GENERAL_UC.vhd(122) " "Inferred latch for \"REG_YROW\[2\]\" at GENERAL_UC.vhd(122)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_YROW\[3\] GENERAL_UC.vhd(122) " "Inferred latch for \"REG_YROW\[3\]\" at GENERAL_UC.vhd(122)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_YROW\[4\] GENERAL_UC.vhd(122) " "Inferred latch for \"REG_YROW\[4\]\" at GENERAL_UC.vhd(122)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_YROW\[5\] GENERAL_UC.vhd(122) " "Inferred latch for \"REG_YROW\[5\]\" at GENERAL_UC.vhd(122)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_YROW\[6\] GENERAL_UC.vhd(122) " "Inferred latch for \"REG_YROW\[6\]\" at GENERAL_UC.vhd(122)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_YROW\[7\] GENERAL_UC.vhd(122) " "Inferred latch for \"REG_YROW\[7\]\" at GENERAL_UC.vhd(122)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_YROW\[8\] GENERAL_UC.vhd(122) " "Inferred latch for \"REG_YROW\[8\]\" at GENERAL_UC.vhd(122)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_XCOL\[0\] GENERAL_UC.vhd(121) " "Inferred latch for \"REG_XCOL\[0\]\" at GENERAL_UC.vhd(121)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_XCOL\[1\] GENERAL_UC.vhd(121) " "Inferred latch for \"REG_XCOL\[1\]\" at GENERAL_UC.vhd(121)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_XCOL\[2\] GENERAL_UC.vhd(121) " "Inferred latch for \"REG_XCOL\[2\]\" at GENERAL_UC.vhd(121)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_XCOL\[3\] GENERAL_UC.vhd(121) " "Inferred latch for \"REG_XCOL\[3\]\" at GENERAL_UC.vhd(121)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_XCOL\[4\] GENERAL_UC.vhd(121) " "Inferred latch for \"REG_XCOL\[4\]\" at GENERAL_UC.vhd(121)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_XCOL\[5\] GENERAL_UC.vhd(121) " "Inferred latch for \"REG_XCOL\[5\]\" at GENERAL_UC.vhd(121)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_XCOL\[6\] GENERAL_UC.vhd(121) " "Inferred latch for \"REG_XCOL\[6\]\" at GENERAL_UC.vhd(121)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_XCOL\[7\] GENERAL_UC.vhd(121) " "Inferred latch for \"REG_XCOL\[7\]\" at GENERAL_UC.vhd(121)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[0\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[0\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[1\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[1\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[2\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[2\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[3\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[3\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[4\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[4\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[5\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[5\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[6\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[6\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[7\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[7\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[8\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[8\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[9\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[9\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[10\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[10\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[11\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[11\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[12\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[12\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[13\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[13\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[14\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[14\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186929 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[15\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[15\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUM_PIX\[16\] GENERAL_UC.vhd(38) " "Inferred latch for \"NUM_PIX\[16\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[0\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[0\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[1\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[1\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[2\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[2\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[3\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[3\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[4\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[4\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[5\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[5\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[6\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[6\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[7\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[7\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[8\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[8\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[9\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[9\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[10\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[10\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[11\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[11\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[12\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[12\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[13\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[13\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[14\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[14\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[15\] GENERAL_UC.vhd(38) " "Inferred latch for \"RGB\[15\]\" at GENERAL_UC.vhd(38)" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186930 "|DE10_Standard_proyecto|GENERAL:GENERAL_MAP|GENERAL_UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_ctrl LCD_ctrl:LCD_CTRL_MAP " "Elaborating entity \"LCD_ctrl\" for hierarchy \"LCD_ctrl:LCD_CTRL_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "LCD_CTRL_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471186933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_ctrl_UC LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC " "Elaborating entity \"LCD_ctrl_UC\" for hierarchy \"LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\"" {  } { { "LCD_CTRL/LCD_ctrl.vhd" "UC" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471186937 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 LCD_ctrl_UC.vhd(64) " "VHDL Process Statement warning at LCD_ctrl_UC.vhd(64): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707471186937 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 LCD_ctrl_UC.vhd(64) " "VHDL Process Statement warning at LCD_ctrl_UC.vhd(64): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707471186938 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 LCD_ctrl_UC.vhd(64) " "VHDL Process Statement warning at LCD_ctrl_UC.vhd(64): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707471186938 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 LCD_ctrl_UC.vhd(64) " "VHDL Process Statement warning at LCD_ctrl_UC.vhd(64): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707471186938 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D6 LCD_ctrl_UC.vhd(66) " "VHDL Process Statement warning at LCD_ctrl_UC.vhd(66): signal \"D6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707471186938 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 LCD_ctrl_UC.vhd(68) " "VHDL Process Statement warning at LCD_ctrl_UC.vhd(68): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707471186938 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 LCD_ctrl_UC.vhd(70) " "VHDL Process Statement warning at LCD_ctrl_UC.vhd(70): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707471186938 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ES LCD_ctrl_UC.vhd(48) " "VHDL Process Statement warning at LCD_ctrl_UC.vhd(48): inferring latch(es) for signal or variable \"ES\", which holds its previous value in one or more paths through the process" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707471186938 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_DRAW LCD_ctrl_UC.vhd(106) " "Inferred latch for \"LD_DRAW\" at LCD_ctrl_UC.vhd(106)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e14 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e14\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e13 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e13\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e12 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e12\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e11 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e11\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e10 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e10\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e9 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e9\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e8 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e8\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e7 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e7\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e6 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e6\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e5 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e5\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e4 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e4\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e3 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e3\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e2 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e2\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e1 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e1\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e0 LCD_ctrl_UC.vhd(48) " "Inferred latch for \"ES.e0\" at LCD_ctrl_UC.vhd(48)" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471186939 "|DE10_Standard_proyecto|LCD_ctrl:LCD_CTRL_MAP|LCD_ctrl_UC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Setup LT24Setup:LCD_SETUP_MAP " "Elaborating entity \"LT24Setup\" for hierarchy \"LT24Setup:LCD_SETUP_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "LCD_SETUP_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471186942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitReset LT24Setup:LCD_SETUP_MAP\|LT24InitReset:DUT_RESET " "Elaborating entity \"LT24InitReset\" for hierarchy \"LT24Setup:LCD_SETUP_MAP\|LT24InitReset:DUT_RESET\"" {  } { { "LT24setup/LT24setup.vhd" "DUT_RESET" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471186945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitLCD LT24Setup:LCD_SETUP_MAP\|LT24InitLCD:DUT_InitLCD " "Elaborating entity \"LT24InitLCD\" for hierarchy \"LT24Setup:LCD_SETUP_MAP\|LT24InitLCD:DUT_InitLCD\"" {  } { { "LT24setup/LT24setup.vhd" "DUT_InitLCD" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24setup.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471186951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romsinc LT24Setup:LCD_SETUP_MAP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM " "Elaborating entity \"romsinc\" for hierarchy \"LT24Setup:LCD_SETUP_MAP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\"" {  } { { "LT24setup/LT24InitLCD.vhd" "DUT_ROM" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/LT24InitLCD.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471186955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kl84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kl84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kl84 " "Found entity 1: altsyncram_kl84" {  } { { "db/altsyncram_kl84.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/altsyncram_kl84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471187869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471187869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471188015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471188015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fhb " "Found entity 1: mux_fhb" {  } { { "db/mux_fhb.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/mux_fhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471188042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471188042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471188106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471188106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471188133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471188133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_79i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_79i " "Found entity 1: cntr_79i" {  } { { "db/cntr_79i.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_79i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471188170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471188170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471188191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471188191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_24j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471188217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471188217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471188249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471188249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471188276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471188276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471188296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471188296 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471188574 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707471188645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.09.10:33:10 Progress: Loading sld24255213/alt_sld_fab_wrapper_hw.tcl " "2024.02.09.10:33:10 Progress: Loading sld24255213/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471190095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471190872 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471190942 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471191336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471191388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471191443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471191508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471191511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471191511 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707471192171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld24255213/alt_sld_fab.v" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471192297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471192297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471192341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471192341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471192342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471192342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471192376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471192376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471192422 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471192422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471192422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707471192458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471192458 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LT24Setup:LCD_SETUP_MAP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\|rom " "RAM logic \"LT24Setup:LCD_SETUP_MAP\|LT24InitLCD:DUT_InitLCD\|romsinc:DUT_ROM\|rom\" is uninferred due to inappropriate RAM size" {  } { { "LT24setup/romsinc.vhd" "rom" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LT24setup/romsinc.vhd" 16 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1707471193107 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1707471193107 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[16\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[10\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[16\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[10\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[13\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[10\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[13\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[10\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[11\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[10\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[11\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[10\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[15\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[15\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[14\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[14\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[13\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[13\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[12\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[12\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[11\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[11\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[10\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[10\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[9\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[9\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[8\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[8\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[7\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[7\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[6\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[6\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[5\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[5\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[4\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[4\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[3\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[3\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[2\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[2\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[1\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[1\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[0\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|RGB\[0\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[3\] GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Duplicate LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[3\]\" merged with LATCH primitive \"GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\]\"" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1707471193759 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1707471193759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[10\] " "Latch GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|EP.e6 " "Ports D and ENA on the latch are fed by the same signal GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|EP.e6" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707471193760 ""}  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707471193760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] " "Latch GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|NUM_PIX\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|EP.e6 " "Ports D and ENA on the latch are fed by the same signal GENERAL:GENERAL_MAP\|GENERAL_UC:UC\|EP.e6" {  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707471193760 ""}  } { { "GENERAL/GENERAL_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL_UC.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707471193760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e11_465 " "Latch LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e11_465 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e4 " "Ports D and ENA on the latch are fed by the same signal LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e4" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707471193760 ""}  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707471193760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e1_665 " "Latch LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e1_665 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e0 " "Ports D and ENA on the latch are fed by the same signal LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e0" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707471193760 ""}  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707471193760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e14_405 " "Latch LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e14_405 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e0 " "Ports D and ENA on the latch are fed by the same signal LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e0" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707471193760 ""}  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707471193760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e5_585 " "Latch LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e5_585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e4 " "Ports D and ENA on the latch are fed by the same signal LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e4" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707471193760 ""}  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707471193760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e13_425 " "Latch LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e13_425 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e4 " "Ports D and ENA on the latch are fed by the same signal LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e4" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707471193760 ""}  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707471193760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e12_445 " "Latch LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|ES.e12_445 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e4 " "Ports D and ENA on the latch are fed by the same signal LCD_ctrl:LCD_CTRL_MAP\|LCD_ctrl_UC:UC\|EP.e4" {  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707471193760 ""}  } { { "LCD_CTRL/LCD_ctrl_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/LCD_CTRL/LCD_ctrl_UC.vhd" 48 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707471193760 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1707471193761 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1707471193761 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:UART_MAP\|CNT\[12\] UART:UART_MAP\|CNT\[12\]~_emulated UART:UART_MAP\|CNT\[12\]~1 " "Register \"UART:UART_MAP\|CNT\[12\]\" is converted into an equivalent circuit using register \"UART:UART_MAP\|CNT\[12\]~_emulated\" and latch \"UART:UART_MAP\|CNT\[12\]~1\"" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1707471193761 "|DE10_Standard_proyecto|UART:UART_MAP|CNT[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:UART_MAP\|CNT\[11\] UART:UART_MAP\|CNT\[11\]~_emulated UART:UART_MAP\|CNT\[11\]~5 " "Register \"UART:UART_MAP\|CNT\[11\]\" is converted into an equivalent circuit using register \"UART:UART_MAP\|CNT\[11\]~_emulated\" and latch \"UART:UART_MAP\|CNT\[11\]~5\"" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1707471193761 "|DE10_Standard_proyecto|UART:UART_MAP|CNT[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:UART_MAP\|CNT\[9\] UART:UART_MAP\|CNT\[9\]~_emulated UART:UART_MAP\|CNT\[12\]~1 " "Register \"UART:UART_MAP\|CNT\[9\]\" is converted into an equivalent circuit using register \"UART:UART_MAP\|CNT\[9\]~_emulated\" and latch \"UART:UART_MAP\|CNT\[12\]~1\"" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1707471193761 "|DE10_Standard_proyecto|UART:UART_MAP|CNT[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:UART_MAP\|CNT\[6\] UART:UART_MAP\|CNT\[6\]~_emulated UART:UART_MAP\|CNT\[11\]~5 " "Register \"UART:UART_MAP\|CNT\[6\]\" is converted into an equivalent circuit using register \"UART:UART_MAP\|CNT\[6\]~_emulated\" and latch \"UART:UART_MAP\|CNT\[11\]~5\"" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1707471193761 "|DE10_Standard_proyecto|UART:UART_MAP|CNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:UART_MAP\|CNT\[2\] UART:UART_MAP\|CNT\[2\]~_emulated UART:UART_MAP\|CNT\[12\]~1 " "Register \"UART:UART_MAP\|CNT\[2\]\" is converted into an equivalent circuit using register \"UART:UART_MAP\|CNT\[2\]~_emulated\" and latch \"UART:UART_MAP\|CNT\[12\]~1\"" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1707471193761 "|DE10_Standard_proyecto|UART:UART_MAP|CNT[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1707471193761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707471193851 "|DE10_Standard_proyecto|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707471193851 "|DE10_Standard_proyecto|LT24_LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707471193851 "|DE10_Standard_proyecto|LT24_RD_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707471193851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471193901 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "GENERAL:GENERAL_MAP\|XCOL_DATA\[2\] Low " "Register GENERAL:GENERAL_MAP\|XCOL_DATA\[2\] will power up to Low" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1707471193967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "GENERAL:GENERAL_MAP\|XCOL_DATA\[5\] Low " "Register GENERAL:GENERAL_MAP\|XCOL_DATA\[5\] will power up to Low" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1707471193967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "GENERAL:GENERAL_MAP\|XCOL_DATA\[6\] Low " "Register GENERAL:GENERAL_MAP\|XCOL_DATA\[6\] will power up to Low" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 120 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1707471193967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "GENERAL:GENERAL_MAP\|YROW_OFF_DATA\[0\] High " "Register GENERAL:GENERAL_MAP\|YROW_OFF_DATA\[0\] will power up to High" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 104 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1707471193967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "GENERAL:GENERAL_MAP\|YROW_OFF_DATA\[2\] High " "Register GENERAL:GENERAL_MAP\|YROW_OFF_DATA\[2\] will power up to High" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 104 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1707471193967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "GENERAL:GENERAL_MAP\|YROW_DATA\[2\] Low " "Register GENERAL:GENERAL_MAP\|YROW_DATA\[2\] will power up to Low" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1707471193967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "GENERAL:GENERAL_MAP\|YROW_DATA\[5\] Low " "Register GENERAL:GENERAL_MAP\|YROW_DATA\[5\] will power up to Low" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1707471193967 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "GENERAL:GENERAL_MAP\|YROW_DATA\[6\] Low " "Register GENERAL:GENERAL_MAP\|YROW_DATA\[6\] will power up to Low" {  } { { "GENERAL/GENERAL.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/GENERAL/GENERAL.vhd" 132 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1707471193967 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1707471193967 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707471194016 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471194318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471194721 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 141 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 141 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1707471195527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707471195634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707471195634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2319 " "Implemented 2319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707471195815 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707471195815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1847 " "Implemented 1847 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707471195815 ""} { "Info" "ICUT_CUT_TM_RAMS" "432 " "Implemented 432 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707471195815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707471195815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707471195829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  9 10:33:15 2024 " "Processing ended: Fri Feb  9 10:33:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707471195829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707471195829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707471195829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707471195829 ""}
