Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "opb_spi_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/opb_spi_0_wrapper.ngc"

---- Source Options
Top Module Name                    : opb_spi_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v2_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v1_01_b.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v1_01_b.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v1_01_b.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_flex_addr_cntr.vhd" in Library opb_ipif_v3_01_c.
Entity <opb_flex_addr_cntr> compiled.
Entity <opb_flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/srl_fifo3.vhd" in Library opb_ipif_v3_01_c.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/write_buffer.vhd" in Library opb_ipif_v3_01_c.
Entity <write_buffer> compiled.
Entity <write_buffer> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/reset_mir.vhd" in Library opb_ipif_v3_01_c.
Entity <reset_mir> compiled.
Entity <reset_mir> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/brst_addr_cntr.vhd" in Library opb_ipif_v3_01_c.
Entity <brst_addr_cntr> compiled.
Entity <brst_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/brst_addr_cntr_reg.vhd" in Library opb_ipif_v3_01_c.
Entity <brst_addr_cntr_reg> compiled.
Entity <brst_addr_cntr_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_be_gen.vhd" in Library opb_ipif_v3_01_c.
Entity <opb_be_gen> compiled.
Entity <opb_be_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v1_00_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v1_00_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" in Library opb_ipif_v3_01_c.
Entity <opb_bam> compiled.
Entity <opb_bam> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v3_01_c.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_receive_reg.vhd" in Library opb_spi_v1_00_e.
Entity <SPI_receive_reg> compiled.
Entity <SPI_receive_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_transmit_reg.vhd" in Library opb_spi_v1_00_e.
Entity <SPI_transmit_reg> compiled.
Entity <SPI_transmit_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_fifo_ifmodule.vhd" in Library opb_spi_v1_00_e.
Entity <spi_fifo_ifmodule> compiled.
Entity <spi_fifo_ifmodule> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_occupancy_reg.vhd" in Library opb_spi_v1_00_e.
Entity <spi_occupancy_reg> compiled.
Entity <spi_occupancy_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_cntrl_reg.vhd" in Library opb_spi_v1_00_e.
Entity <spi_cntrl_reg> compiled.
Entity <spi_cntrl_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_status_reg.vhd" in Library opb_spi_v1_00_e.
Entity <spi_status_reg> compiled.
Entity <spi_status_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_slvsel_reg.vhd" in Library opb_spi_v1_00_e.
Entity <spi_slvsel_reg> compiled.
Entity <spi_slvsel_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_module.vhd" in Library opb_spi_v1_00_e.
Entity <spi_module> compiled.
Entity <spi_module> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" in Library opb_spi_v1_00_e.
Entity <opb_spi> compiled.
WARNING:HDLParsers:3020 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" Line 110. Multiply defined symbol + in unit STD_LOGIC_UNSIGNED; all non conflicting definitions loaded.
Entity <opb_spi> (Architecture <implementation>) compiled.
Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/opb_spi_0_wrapper.vhd" in Library work.
Entity <opb_spi_0_wrapper> compiled.
Entity <opb_spi_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <opb_spi_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <opb_spi> in library <opb_spi_v1_00_e> (architecture <implementation>) with generics.
	C_BASEADDR = "00000000000000000000000000000000"
	C_DEPTH = 16
	C_DEV_BLK_ID = 4
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_FIFO_EXIST = 1
	C_HIGHADDR = "00000000000000000000000001111111"
	C_INTERRUPT_PRESENT = 1
	C_IP_REG_BAR_OFFSET = "00000000000000000000000001100000"
	C_NUM_BITS_REG = 8
	C_NUM_BITS_SR = 8
	C_NUM_OFFCHIP_SS_BITS = 0
	C_NUM_SS_BITS = 1
	C_OCCUPANCY_NUM_BITS = 4
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_OPB_SCK_RATIO = 32
	C_SPI_SLAVE_ONLY = 0

Analyzing hierarchy for entity <SRL_FIFO> in library <proc_common_v2_00_a> (architecture <IMP>) with generics.
	C_DATA_BITS = 8
	C_DEPTH = 16
	C_XON = false

Analyzing hierarchy for entity <spi_fifo_ifmodule> in library <opb_spi_v1_00_e> (architecture <implementation>) with generics.
	C_NUM_BITS_SR = 8
	C_OPB_DBUS_WIDTH = 32

Analyzing hierarchy for entity <spi_occupancy_reg> in library <opb_spi_v1_00_e> (architecture <implementation>) with generics.
	C_NUM_BITS_REG = 8
	C_NUM_BITS_SR = 8
	C_OCCUPANCY_NUM_BITS = 4
	C_OPB_DBUS_WIDTH = 32

Analyzing hierarchy for entity <opb_ipif> in library <opb_ipif_v3_01_c> (architecture <imp>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000000000000000000000000000111111",
	                          "0000000000000000000000000000000000000000000000000000000001000000",
	                          "0000000000000000000000000000000000000000000000000000000001000011",
	                          "0000000000000000000000000000000000000000000000000000000001100000",
	                          "0000000000000000000000000000000000000000000000000000000001111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32)
	C_ARD_ID_ARRAY = (1,2,100)
	C_ARD_NUM_CE_ARRAY = (16,1,7)
	C_DEV_BLK_ID = 4
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 4

Analyzing hierarchy for entity <spi_cntrl_reg> in library <opb_spi_v1_00_e> (architecture <implementation>) with generics.
	C_NUM_BITS_REG = 9
	C_OPB_DBUS_WIDTH = 32

Analyzing hierarchy for entity <spi_status_reg> in library <opb_spi_v1_00_e> (architecture <implementation>) with generics.
	C_NUM_BITS_REG = 8
	C_OPB_DBUS_WIDTH = 32

Analyzing hierarchy for entity <spi_slvsel_reg> in library <opb_spi_v1_00_e> (architecture <implementation>) with generics.
	C_NUM_SS_BITS = 1
	C_OPB_DBUS_WIDTH = 32

Analyzing hierarchy for entity <spi_module> in library <opb_spi_v1_00_e> (architecture <implementation>) with generics.
	C_FIFO_EXIST = true
	C_NUM_BITS_REG = 8
	C_NUM_BITS_SR = 8
	C_NUM_OFFCHIP_SS_BITS = 0
	C_NUM_SS_BITS = 1
	C_OPB_SCK_RATIO = 32
	C_SPI_SLAVE_ONLY = false

Analyzing hierarchy for entity <opb_bam> in library <opb_ipif_v3_01_c> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000000000000000000000000000111111",
	                          "0000000000000000000000000000000000000000000000000000000001000000",
	                          "0000000000000000000000000000000000000000000000000000000001000011",
	                          "0000000000000000000000000000000000000000000000000000000001100000",
	                          "0000000000000000000000000000000000000000000000000000000001111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32)
	C_ARD_ID_ARRAY = (1,2,100)
	C_ARD_NUM_CE_ARRAY = (16,1,7)
	C_DEV_BLK_ID = 4
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 4
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 25
	C_AW = 32
	C_BAR = "00000000000000000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 1
	C_AW = 7
	C_BAR = "0000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 5
	C_AW = 7
	C_BAR = "1000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 7
	C_BAR = "1100000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 3
	C_BAR = "000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 3
	C_BAR = "001"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 3
	C_BAR = "010"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 3
	C_BAR = "011"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 3
	C_BAR = "100"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 3
	C_BAR = "101"

Analyzing hierarchy for entity <pselect> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 3
	C_AW = 3
	C_BAR = "110"

Analyzing hierarchy for entity <IPIF_Steer> in library <proc_common_v2_00_a> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32

Analyzing hierarchy for entity <reset_mir> in library <opb_ipif_v3_01_c> (architecture <implementation>) with generics.
	C_DWIDTH = 32
	C_INCLUDE_MIR = 0
	C_INCLUDE_SW_RST = 1
	C_MIR_BLK_ID = 4
	C_MIR_MAJOR_VERSION = 3
	C_MIR_MINOR_VERSION = 1
	C_MIR_REVISION = 2
	C_MIR_TYPE = 1

Analyzing hierarchy for entity <interrupt_control> in library <interrupt_control_v1_00_a> (architecture <implementation>) with generics.
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_INTERRUPT_REG_NUM = 16
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3)
	C_IRPT_DBUS_WIDTH = 32
	C_NUM_IPIF_IRPT_SRC = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <opb_spi_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Unknown property "HDL".
WARNING:Xst:37 - Unknown property "IMP_NETLIST".
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "IPTYPE".
WARNING:Xst:37 - Unknown property "SIM_MODELS".
WARNING:Xst:37 - Unknown property "STYLE".
WARNING:Xst:37 - Unknown property "INITIALVAL".
    Set property "MAX_FANOUT = 10000" for signal <OPB_Rst> in unit <opb_spi>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "MAX_FANOUT = 10000" for signal <OPB_Clk> in unit <opb_spi>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "HDL".
WARNING:Xst:37 - Unknown property "IMP_NETLIST".
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "IPTYPE".
WARNING:Xst:37 - Unknown property "SIM_MODELS".
WARNING:Xst:37 - Unknown property "STYLE".
    Set user-defined property "X_CORE_INFO =  opb_spi_v1_00_e" for unit <opb_spi>.
Entity <opb_spi_0_wrapper> analyzed. Unit <opb_spi_0_wrapper> generated.

Analyzing generic Entity <opb_spi> in library <opb_spi_v1_00_e> (Architecture <implementation>).
	C_BASEADDR = "00000000000000000000000000000000"
	C_DEPTH = 16
	C_DEV_BLK_ID = 4
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_FIFO_EXIST = 1
	C_HIGHADDR = "00000000000000000000000001111111"
	C_INTERRUPT_PRESENT = 1
	C_IP_REG_BAR_OFFSET = "00000000000000000000000001100000"
	C_NUM_BITS_REG = 8
	C_NUM_BITS_SR = 8
	C_NUM_OFFCHIP_SS_BITS = 0
	C_NUM_SS_BITS = 1
	C_OCCUPANCY_NUM_BITS = 4
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_OPB_SCK_RATIO = 32
	C_SPI_SLAVE_ONLY = 0
WARNING:Xst:37 - Unknown property "INITIALVAL".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'Bus2IP_CE' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'Bus2IP_RNW' of component 'opb_ipif'.
WARNING:Xst:752 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected input port 'IP2RFIFO_Data' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected input port 'IP2RFIFO_WrMark' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected input port 'IP2RFIFO_WrRelease' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected input port 'IP2RFIFO_WrReq' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected input port 'IP2RFIFO_WrRestore' of component 'opb_ipif' is tied to default value.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'RFIFO2IP_Full' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'RFIFO2IP_Vacancy' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'RFIFO2IP_WrAck' of component 'opb_ipif'.
WARNING:Xst:752 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected input port 'IP2WFIFO_RdMark' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected input port 'IP2WFIFO_RdRelease' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected input port 'IP2WFIFO_RdReq' of component 'opb_ipif' is tied to default value.
WARNING:Xst:752 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected input port 'IP2WFIFO_RdRestore' of component 'opb_ipif' is tied to default value.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'WFIFO2IP_Data' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'WFIFO2IP_Empty' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'WFIFO2IP_Occupancy' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'WFIFO2IP_RdAck' of component 'opb_ipif'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd" line 908: Unconnected output port 'Bus2IP_Freeze' of component 'opb_ipif'.
Entity <opb_spi> analyzed. Unit <opb_spi> generated.

Analyzing generic Entity <SRL_FIFO> in library <proc_common_v2_00_a> (Architecture <IMP>).
	C_DATA_BITS = 8
	C_DEPTH = 16
	C_XON = false
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 176: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 193: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 200: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 206: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 193: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 200: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 206: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 193: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 200: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 206: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 193: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 200: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 206: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
Entity <SRL_FIFO> analyzed. Unit <SRL_FIFO> generated.

Analyzing generic Entity <spi_fifo_ifmodule> in library <opb_spi_v1_00_e> (Architecture <implementation>).
	C_NUM_BITS_SR = 8
	C_OPB_DBUS_WIDTH = 32
Entity <spi_fifo_ifmodule> analyzed. Unit <spi_fifo_ifmodule> generated.

Analyzing generic Entity <spi_occupancy_reg> in library <opb_spi_v1_00_e> (Architecture <implementation>).
	C_NUM_BITS_REG = 8
	C_NUM_BITS_SR = 8
	C_OCCUPANCY_NUM_BITS = 4
	C_OPB_DBUS_WIDTH = 32
Entity <spi_occupancy_reg> analyzed. Unit <spi_occupancy_reg> generated.

Analyzing generic Entity <opb_ipif> in library <opb_ipif_v3_01_c> (Architecture <imp>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000000000000000000000000000111111",
	                          "0000000000000000000000000000000000000000000000000000000001000000",
	                          "0000000000000000000000000000000000000000000000000000000001000011",
	                          "0000000000000000000000000000000000000000000000000000000001100000",
	                          "0000000000000000000000000000000000000000000000000000000001111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32)
	C_ARD_ID_ARRAY = (1,2,100)
	C_ARD_NUM_CE_ARRAY = (16,1,7)
	C_DEV_BLK_ID = 4
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 4
Entity <opb_ipif> analyzed. Unit <opb_ipif> generated.

Analyzing generic Entity <opb_bam> in library <opb_ipif_v3_01_c> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000000000000000000000000000000000",
	                          "0000000000000000000000000000000000000000000000000000000000111111",
	                          "0000000000000000000000000000000000000000000000000000000001000000",
	                          "0000000000000000000000000000000000000000000000000000000001000011",
	                          "0000000000000000000000000000000000000000000000000000000001100000",
	                          "0000000000000000000000000000000000000000000000000000000001111111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DWIDTH_ARRAY = (32,32,32)
	C_ARD_ID_ARRAY = (1,2,100)
	C_ARD_NUM_CE_ARRAY = (16,1,7)
	C_DEV_BLK_ID = 4
	C_DEV_BURST_ENABLE = 0
	C_DEV_MIR_ENABLE = 0
	C_FAMILY = "virtex2p"
	C_INCLUDE_ADDR_CNTR = 0
	C_INCLUDE_WR_BUF = 0
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3)
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_PIPELINE_MODEL = 4
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 262: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1610 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2260: Width mismatch. <next_bit> has a width of 93 bits but assigned expression is 3-bit wide.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2319: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2319: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2345: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2345: Unconnected output port 'Rd_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2368: Unconnected output port 'Wr_Data_Out' of component 'IPIF_Steer'.
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd" line 2368: Unconnected output port 'BE_Out' of component 'IPIF_Steer'.
INFO:Xst:2679 - Register <opb_seqaddr_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <opb_seqaddr_s0_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <last_burstrd_xferack_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <last_burstrd_xferack_d2> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <bus2ip_burst_s1_d1> in unit <opb_bam> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <opb_bam> analyzed. Unit <opb_bam> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 25
	C_AW = 32
	C_BAR = "00000000000000000000000000000000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 1
	C_AW = 7
	C_BAR = "0000000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <pselect.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.3> analyzed. Unit <pselect.3> generated.

Analyzing generic Entity <pselect.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.4> analyzed. Unit <pselect.4> generated.

Analyzing generic Entity <pselect.5> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.5> analyzed. Unit <pselect.5> generated.

Analyzing generic Entity <pselect.6> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.6> analyzed. Unit <pselect.6> generated.

Analyzing generic Entity <pselect.7> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.7> analyzed. Unit <pselect.7> generated.

Analyzing generic Entity <pselect.8> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.8> analyzed. Unit <pselect.8> generated.

Analyzing generic Entity <pselect.9> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.9> analyzed. Unit <pselect.9> generated.

Analyzing generic Entity <pselect.10> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.10> analyzed. Unit <pselect.10> generated.

Analyzing generic Entity <pselect.11> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.11> analyzed. Unit <pselect.11> generated.

Analyzing generic Entity <pselect.12> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.12> analyzed. Unit <pselect.12> generated.

Analyzing generic Entity <pselect.13> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.13> analyzed. Unit <pselect.13> generated.

Analyzing generic Entity <pselect.14> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.14> analyzed. Unit <pselect.14> generated.

Analyzing generic Entity <pselect.15> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.15> analyzed. Unit <pselect.15> generated.

Analyzing generic Entity <pselect.16> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.16> analyzed. Unit <pselect.16> generated.

Analyzing generic Entity <pselect.17> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.17> analyzed. Unit <pselect.17> generated.

Analyzing generic Entity <pselect.18> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.18> analyzed. Unit <pselect.18> generated.

Analyzing generic Entity <pselect.19> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 5
	C_AW = 7
	C_BAR = "1000000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.19> analyzed. Unit <pselect.19> generated.

Analyzing generic Entity <pselect.20> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 7
	C_BAR = "1100000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.20> analyzed. Unit <pselect.20> generated.

Analyzing generic Entity <pselect.21> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 3
	C_BAR = "000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.21> analyzed. Unit <pselect.21> generated.

Analyzing generic Entity <pselect.22> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 3
	C_BAR = "001"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.22> analyzed. Unit <pselect.22> generated.

Analyzing generic Entity <pselect.23> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 3
	C_BAR = "010"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.23> analyzed. Unit <pselect.23> generated.

Analyzing generic Entity <pselect.24> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 3
	C_BAR = "011"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.24> analyzed. Unit <pselect.24> generated.

Analyzing generic Entity <pselect.25> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 3
	C_BAR = "100"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.25> analyzed. Unit <pselect.25> generated.

Analyzing generic Entity <pselect.26> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 3
	C_BAR = "101"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.26> analyzed. Unit <pselect.26> generated.

Analyzing generic Entity <pselect.27> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 3
	C_AW = 3
	C_BAR = "110"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.27> analyzed. Unit <pselect.27> generated.

Analyzing generic Entity <IPIF_Steer> in library <proc_common_v2_00_a> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 32
	C_SMALLEST = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.

Analyzing generic Entity <reset_mir> in library <opb_ipif_v3_01_c> (Architecture <implementation>).
	C_DWIDTH = 32
	C_INCLUDE_MIR = 0
	C_INCLUDE_SW_RST = 1
	C_MIR_BLK_ID = 4
	C_MIR_MAJOR_VERSION = 3
	C_MIR_MINOR_VERSION = 1
	C_MIR_REVISION = 2
	C_MIR_TYPE = 1
Entity <reset_mir> analyzed. Unit <reset_mir> generated.

Analyzing generic Entity <interrupt_control> in library <interrupt_control_v1_00_a> (Architecture <implementation>).
	C_INCLUDE_DEV_ISC = false
	C_INCLUDE_DEV_PENCODER = false
	C_INTERRUPT_REG_NUM = 16
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3)
	C_IRPT_DBUS_WIDTH = 32
	C_NUM_IPIF_IRPT_SRC = 4
Entity <interrupt_control> analyzed. Unit <interrupt_control> generated.

Analyzing generic Entity <spi_cntrl_reg> in library <opb_spi_v1_00_e> (Architecture <implementation>).
	C_NUM_BITS_REG = 9
	C_OPB_DBUS_WIDTH = 32
Entity <spi_cntrl_reg> analyzed. Unit <spi_cntrl_reg> generated.

Analyzing generic Entity <spi_status_reg> in library <opb_spi_v1_00_e> (Architecture <implementation>).
	C_NUM_BITS_REG = 8
	C_OPB_DBUS_WIDTH = 32
Entity <spi_status_reg> analyzed. Unit <spi_status_reg> generated.

Analyzing generic Entity <spi_slvsel_reg> in library <opb_spi_v1_00_e> (Architecture <implementation>).
	C_NUM_SS_BITS = 1
	C_OPB_DBUS_WIDTH = 32
Entity <spi_slvsel_reg> analyzed. Unit <spi_slvsel_reg> generated.

Analyzing generic Entity <spi_module> in library <opb_spi_v1_00_e> (Architecture <implementation>).
	C_FIFO_EXIST = true
	C_NUM_BITS_REG = 8
	C_NUM_BITS_SR = 8
	C_NUM_OFFCHIP_SS_BITS = 0
	C_NUM_SS_BITS = 1
	C_OPB_SCK_RATIO = 32
	C_SPI_SLAVE_ONLY = false
    Set property "buffer_type = none" for signal <SCK_SR_local>.
WARNING:Xst:790 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_module.vhd" line 607: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_module.vhd" line 623: Index value(s) does not match array range, simulation mismatch.
Entity <spi_module> analyzed. Unit <spi_module> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <spi_fifo_ifmodule>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_fifo_ifmodule.vhd".
    Found 1-bit register for signal <DRR_Overrun_i>.
    Found 1-bit register for signal <DTR_Underrun_strobe_i>.
    Found 1-bit register for signal <IP2Bus_RdAck_RcFIFO_i>.
    Found 1-bit register for signal <IP2Bus_WrAck_TxFIFO_i>.
    Found 1-bit register for signal <Rc_FIFO_Full_d1>.
    Found 1-bit register for signal <Tx_FIFO_Empty_d1>.
    Found 1-bit register for signal <Tx_FIFO_Occpncy_MSB_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <spi_fifo_ifmodule> synthesized.


Synthesizing Unit <spi_occupancy_reg>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_occupancy_reg.vhd".
WARNING:Xst:647 - Input <Reset> is never used.
WARNING:Xst:647 - Input <SPIXfer_done> is never used.
    Found 1-bit register for signal <IP2Bus_RdAck_sa_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <spi_occupancy_reg> synthesized.


Synthesizing Unit <spi_cntrl_reg>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_cntrl_reg.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data_sa<0:22>> is never used.
    Found 1-bit register for signal <IP2Bus_RdAck_sa_int>.
    Found 1-bit register for signal <IP2Bus_WrAck_sa_int>.
    Found 9-bit register for signal <Register_Data_int>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <spi_cntrl_reg> synthesized.


Synthesizing Unit <spi_status_reg>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_status_reg.vhd".
WARNING:Xst:646 - Signal <Register_Data<0:2>> is assigned but never used.
    Found 1-bit register for signal <IP2Bus_RdAck_sa_int>.
    Found 1-bit register for signal <MODF>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <spi_status_reg> synthesized.


Synthesizing Unit <spi_slvsel_reg>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_slvsel_reg.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data_sa<0:30>> is never used.
    Found 1-bit register for signal <IP2Bus_RdAck_sa_int>.
    Found 1-bit register for signal <IP2Bus_WrAck_sa_int>.
    Found 1-bit register for signal <Register_Data_int<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <spi_slvsel_reg> synthesized.


Synthesizing Unit <spi_module>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/spi_module.vhd".
WARNING:Xst:647 - Input <SS_I<0>> is never used.
WARNING:Xst:647 - Input <Control_Reg<2:3>> is never used.
WARNING:Xst:646 - Signal <Slv_Last_bit_strobe> is assigned but never used.
    Found finite state machine <FSM_0> for signal <Ratio_Cnt_SM_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 15                                             |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_state                                     |
    | Power Up State     | wait_state                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Slave_MODF_strobe>.
    Found 1-bit register for signal <MODF_strobe>.
    Found 1-bit register for signal <SS_O<0>>.
    Found 8-bit register for signal <Receive_Data>.
    Found 1-bit register for signal <Allow_MODF_Strobe>.
    Found 1-bit register for signal <Allow_Slave_MODF_Strobe>.
    Found 5-bit up counter for signal <Bit_Count>.
    Found 3-bit up counter for signal <Bus_c>.
    Found 1-bit register for signal <First_Char_Loaded_Asynch>.
    Found 1-bit register for signal <First_Char_Loaded_Reg>.
    Found 4-bit up counter for signal <Ratio_Count>.
    Found 1-bit register for signal <SCK_Out>.
    Found 1-bit xor2 for signal <SCK_SR_Clear_HighNotLow$xor0000>.
    Found 1-bit xor2 for signal <SCK_SR_FF_Preset$xor0000> created at line 699.
    Found 1-bit register for signal <SCK_SR_local>.
    Found 8-bit register for signal <Shift_Register>.
    Found 1-bit register for signal <SPIXfer_done_int_1dly>.
    Found 1-bit register for signal <SPIXfer_Start_n_Proceed>.
    Found 1-bit register for signal <SR_bit_current_index_en_clkd>.
    Found 1-bit register for signal <SR_bit_current_index_en_posclkd>.
    Found 1-bit register for signal <SR_In>.
    Found 1-bit register for signal <SR_Out>.
    Found 3-bit comparator less for signal <SR_Out$cmp_lt0000> created at line 613.
    Found 1-bit register for signal <SS_Asserted>.
    Found 1-bit register for signal <SS_Asserted_1dly>.
    Found 1-bit register for signal <SS_Asserted_2dly>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <spi_module> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used.
WARNING:Xst:647 - Input <Decode_size> is never used.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <reset_mir>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/reset_mir.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data<0:27>> is never used.
WARNING:Xst:647 - Input <SW_Reset_RdCE> is never used.
    Found 1-bit register for signal <sw_reset>.
    Found 1-bit register for signal <sw_rst_cond_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <reset_mir> synthesized.


Synthesizing Unit <interrupt_control>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v1_00_a/hdl/vhdl/interrupt_control.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data_sa<1:24>> is never used.
WARNING:Xst:647 - Input <Bus2IP_RdReq_sa> is never used.
WARNING:Xst:647 - Input <Interrupt_RdCE<0:6>> is never used.
WARNING:Xst:647 - Input <Interrupt_RdCE<9>> is never used.
WARNING:Xst:647 - Input <Interrupt_RdCE<11:15>> is never used.
WARNING:Xst:647 - Input <Bus2IP_WrReq_sa> is never used.
WARNING:Xst:647 - Input <Interrupt_WrCE<0:6>> is never used.
WARNING:Xst:647 - Input <Interrupt_WrCE<9>> is never used.
WARNING:Xst:647 - Input <Interrupt_WrCE<11:15>> is never used.
WARNING:Xst:646 - Signal <ipif_irpt_enable_reg> is assigned but never used.
WARNING:Xst:646 - Signal <irpt_wrack_d1> is assigned but never used.
WARNING:Xst:646 - Signal <trans_lvl_irpts> is assigned but never used.
WARNING:Xst:646 - Signal <ipif_irpt_pending_value> is assigned but never used.
WARNING:Xst:646 - Signal <ipif_pri_encode_present> is assigned but never used.
WARNING:Xst:646 - Signal <ipif_irpt_status_reg> is assigned but never used.
WARNING:Xst:646 - Signal <ipif_priority_encode_value> is assigned but never used.
WARNING:Xst:646 - Signal <ipif_interrupt_or> is assigned but never used.
WARNING:Xst:1780 - Signal <irpt_rdack_d1> is never used or assigned.
WARNING:Xst:646 - Signal <ipif_irpt_status_value> is assigned but never used.
WARNING:Xst:646 - Signal <trans_reg_irpts> is assigned but never used.
    Found 7-bit register for signal <ip_irpt_enable_reg>.
    Found 7-bit register for signal <ip_irpt_status_reg>.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_0$xor0000> created at line 436.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_1$xor0000> created at line 436.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_2$xor0000> created at line 436.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_3$xor0000> created at line 436.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_4$xor0000> created at line 436.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_5$xor0000> created at line 436.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_6$xor0000> created at line 436.
    Found 1-bit register for signal <ipif_glbl_irpt_enable_reg>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <interrupt_control> synthesized.


Synthesizing Unit <SRL_FIFO>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 191.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 191.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 191.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 191.
Unit <SRL_FIFO> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<25:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<7>> is never used or assigned.
Unit <pselect_1> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<1:6>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_2> synthesized.


Synthesizing Unit <pselect_3>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_3> synthesized.


Synthesizing Unit <pselect_4>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_4> synthesized.


Synthesizing Unit <pselect_5>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_5> synthesized.


Synthesizing Unit <pselect_6>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_6> synthesized.


Synthesizing Unit <pselect_7>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_7> synthesized.


Synthesizing Unit <pselect_8>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_8> synthesized.


Synthesizing Unit <pselect_9>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_9> synthesized.


Synthesizing Unit <pselect_10>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_10> synthesized.


Synthesizing Unit <pselect_11>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_11> synthesized.


Synthesizing Unit <pselect_12>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_12> synthesized.


Synthesizing Unit <pselect_13>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_13> synthesized.


Synthesizing Unit <pselect_14>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_14> synthesized.


Synthesizing Unit <pselect_15>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_15> synthesized.


Synthesizing Unit <pselect_16>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_16> synthesized.


Synthesizing Unit <pselect_17>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_17> synthesized.


Synthesizing Unit <pselect_18>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_18> synthesized.


Synthesizing Unit <pselect_19>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<5:6>> is never used.
WARNING:Xst:1780 - Signal <lut_out<2>> is never used or assigned.
Unit <pselect_19> synthesized.


Synthesizing Unit <pselect_20>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<2:6>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_20> synthesized.


Synthesizing Unit <pselect_21>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_21> synthesized.


Synthesizing Unit <pselect_22>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_22> synthesized.


Synthesizing Unit <pselect_23>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_23> synthesized.


Synthesizing Unit <pselect_24>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_24> synthesized.


Synthesizing Unit <pselect_25>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_25> synthesized.


Synthesizing Unit <pselect_26>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_26> synthesized.


Synthesizing Unit <pselect_27>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_27> synthesized.


Synthesizing Unit <opb_bam>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_bam.vhd".
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2Bus_AddrAck> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <OPB_seqAddr> is never used.
WARNING:Xst:646 - Signal <address_load> is assigned but never used.
WARNING:Xst:646 - Signal <sln_xferack_s1_d2> is assigned but never used.
WARNING:Xst:1780 - Signal <cs_to_or_for_dsize_bit<0>> is never used or assigned.
WARNING:Xst:646 - Signal <cs_to_or_for_dsize_bit<1:2>> is assigned but never used.
WARNING:Xst:646 - Signal <next_opb_addr_cntr_out<0:25>> is assigned but never used.
WARNING:Xst:646 - Signal <next_opb_addr_cntr_out<30:31>> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_addrcntr_en> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_retry> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_empty> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_xferack> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_errack> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_error> is assigned but never used.
WARNING:Xst:646 - Signal <xfer_done_early> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq_hold_rst> is never used or assigned.
WARNING:Xst:646 - Signal <Bus2IP_RdReq> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_retry> is assigned but never used.
WARNING:Xst:646 - Signal <burst_end> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <bus2ip_cs_s0_d1> is assigned but never used.
WARNING:Xst:646 - Signal <sln_retry_s1_d2> is assigned but never used.
WARNING:Xst:1780 - Signal <wrdata_ack> is never used or assigned.
WARNING:Xst:646 - Signal <wfifo_error> is assigned but never used.
WARNING:Xst:646 - Signal <wrfifo_ack> is assigned but never used.
WARNING:Xst:646 - Signal <ipic_pstage_ce> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_addrcntr_rst> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq_hold> is never used or assigned.
WARNING:Xst:646 - Signal <rdfifo_ack> is assigned but never used.
WARNING:Xst:1780 - Signal <wrreq> is never used or assigned.
WARNING:Xst:1780 - Signal <rdreq_hold> is never used or assigned.
WARNING:Xst:646 - Signal <opb_xfer_start> is assigned but never used.
WARNING:Xst:646 - Signal <rfifo_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <opb_seqaddr_s0_d1> is assigned but never used.
WARNING:Xst:646 - Signal <last_pw_xferack_d2> is assigned but never used.
WARNING:Xst:646 - Signal <last_burstrd_xferack_d2> is assigned but never used.
WARNING:Xst:1780 - Signal <wrbuf_addrack> is never used or assigned.
WARNING:Xst:646 - Signal <opb_xfer_done> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_retry> is assigned but never used.
WARNING:Xst:1780 - Signal <rdreq_hold_rst> is never used or assigned.
WARNING:Xst:646 - Signal <bus2ip_burst_s1_d1> is assigned but never used.
WARNING:Xst:646 - Signal <cycle_abort_d1> is assigned but never used.
WARNING:Xst:1780 - Signal <devicesel_s0> is never used or assigned.
WARNING:Xst:646 - Signal <ipic_wrbuf_retry> is assigned but never used.
WARNING:Xst:646 - Signal <rdfifo2bus_data> is assigned but never used.
WARNING:Xst:646 - Signal <last_xferack_d2> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_WrReq> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_be_s0> is never used or assigned.
WARNING:Xst:646 - Signal <new_pw_s0_d1> is assigned but never used.
WARNING:Xst:646 - Signal <ip2bus_postedwrinh_s2_d2> is assigned but never used.
WARNING:Xst:646 - Signal <wfifo_toutsup> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_addr_s0> is never used or assigned.
WARNING:Xst:1780 - Signal <rdreq> is never used or assigned.
WARNING:Xst:646 - Signal <last_xferack_s0> is assigned but never used.
    Found 3-bit register for signal <bus2ip_cs_hit_s0_d1>.
    Found 1-bit register for signal <cycle_active>.
    Found 3-bit register for signal <ip2bus_postedwrinh_s2>.
    Found 3-bit register for signal <ip2bus_postedwrinh_s2_d1>.
    Found 1-bit register for signal <last_xferack_d1>.
    Found 32-bit register for signal <sln_dbus_s2>.
    Found 1-bit register for signal <sln_errack_s2>.
    Found 1-bit register for signal <sln_retry_s1_d1>.
    Found 1-bit register for signal <sln_retry_s2>.
    Found 1-bit register for signal <sln_toutsup_s2>.
    Found 1-bit register for signal <sln_xferack_s1_d1>.
    Found 1-bit register for signal <sln_xferack_s2>.
    Summary:
	inferred  49 D-type flip-flop(s).
Unit <opb_bam> synthesized.


Synthesizing Unit <opb_ipif>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_c/hdl/vhdl/opb_ipif.vhd".
Unit <opb_ipif> synthesized.


Synthesizing Unit <opb_spi>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb_spi_v1_00_e/hdl/vhdl/opb_spi.vhd".
WARNING:Xst:646 - Signal <bus2IP_CS_vec<0:1>> is assigned but never used.
WARNING:Xst:646 - Signal <bus2IP_RdCE_vec<0:16>> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2IP_CS_i> is never used or assigned.
WARNING:Xst:646 - Signal <Bus2IP_RdCE<2>> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_WrCE<1>> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_WrCE<3>> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_WrCE<5:6>> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Burst> is assigned but never used.
WARNING:Xst:646 - Signal <bus2IP_WrCE_vec<0:16>> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_BE> is assigned but never used.
WARNING:Xst:646 - Signal <bus2ip_addrvalid> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_CS> is assigned but never used.
Unit <opb_spi> synthesized.


Synthesizing Unit <opb_spi_0_wrapper>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab7-final/Lab7BaseSystem/hdl/opb_spi_0_wrapper.vhd".
Unit <opb_spi_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 75
 1-bit register                                        : 69
 3-bit register                                        : 3
 32-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 3-bit comparator less                                 : 1
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <opb_spi_0/I_module/Ratio_Cnt_SM_cs> on signal <Ratio_Cnt_SM_cs[1:3]> with sequential encoding.
---------------------------------------
 State                     | Encoding
---------------------------------------
 wait_state                | 000
 mst_count_state           | 001
 slv_count_state           | 010
 toggle_sck_strobe_state   | 100
 last_system_clk_prd_state | 011
 wait_one_sck_cycle_state  | 101
 spi_xfer_done_state       | 110
---------------------------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.
WARNING:Xst:2677 - Node <bus2ip_cs_hit_s0_d1_1> of sequential type is unconnected in block <opb_bam>.
WARNING:Xst:2677 - Node <bus2ip_cs_hit_s0_d1_0> of sequential type is unconnected in block <opb_bam>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 136
 Flip-Flops                                            : 136
# Comparators                                          : 1
 3-bit comparator less                                 : 1
# Xors                                                 : 17
 1-bit xor2                                            : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <ip2bus_postedwrinh_s2_1> in Unit <opb_bam> is equivalent to the following FF/Latch, which will be removed : <ip2bus_postedwrinh_s2_0> 
WARNING:Xst:1710 - FF/Latch  <ip2bus_postedwrinh_s2_2> (without init value) has a constant value of 1 in block <opb_bam>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ip2bus_postedwrinh_s2_1> (without init value) has a constant value of 0 in block <opb_bam>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ip2bus_postedwrinh_s2_d1_2> (without init value) has a constant value of 1 in block <opb_bam>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ip2bus_postedwrinh_s2_d1_1> (without init value) has a constant value of 0 in block <opb_bam>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ip2bus_postedwrinh_s2_d1_0> (without init value) has a constant value of 0 in block <opb_bam>.

Optimizing unit <opb_spi_0_wrapper> ...

Optimizing unit <spi_fifo_ifmodule> ...

Optimizing unit <spi_cntrl_reg> ...

Optimizing unit <spi_module> ...

Optimizing unit <interrupt_control> ...

Optimizing unit <SRL_FIFO> ...

Optimizing unit <opb_bam> ...
WARNING:Xst:2677 - Node <last_xferack_d1> of sequential type is unconnected in block <opb_bam>.
WARNING:Xst:2677 - Node <last_xferack_d1> of sequential type is unconnected in block <opb_bam>.

Optimizing unit <opb_spi> ...
WARNING:Xst:1710 - FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_1> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_2> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_3> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_4> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_5> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_6> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_7> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_8> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_9> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_10> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_11> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_12> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_13> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_14> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_15> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_16> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_17> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_18> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_19> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_20> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_21> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_22> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_retry_s2> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_toutsup_s2> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_retry_s1_d1> (without init value) has a constant value of 0 in block <opb_spi_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 114
 Flip-Flops                                            : 114

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/opb_spi_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 124

Cell Usage :
# BELS                             : 365
#      GND                         : 1
#      INV                         : 18
#      LUT2                        : 50
#      LUT2_D                      : 1
#      LUT3                        : 46
#      LUT3_L                      : 4
#      LUT4                        : 175
#      LUT4_D                      : 3
#      LUT4_L                      : 7
#      MUXCY                       : 34
#      MUXCY_L                     : 8
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 114
#      FD                          : 1
#      FDC                         : 12
#      FDC_1                       : 2
#      FDCE                        : 1
#      FDCP                        : 3
#      FDCPE                       : 10
#      FDE                         : 8
#      FDPE                        : 2
#      FDR                         : 30
#      FDRE                        : 24
#      FDRS                        : 17
#      FDS                         : 1
#      FDSE                        : 3
# Shift Registers                  : 16
#      SRL16E                      : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     176  out of  13696     1%  
 Number of Slice Flip Flops:           114  out of  27392     0%  
 Number of 4 input LUTs:               320  out of  27392     1%  
    Number used as logic:              304
    Number used as Shift registers:     16
 Number of IOs:                        124
 Number of bonded IOBs:                  0  out of    556     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
OPB_Clk                            | NONE(opb_spi_0/I_status_reg/MODF)| 109   |
opb_spi_0/I_module/SCK_SR_local    | NONE(opb_spi_0/I_module/Bus_c_1) | 21    |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
Control Signal                                                                                               | Buffer(FF name)                                         | Load  |
-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
opb_spi_0/I_module/First_Char_Loaded_Reg_or0000(opb_spi_0/I_module/First_Char_Loaded_Reg_or00001:O)          | NONE(opb_spi_0/I_module/First_Char_Loaded_Reg)          | 1     |
SPISEL                                                                                                       | NONE                                                    | 4     |
opb_spi_0/I_module/SPIXfer_Start_n_Proceed_inv(opb_spi_0/I_module/SPIXfer_Start_n_Proceed_inv1_INV_0:O)      | NONE(opb_spi_0/I_module/SS_Asserted_1dly)               | 3     |
opb_spi_0/I_module/SS_O_0__and0000(opb_spi_0/I_module/SS_O_0__and00001:O)                                    | NONE(opb_spi_0/I_module/SS_O_0)                         | 1     |
opb_spi_0/I_module/SS_O_0__and0001(opb_spi_0/I_module/SS_O_0__and00011:O)                                    | NONE(opb_spi_0/I_module/SS_O_0)                         | 1     |
opb_spi_0/I_module/SPIXfer_Start_n_Proceed_or0000(opb_spi_0/I_module/SPIXfer_Start_n_Proceed_or0000:O)       | NONE(opb_spi_0/I_module/SPIXfer_Start_n_Proceed)        | 1     |
opb_spi_0/I_module/SCK_Out_FF_Clear(opb_spi_0/I_module/SCK_Out_FF_Clear1:O)                                  | NONE(opb_spi_0/I_module/SCK_Out)                        | 1     |
opb_spi_0/I_module/SCK_Out_FF_Preset(opb_spi_0/I_module/SCK_Out_FF_Preset1:O)                                | NONE(opb_spi_0/I_module/SCK_Out)                        | 1     |
opb_spi_0/I_module/SCK_SR_FF_Clear(opb_spi_0/I_module/SCK_SR_FF_Clear23:O)                                   | NONE(opb_spi_0/I_module/SCK_SR_local)                   | 1     |
opb_spi_0/I_module/SCK_SR_FF_Preset(opb_spi_0/I_module/SCK_SR_FF_Preset1:O)                                  | NONE(opb_spi_0/I_module/SCK_SR_local)                   | 1     |
opb_spi_0/I_module/Bit_Count_or0000(opb_spi_0/I_module/Bit_Count_or00001:O)                                  | NONE(opb_spi_0/I_module/Bit_Count_0)                    | 5     |
opb_spi_0/I_module/SR_In_or0000(opb_spi_0/I_module/SR_In_or00001:O)                                          | NONE(opb_spi_0/I_module/SR_In)                          | 1     |
opb_spi_0/I_module/First_Char_Loaded_Asynch_or0000(opb_spi_0/I_module/First_Char_Loaded_Asynch_or00001:O)    | NONE(opb_spi_0/I_module/SR_bit_current_index_en_clkd)   | 1     |
opb_spi_0/I_module/Shift_Register_5__and0000(opb_spi_0/I_module/Shift_Register_5__and00001:O)                | NONE(opb_spi_0/I_module/Shift_Register_5)               | 1     |
opb_spi_0/I_module/Shift_Register_5__and0001(opb_spi_0/I_module/Shift_Register_5__and00011:O)                | NONE(opb_spi_0/I_module/Shift_Register_5)               | 1     |
opb_spi_0/I_module/Shift_Register_2__and0000(opb_spi_0/I_module/Shift_Register_2__and00001:O)                | NONE(opb_spi_0/I_module/Shift_Register_2)               | 1     |
opb_spi_0/I_module/Shift_Register_2__and0001(opb_spi_0/I_module/Shift_Register_2__and00011:O)                | NONE(opb_spi_0/I_module/Shift_Register_2)               | 1     |
opb_spi_0/I_module/Shift_Register_4__and0000(opb_spi_0/I_module/Shift_Register_4__and00001:O)                | NONE(opb_spi_0/I_module/Shift_Register_4)               | 1     |
opb_spi_0/I_module/Shift_Register_4__and0001(opb_spi_0/I_module/Shift_Register_4__and00011:O)                | NONE(opb_spi_0/I_module/Shift_Register_4)               | 1     |
opb_spi_0/I_module/Shift_Register_1__and0000(opb_spi_0/I_module/Shift_Register_1__and00001:O)                | NONE(opb_spi_0/I_module/Shift_Register_1)               | 1     |
opb_spi_0/I_module/Shift_Register_1__and0001(opb_spi_0/I_module/Shift_Register_1__and00011:O)                | NONE(opb_spi_0/I_module/Shift_Register_1)               | 1     |
opb_spi_0/I_module/SPIXfer_done_int_1dly(opb_spi_0/I_module/SPIXfer_done_int_1dly:Q)                         | NONE(opb_spi_0/I_module/SR_bit_current_index_en_posclkd)| 1     |
opb_spi_0/I_module/Shift_Register_3__and0000(opb_spi_0/I_module/Shift_Register_3__and00001:O)                | NONE(opb_spi_0/I_module/Shift_Register_3)               | 1     |
opb_spi_0/I_module/Shift_Register_3__and0001(opb_spi_0/I_module/Shift_Register_3__and00011:O)                | NONE(opb_spi_0/I_module/Shift_Register_3)               | 1     |
opb_spi_0/I_module/SR_Out__and0000(opb_spi_0/I_module/SR_Out__and00001:O)                                    | NONE(opb_spi_0/I_module/SR_Out)                         | 1     |
opb_spi_0/I_module/SR_Out__and0001(opb_spi_0/I_module/SR_Out__and00011:O)                                    | NONE(opb_spi_0/I_module/SR_Out)                         | 1     |
opb_spi_0/I_module/First_Char_Loaded_Asynch__and0001(opb_spi_0/I_module/First_Char_Loaded_Asynch__and00011:O)| NONE(opb_spi_0/I_module/First_Char_Loaded_Asynch)       | 1     |
opb_spi_0/I_module/First_Char_Loaded_Asynch__and0002(opb_spi_0/I_module/Shift_Register_0__and000111:O)       | NONE(opb_spi_0/I_module/First_Char_Loaded_Asynch)       | 1     |
opb_spi_0/I_module/Shift_Register_0__and0000(opb_spi_0/I_module/Shift_Register_0__and00001:O)                | NONE(opb_spi_0/I_module/Shift_Register_0)               | 1     |
opb_spi_0/I_module/Shift_Register_0__and0001(opb_spi_0/I_module/Shift_Register_0__and00011:O)                | NONE(opb_spi_0/I_module/Shift_Register_0)               | 1     |
opb_spi_0/I_module/Shift_Register_6__and0000(opb_spi_0/I_module/Shift_Register_6__and00001:O)                | NONE(opb_spi_0/I_module/Shift_Register_6)               | 1     |
opb_spi_0/I_module/Shift_Register_6__and0001(opb_spi_0/I_module/Shift_Register_6__and00011:O)                | NONE(opb_spi_0/I_module/Shift_Register_6)               | 1     |
opb_spi_0/I_module/Shift_Register_7__and0000(opb_spi_0/I_module/Shift_Register_7__and00001:O)                | NONE(opb_spi_0/I_module/Shift_Register_7)               | 1     |
opb_spi_0/I_module/Shift_Register_7__and0001(opb_spi_0/I_module/Shift_Register_7__and00011:O)                | NONE(opb_spi_0/I_module/Shift_Register_7)               | 1     |
-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.309ns (Maximum Frequency: 120.356MHz)
   Minimum input arrival time before clock: 6.418ns
   Maximum output required time after clock: 2.606ns
   Maximum combinational path delay: 0.411ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 5.419ns (frequency: 184.551MHz)
  Total number of paths / destination ports: 1080 / 279
-------------------------------------------------------------------------
Delay:               5.419ns (Levels of Logic = 5)
  Source:            opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1 (FF)
  Destination:       opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31 (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1 to opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.370   0.543  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_xferack_s1_d1)
     LUT2:I1->O           16   0.275   0.630  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ipic_retry_and000011 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_CS<0>)
     MUXCY:CI->O          17   0.415   0.723  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I/XST_WA.GEN_DECODE[0].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_CE<8>)
     LUT2_D:I0->O          3   0.275   0.533  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_rdce_s0_8_and00001 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_RdCE<8>)
     LUT4_L:I0->LO         1   0.275   0.236  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or00004 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or0000_map2)
     LUT4:I0->O            1   0.275   0.331  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or000040 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or0000_map15)
     FDRS:S                    0.536          opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31
    ----------------------------------------
    Total                      5.419ns (2.422ns logic, 2.997ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'opb_spi_0/I_module/SCK_SR_local'
  Clock period: 8.309ns (frequency: 120.356MHz)
  Total number of paths / destination ports: 186 / 30
-------------------------------------------------------------------------
Delay:               4.154ns (Levels of Logic = 5)
  Source:            opb_spi_0/I_module/Bit_Count_0 (FF)
  Destination:       opb_spi_0/I_module/SR_Out (FF)
  Source Clock:      opb_spi_0/I_module/SCK_SR_local falling
  Destination Clock: opb_spi_0/I_module/SCK_SR_local rising

  Data Path: opb_spi_0/I_module/Bit_Count_0 to opb_spi_0/I_module/SR_Out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.370   0.533  opb_spi_0/I_module/Bit_Count_0 (opb_spi_0/I_module/Bit_Count_0)
     LUT4_D:I0->O         13   0.275   0.560  opb_spi_0/I_module/Shift_Register_0_and000211 (opb_spi_0/I_module/N48)
     LUT4:I3->O            1   0.275   0.370  opb_spi_0/I_module/SR_Out_mux000847 (opb_spi_0/I_module/SR_Out_mux0008_map17)
     LUT4:I3->O            1   0.275   0.370  opb_spi_0/I_module/SR_Out_mux000867 (opb_spi_0/I_module/SR_Out_mux0008_map23)
     LUT4:I3->O            1   0.275   0.369  opb_spi_0/I_module/SR_Out_mux0008106 (opb_spi_0/I_module/SR_Out_mux0008_map28)
     LUT4:I3->O            1   0.275   0.000  opb_spi_0/I_module/SR_Out__or00001 (opb_spi_0/I_module/SR_Out__or0000)
     FDCP:D                    0.208          opb_spi_0/I_module/SR_Out
    ----------------------------------------
    Total                      4.154ns (1.953ns logic, 2.201ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 5713 / 144
-------------------------------------------------------------------------
Offset:              6.418ns (Levels of Logic = 14)
  Source:            OPB_ABus<1> (PAD)
  Destination:       opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31 (FF)
  Destination Clock: OPB_Clk rising

  Data Path: OPB_ABus<1> to opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.275   0.000  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/lut_out_0_and00001 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/lut_out<0>)
     MUXCY:S->O            1   0.334   0.000  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[0].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<1>)
     MUXCY:CI->O           1   0.036   0.000  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[1].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<2>)
     MUXCY:CI->O           1   0.036   0.000  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[2].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<3>)
     MUXCY:CI->O           1   0.036   0.000  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[3].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<4>)
     MUXCY:CI->O           1   0.036   0.000  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[4].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<5>)
     MUXCY:CI->O           1   0.036   0.000  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[5].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/carry_chain<6>)
     MUXCY:CI->O           3   0.036   0.000  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/DEVICESEL_S0_I/XST_WA.GEN_DECODE[6].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/devicesel)
     MUXCY:CI->O           3   0.416   0.533  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].CS_I/XST_WA.GEN_DECODE[0].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_cs_hit<0>)
     LUT2:I0->O           16   0.275   0.630  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ipic_retry_and000011 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_CS<0>)
     MUXCY:CI->O          17   0.415   0.723  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/PER_AR_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I/XST_WA.GEN_DECODE[0].MUXCY_I (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_CE<8>)
     LUT2_D:I0->O          3   0.275   0.533  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/bus2ip_rdce_s0_8_and00001 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/Bus2IP_RdCE<8>)
     LUT4_L:I0->LO         1   0.275   0.236  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or00004 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or0000_map2)
     LUT4:I0->O            1   0.275   0.331  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or000040 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/ip2bus_data_mx_31_or0000_map15)
     FDRS:S                    0.536          opb_spi_0/OPB_IPIF_I/OPB_BAM_I/sln_dbus_s2_31
    ----------------------------------------
    Total                      6.418ns (3.431ns logic, 2.987ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'opb_spi_0/I_module/SCK_SR_local'
  Total number of paths / destination ports: 40 / 20
-------------------------------------------------------------------------
Offset:              2.891ns (Levels of Logic = 3)
  Source:            OPB_Rst (PAD)
  Destination:       opb_spi_0/I_module/Shift_Register_7 (FF)
  Destination Clock: opb_spi_0/I_module/SCK_SR_local rising

  Data Path: OPB_Rst to opb_spi_0/I_module/Shift_Register_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O           41   0.275   0.722  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/INCLUDE_RESET_MIR_GEN.RESET_MIR_I0/Bus2IP_Reset1 (opb_spi_0/Bus2IP_Reset)
     LUT4:I3->O            8   0.275   0.614  opb_spi_0/I_module/Shift_Register_0_and000121 (opb_spi_0/I_module/N9)
     LUT4:I0->O            1   0.275   0.331  opb_spi_0/I_module/Shift_Register_7_and00001 (opb_spi_0/I_module/Shift_Register_7_and0000)
     FDCPE:CE                  0.263          opb_spi_0/I_module/Shift_Register_7
    ----------------------------------------
    Total                      2.891ns (1.224ns logic, 1.667ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'opb_spi_0/I_module/SCK_SR_local'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            opb_spi_0/I_module/SR_Out (FF)
  Destination:       MISO_O (PAD)
  Source Clock:      opb_spi_0/I_module/SCK_SR_local rising

  Data Path: opb_spi_0/I_module/SR_Out to MISO_O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             1   0.370   0.000  opb_spi_0/I_module/SR_Out (MOSI_O)
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 40 / 19
-------------------------------------------------------------------------
Offset:              2.606ns (Levels of Logic = 3)
  Source:            opb_spi_0/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5 (FF)
  Destination:       IP2INTC_Irpt (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: opb_spi_0/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5 to IP2INTC_Irpt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.370   0.514  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_5)
     LUT4:I0->O            1   0.275   0.467  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_interrupt15 (opb_spi_0/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_interrupt_map7)
     LUT3:I0->O            1   0.275   0.429  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_interrupt41_SW0 (N845)
     LUT4:I1->O            0   0.275   0.000  opb_spi_0/OPB_IPIF_I/OPB_BAM_I/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ipif_interrupt41 (IP2INTC_Irpt)
    ----------------------------------------
    Total                      2.606ns (1.195ns logic, 1.411ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.411ns (Levels of Logic = 1)
  Source:            SPISEL (PAD)
  Destination:       MISO_T (PAD)

  Data Path: SPISEL to MISO_T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            0   0.275   0.000  opb_spi_0/I_module/MISO_T1 (MISO_T)
    ----------------------------------------
    Total                      0.411ns (0.411ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 15.89 / 16.00 s | Elapsed : 16.00 / 16.00 s
 
--> 

Total memory usage is 237928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  293 (   0 filtered)
Number of infos    :    7 (   0 filtered)

