#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 12 23:16:52 2020
# Process ID: 40072
# Current directory: D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/crypto_sign_keypair/xsim_script.tcl}
# Log file: D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/sim/verilog/xsim.log
# Journal file: D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/crypto_sign_keypair/xsim_script.tcl
# xsim {crypto_sign_keypair} -autoloadwcfg -tclbatch {crypto_sign_keypair.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source crypto_sign_keypair.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "1357755000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1357795 ns : File "D:/VLSI_Optimized_Models/project16-master-Optimized_Area/picnic1/keypair/sim/verilog/crypto_sign_keypair.autotb.v" Line 616
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 240.777 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 12 23:17:02 2020...
