\section{Introduction}
The goal of this project was to design a module for a CAM that is synthesizable on an FPGA using modern HDL tools. 
We also integrated a finite state machine that encapsulated the CAM and a Serial UART module. This enabled the researchers to 