{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614368979676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614368979677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 16:49:39 2021 " "Processing started: Fri Feb 26 16:49:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614368979677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614368979677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica_2 -c pratica_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica_2 -c pratica_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614368979677 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614368980219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 2 2 " "Found 2 design units, including 2 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980282 ""} { "Info" "ISGN_ENTITY_NAME" "2 upcount_5 " "Found entity 2: upcount_5" {  } { { "upcount.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/upcount.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614368980282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614368980287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 3 3 " "Found 3 design units, including 3 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980295 ""} { "Info" "ISGN_ENTITY_NAME" "2 regn_9 " "Found entity 2: regn_9" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980295 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor " "Found entity 3: processor" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614368980295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica_2.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica_2 " "Found entity 1: pratica_2" {  } { { "pratica_2.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614368980299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplex.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplex.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614368980303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614368980307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614368980312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica_2 " "Elaborating entity \"pratica_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614368980388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount_5 upcount_5:count " "Elaborating entity \"upcount_5\" for hierarchy \"upcount_5:count\"" {  } { { "pratica_2.v" "count" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem " "Elaborating entity \"memory\" for hierarchy \"memory:mem\"" {  } { { "pratica_2.v" "mem" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:mem\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:mem\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memoria_init.mif " "Parameter \"init_file\" = \"memoria_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980515 ""}  } { { "memory.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614368980515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sd81 " "Found entity 1: altsyncram_sd81" {  } { { "db/altsyncram_sd81.tdf" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/db/altsyncram_sd81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614368980587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614368980587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sd81 memory:mem\|altsyncram:altsyncram_component\|altsyncram_sd81:auto_generated " "Elaborating entity \"altsyncram_sd81\" for hierarchy \"memory:mem\|altsyncram:altsyncram_component\|altsyncram_sd81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "pratica_2.v" "proc" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980596 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waiting processor.v(61) " "Verilog HDL Always Construct warning at processor.v(61): variable \"waiting\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614368980612 "|pratica_2|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run processor.v(73) " "Verilog HDL Always Construct warning at processor.v(73): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614368980612 "|pratica_2|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "waiting processor.v(85) " "Verilog HDL Always Construct warning at processor.v(85): variable \"waiting\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614368980612 "|pratica_2|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(132) " "Verilog HDL Case Statement warning at processor.v(132): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 132 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614368980612 "|pratica_2|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regIn processor.v(60) " "Verilog HDL Always Construct warning at processor.v(60): inferring latch(es) for variable \"regIn\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614368980612 "|pratica_2|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dinOut processor.v(60) " "Verilog HDL Always Construct warning at processor.v(60): inferring latch(es) for variable \"dinOut\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done processor.v(60) " "Verilog HDL Always Construct warning at processor.v(60): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Clear processor.v(60) " "Verilog HDL Always Construct warning at processor.v(60): inferring latch(es) for variable \"Clear\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sinal_ULA processor.v(60) " "Verilog HDL Always Construct warning at processor.v(60): inferring latch(es) for variable \"sinal_ULA\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waiting processor.v(60) " "Verilog HDL Always Construct warning at processor.v(60): inferring latch(es) for variable \"waiting\", which holds its previous value in one or more paths through the always construct" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dinOut processor.v(73) " "Inferred latch for \"dinOut\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waiting processor.v(73) " "Inferred latch for \"waiting\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal_ULA\[0\] processor.v(73) " "Inferred latch for \"sinal_ULA\[0\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal_ULA\[1\] processor.v(73) " "Inferred latch for \"sinal_ULA\[1\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal_ULA\[2\] processor.v(73) " "Inferred latch for \"sinal_ULA\[2\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Clear processor.v(73) " "Inferred latch for \"Clear\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done processor.v(73) " "Inferred latch for \"Done\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[7\] processor.v(73) " "Inferred latch for \"regIn\[7\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[6\] processor.v(73) " "Inferred latch for \"regIn\[6\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[5\] processor.v(73) " "Inferred latch for \"regIn\[5\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[4\] processor.v(73) " "Inferred latch for \"regIn\[4\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[3\] processor.v(73) " "Inferred latch for \"regIn\[3\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[2\] processor.v(73) " "Inferred latch for \"regIn\[2\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[1\] processor.v(73) " "Inferred latch for \"regIn\[1\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980613 "|pratica_2|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regIn\[0\] processor.v(73) " "Inferred latch for \"regIn\[0\]\" at processor.v(73)" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980614 "|pratica_2|processor:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 processor:proc\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"processor:proc\|dec3to8:decX\"" {  } { { "processor.v" "decX" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount processor:proc\|upcount:Tstep " "Elaborating entity \"upcount\" for hierarchy \"processor:proc\|upcount:Tstep\"" {  } { { "processor.v" "Tstep" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processor:proc\|ULA:moduloULA " "Elaborating entity \"ULA\" for hierarchy \"processor:proc\|ULA:moduloULA\"" {  } { { "processor.v" "moduloULA" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980621 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(16) " "Verilog HDL Case Statement warning at ULA.v(16): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614368980641 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G ULA.v(16) " "Verilog HDL Always Construct warning at ULA.v(16): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614368980641 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] ULA.v(16) " "Inferred latch for \"G\[0\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980641 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] ULA.v(16) " "Inferred latch for \"G\[1\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980641 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] ULA.v(16) " "Inferred latch for \"G\[2\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980641 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] ULA.v(16) " "Inferred latch for \"G\[3\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980641 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[4\] ULA.v(16) " "Inferred latch for \"G\[4\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980641 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[5\] ULA.v(16) " "Inferred latch for \"G\[5\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980641 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[6\] ULA.v(16) " "Inferred latch for \"G\[6\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980641 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[7\] ULA.v(16) " "Inferred latch for \"G\[7\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980641 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[8\] ULA.v(16) " "Inferred latch for \"G\[8\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980642 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[9\] ULA.v(16) " "Inferred latch for \"G\[9\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980642 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[10\] ULA.v(16) " "Inferred latch for \"G\[10\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980642 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[11\] ULA.v(16) " "Inferred latch for \"G\[11\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980642 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[12\] ULA.v(16) " "Inferred latch for \"G\[12\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980642 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[13\] ULA.v(16) " "Inferred latch for \"G\[13\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980642 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[14\] ULA.v(16) " "Inferred latch for \"G\[14\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980642 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[15\] ULA.v(16) " "Inferred latch for \"G\[15\]\" at ULA.v(16)" {  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980642 "|pratica_2|processor:proc|ULA:moduloULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex processor:proc\|multiplex:mult " "Elaborating entity \"multiplex\" for hierarchy \"processor:proc\|multiplex:mult\"" {  } { { "processor.v" "mult" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980645 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "multiplex.v(7) " "Verilog HDL Case Statement warning at multiplex.v(7): incomplete case statement has no default case item" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplex.v(7) " "Verilog HDL Case Statement information at multiplex.v(7): all case item expressions in this case statement are onehot" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out multiplex.v(7) " "Verilog HDL Always Construct warning at multiplex.v(7): inferring latch(es) for variable \"Out\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[0\] multiplex.v(7) " "Inferred latch for \"Out\[0\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[1\] multiplex.v(7) " "Inferred latch for \"Out\[1\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[2\] multiplex.v(7) " "Inferred latch for \"Out\[2\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[3\] multiplex.v(7) " "Inferred latch for \"Out\[3\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[4\] multiplex.v(7) " "Inferred latch for \"Out\[4\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[5\] multiplex.v(7) " "Inferred latch for \"Out\[5\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[6\] multiplex.v(7) " "Inferred latch for \"Out\[6\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[7\] multiplex.v(7) " "Inferred latch for \"Out\[7\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[8\] multiplex.v(7) " "Inferred latch for \"Out\[8\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[9\] multiplex.v(7) " "Inferred latch for \"Out\[9\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[10\] multiplex.v(7) " "Inferred latch for \"Out\[10\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980671 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[11\] multiplex.v(7) " "Inferred latch for \"Out\[11\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980672 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[12\] multiplex.v(7) " "Inferred latch for \"Out\[12\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980672 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[13\] multiplex.v(7) " "Inferred latch for \"Out\[13\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980672 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[14\] multiplex.v(7) " "Inferred latch for \"Out\[14\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980672 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out\[15\] multiplex.v(7) " "Inferred latch for \"Out\[15\]\" at multiplex.v(7)" {  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614368980672 "|pratica_2|processor:proc|multiplex:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn processor:proc\|regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"processor:proc\|regn:reg_0\"" {  } { { "processor.v" "reg_0" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn_9 processor:proc\|regn_9:reg_IR " "Elaborating entity \"regn_9\" for hierarchy \"processor:proc\|regn_9:reg_IR\"" {  } { { "processor.v" "reg_IR" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614368980706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[0\] " "Latch processor:proc\|multiplex:mult\|Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981820 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[1\] " "Latch processor:proc\|multiplex:mult\|Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981820 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[2\] " "Latch processor:proc\|multiplex:mult\|Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981820 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[3\] " "Latch processor:proc\|multiplex:mult\|Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981820 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981820 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[4\] " "Latch processor:proc\|multiplex:mult\|Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981821 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[5\] " "Latch processor:proc\|multiplex:mult\|Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981821 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[6\] " "Latch processor:proc\|multiplex:mult\|Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981821 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[7\] " "Latch processor:proc\|multiplex:mult\|Out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981821 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[8\] " "Latch processor:proc\|multiplex:mult\|Out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981821 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[9\] " "Latch processor:proc\|multiplex:mult\|Out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981821 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[10\] " "Latch processor:proc\|multiplex:mult\|Out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981821 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[11\] " "Latch processor:proc\|multiplex:mult\|Out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981821 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[12\] " "Latch processor:proc\|multiplex:mult\|Out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981822 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[13\] " "Latch processor:proc\|multiplex:mult\|Out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981822 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[14\] " "Latch processor:proc\|multiplex:mult\|Out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981822 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplex:mult\|Out\[15\] " "Latch processor:proc\|multiplex:mult\|Out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|dinOut " "Ports D and ENA on the latch are fed by the same signal processor:proc\|dinOut" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981822 ""}  } { { "multiplex.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/multiplex.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|Done " "Latch processor:proc\|Done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981822 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[0\] " "Latch processor:proc\|ULA:moduloULA\|G\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981822 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|Clear " "Latch processor:proc\|Clear has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|upcount:Tstep\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|upcount:Tstep\|Q\[0\]" {  } { { "upcount.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/upcount.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981822 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|regIn\[7\] " "Latch processor:proc\|regIn\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Run " "Ports D and ENA on the latch are fed by the same signal Run" {  } { { "pratica_2.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981822 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|regIn\[6\] " "Latch processor:proc\|regIn\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Run " "Ports D and ENA on the latch are fed by the same signal Run" {  } { { "pratica_2.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981823 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|regIn\[5\] " "Latch processor:proc\|regIn\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Run " "Ports D and ENA on the latch are fed by the same signal Run" {  } { { "pratica_2.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981823 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|regIn\[4\] " "Latch processor:proc\|regIn\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Run " "Ports D and ENA on the latch are fed by the same signal Run" {  } { { "pratica_2.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981823 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|regIn\[3\] " "Latch processor:proc\|regIn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Run " "Ports D and ENA on the latch are fed by the same signal Run" {  } { { "pratica_2.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981823 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|regIn\[2\] " "Latch processor:proc\|regIn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Run " "Ports D and ENA on the latch are fed by the same signal Run" {  } { { "pratica_2.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981823 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|regIn\[1\] " "Latch processor:proc\|regIn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Run " "Ports D and ENA on the latch are fed by the same signal Run" {  } { { "pratica_2.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981823 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|regIn\[0\] " "Latch processor:proc\|regIn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Run " "Ports D and ENA on the latch are fed by the same signal Run" {  } { { "pratica_2.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/pratica_2.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981823 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[1\] " "Latch processor:proc\|ULA:moduloULA\|G\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[1\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981823 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[2\] " "Latch processor:proc\|ULA:moduloULA\|G\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981823 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[3\] " "Latch processor:proc\|ULA:moduloULA\|G\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981824 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[4\] " "Latch processor:proc\|ULA:moduloULA\|G\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981824 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[5\] " "Latch processor:proc\|ULA:moduloULA\|G\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981824 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[6\] " "Latch processor:proc\|ULA:moduloULA\|G\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981824 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[7\] " "Latch processor:proc\|ULA:moduloULA\|G\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981824 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[8\] " "Latch processor:proc\|ULA:moduloULA\|G\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981824 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[9\] " "Latch processor:proc\|ULA:moduloULA\|G\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981824 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[10\] " "Latch processor:proc\|ULA:moduloULA\|G\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981824 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[11\] " "Latch processor:proc\|ULA:moduloULA\|G\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981824 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[12\] " "Latch processor:proc\|ULA:moduloULA\|G\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981825 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[13\] " "Latch processor:proc\|ULA:moduloULA\|G\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[2\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981825 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[14\] " "Latch processor:proc\|ULA:moduloULA\|G\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[1\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981825 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ULA:moduloULA\|G\[15\] " "Latch processor:proc\|ULA:moduloULA\|G\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|sinal_ULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|sinal_ULA\[1\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981825 ""}  } { { "ULA.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/ULA.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|sinal_ULA\[1\] " "Latch processor:proc\|sinal_ULA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|regn_9:reg_IR\|Q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|regn_9:reg_IR\|Q\[7\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981825 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981825 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|sinal_ULA\[2\] " "Latch processor:proc\|sinal_ULA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|regn_9:reg_IR\|Q\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|regn_9:reg_IR\|Q\[7\]" {  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614368981825 ""}  } { { "processor.v" "" { Text "C:/pratica_2 - Julio e Iagor/projeto_pratica_2/processor.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614368981825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614368982937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614368982937 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "706 " "Implemented 706 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614368983118 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614368983118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "669 " "Implemented 669 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614368983118 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1614368983118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614368983118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614368983169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 16:49:43 2021 " "Processing ended: Fri Feb 26 16:49:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614368983169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614368983169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614368983169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614368983169 ""}
