// Seed: 2459466669
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output tri id_2,
    output tri0 id_3,
    input wire id_4
);
  assign id_2 = id_0;
  logic id_6;
  parameter id_7 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd1,
    parameter id_6 = 32'd78
) (
    inout supply1 id_0,
    input supply0 id_1,
    input uwire _id_2,
    input tri1 id_3,
    input wor id_4,
    output supply1 id_5,
    input supply0 _id_6
);
  wire  id_8;
  logic id_9;
  ;
  wire [id_2 : -1  |  id_6] id_10, id_11, id_12, id_13, id_14;
  assign id_11 = id_11;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_0,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
