{
 "awd_id": "9114110",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "Implementation of a High Performance Microprocessor",
 "cfda_num": "47.070",
 "org_code": "05060300",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "Michael Foster",
 "awd_eff_date": "1992-01-01",
 "awd_exp_date": "1993-09-30",
 "tot_intn_awd_amt": 102206.0,
 "awd_amount": 102206.0,
 "awd_min_amd_letter_date": "1992-01-23",
 "awd_max_amd_letter_date": "1992-01-23",
 "awd_abstract_narration": "The revised project scope is for a 12-month investigation of the                SYSTEM performance utilizing a WM processor.  In particular, the                investigation is to examine \"two potential bottlenecks of WM                    systems, namely memory bandwidth and operating system overhead--                especially context switching\".  Because superscalar and                         superpipelined processors are memory \"bandwidth hungry\" (in the                 case of the WM processor up to 11 memory references can be                      generated per processor cycle)--there is a need to examine the                  memory system required to support such a processor.  An instruction             cache can only eliminate one of these references, while for vector              strides other than one a data cache may actually REDUCE the                     effective bandwidth.                                                                                                                                            Due to the large amount of internal state which an implementation               of the WM processor might have (greater than 700 bytes)--the cost               of a context switch becomes very high as all of this context must               be saved (typically off-chip as most of the on-chip real-estate is              filled with registers, cache,...).                                                                                                                              The investigators will explore several design alternatives to                   address each of these areas in order to determine if it is feasible             to build a high-performance SYSTEM utilizing a WM processor.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "EIA",
 "org_div_long_name": "DIVISION OF EXPERIMENTAL & INTEG ACTIVIT",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "William",
   "pi_last_name": "Wulf",
   "pi_mid_init": "A",
   "pi_sufx_name": "",
   "pi_full_name": "William A Wulf",
   "pi_email_addr": "wwulf@nae.edu",
   "nsf_id": "000316462",
   "pi_start_date": "1992-01-01",
   "pi_end_date": null
  },
  {
   "pi_role": "Co-Principal Investigator",
   "pi_first_name": "James",
   "pi_last_name": "Aylor",
   "pi_mid_init": "H",
   "pi_sufx_name": "",
   "pi_full_name": "James H Aylor",
   "pi_email_addr": "jha@virginia.edu",
   "nsf_id": "000243793",
   "pi_start_date": "1992-01-01",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "University of Virginia Main Campus",
  "inst_street_address": "1001 EMMET ST N",
  "inst_street_address_2": "",
  "inst_city_name": "CHARLOTTESVILLE",
  "inst_state_code": "VA",
  "inst_state_name": "Virginia",
  "inst_phone_num": "4349244270",
  "inst_zip_code": "229034833",
  "inst_country_name": "United States",
  "cong_dist_code": "05",
  "st_cong_dist_code": "VA05",
  "org_lgl_bus_name": "RECTOR & VISITORS OF THE UNIVERSITY OF VIRGINIA",
  "org_prnt_uei_num": "",
  "org_uei_num": "JJG6HU8PA4S5"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "472500",
   "pgm_ele_name": "EXPERIMENTAL SYSTEMS/CADRE"
  }
 ],
 "pgm_ref": null,
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1992,
   "fund_oblg_amt": 102206.0
  }
 ],
 "por": null
}