module reg32 (
	output reg 	[31:0] q,
	input			[31:0] d,
	input			en, clk, clr
);

initial q = 0;

always@(posedge clk) begin
		if(clr == 1)
			q = 0;
		else if (en == 1)
			q = d;
end
endmodule
