{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573495114627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 11:58:34 2019 " "Processing started: Mon Nov 11 11:58:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573495114627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573495114627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573495114627 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573495114752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1573495117386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573495117386 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1573495117433 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1573495117433 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1573495122466 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573495123533 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573495123658 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573495163862 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573495163862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.040 " "Worst-case setup slack is -17.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495163893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495163893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.040         -347591.146 iCLK  " "  -17.040         -347591.146 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495163893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573495163893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.028 " "Worst-case hold slack is 1.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495164333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495164333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028               0.000 iCLK  " "    1.028               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495164333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573495164333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573495164395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573495164458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.738 " "Worst-case minimum pulse width slack is 9.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495164536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495164536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 iCLK  " "    9.738               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495164536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573495164536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.040 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495168192 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -17.040 (VIOLATED) " "Path #1: Setup slack is -17.040 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_register:pc_reg\|s_Q\[9\] " "From Node    : pc_register:pc_reg\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_register:pc_reg\|s_Q\[9\] " "To Node      : pc_register:pc_reg\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.050      3.050  R        clock network delay " "     3.050      3.050  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.282      0.232     uTco  pc_register:pc_reg\|s_Q\[9\] " "     3.282      0.232     uTco  pc_register:pc_reg\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.282      0.000 FF  CELL  pc_reg\|s_Q\[9\]\|q " "     3.282      0.000 FF  CELL  pc_reg\|s_Q\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.629      0.347 FF    IC  s_IMemAddr\[9\]~6\|datad " "     3.629      0.347 FF    IC  s_IMemAddr\[9\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.754      0.125 FF  CELL  s_IMemAddr\[9\]~6\|combout " "     3.754      0.125 FF  CELL  s_IMemAddr\[9\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.869      2.115 FF    IC  IMem\|ram~39897\|datab " "     5.869      2.115 FF    IC  IMem\|ram~39897\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.294      0.425 FF  CELL  IMem\|ram~39897\|combout " "     6.294      0.425 FF  CELL  IMem\|ram~39897\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.561      0.267 FF    IC  IMem\|ram~39898\|datab " "     6.561      0.267 FF    IC  IMem\|ram~39898\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.986      0.425 FF  CELL  IMem\|ram~39898\|combout " "     6.986      0.425 FF  CELL  IMem\|ram~39898\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.672      1.686 FF    IC  IMem\|ram~39901\|datac " "     8.672      1.686 FF    IC  IMem\|ram~39901\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.953      0.281 FF  CELL  IMem\|ram~39901\|combout " "     8.953      0.281 FF  CELL  IMem\|ram~39901\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.219      0.266 FF    IC  IMem\|ram~39904\|datab " "     9.219      0.266 FF    IC  IMem\|ram~39904\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.623      0.404 FF  CELL  IMem\|ram~39904\|combout " "     9.623      0.404 FF  CELL  IMem\|ram~39904\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.297      0.674 FF    IC  IMem\|ram~39915\|datad " "    10.297      0.674 FF    IC  IMem\|ram~39915\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.422      0.125 FF  CELL  IMem\|ram~39915\|combout " "    10.422      0.125 FF  CELL  IMem\|ram~39915\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.655      0.233 FF    IC  IMem\|ram~39926\|datac " "    10.655      0.233 FF    IC  IMem\|ram~39926\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.936      0.281 FF  CELL  IMem\|ram~39926\|combout " "    10.936      0.281 FF  CELL  IMem\|ram~39926\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.163      0.227 FF    IC  IMem\|ram~39927\|datad " "    11.163      0.227 FF    IC  IMem\|ram~39927\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.288      0.125 FF  CELL  IMem\|ram~39927\|combout " "    11.288      0.125 FF  CELL  IMem\|ram~39927\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.563      0.275 FF    IC  IMem\|ram~39970\|dataa " "    11.563      0.275 FF    IC  IMem\|ram~39970\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.967      0.404 FF  CELL  IMem\|ram~39970\|combout " "    11.967      0.404 FF  CELL  IMem\|ram~39970\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.339      3.372 FF    IC  IMem\|ram~40141\|datad " "    15.339      3.372 FF    IC  IMem\|ram~40141\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.464      0.125 FF  CELL  IMem\|ram~40141\|combout " "    15.464      0.125 FF  CELL  IMem\|ram~40141\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.735      0.271 FF    IC  IMem\|ram~40312\|datab " "    15.735      0.271 FF    IC  IMem\|ram~40312\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.139      0.404 FF  CELL  IMem\|ram~40312\|combout " "    16.139      0.404 FF  CELL  IMem\|ram~40312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.488      0.349 FF    IC  ctrl_unit\|Mux24~2\|dataa " "    16.488      0.349 FF    IC  ctrl_unit\|Mux24~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.894      0.406 FR  CELL  ctrl_unit\|Mux24~2\|combout " "    16.894      0.406 FR  CELL  ctrl_unit\|Mux24~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.177      0.283 RR    IC  ctrl_unit\|Mux24~3\|dataa " "    17.177      0.283 RR    IC  ctrl_unit\|Mux24~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.594      0.417 RR  CELL  ctrl_unit\|Mux24~3\|combout " "    17.594      0.417 RR  CELL  ctrl_unit\|Mux24~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.367      0.773 RR    IC  ctrl_unit\|Mux23~1\|datac " "    18.367      0.773 RR    IC  ctrl_unit\|Mux23~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.652      0.285 RR  CELL  ctrl_unit\|Mux23~1\|combout " "    18.652      0.285 RR  CELL  ctrl_unit\|Mux23~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.095      0.443 RR    IC  alu_compute\|Mux2~0\|dataa " "    19.095      0.443 RR    IC  alu_compute\|Mux2~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.532      0.437 RF  CELL  alu_compute\|Mux2~0\|combout " "    19.532      0.437 RF  CELL  alu_compute\|Mux2~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.781      0.249 FF    IC  alu_compute\|Mux2~1\|datad " "    19.781      0.249 FF    IC  alu_compute\|Mux2~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.906      0.125 FF  CELL  alu_compute\|Mux2~1\|combout " "    19.906      0.125 FF  CELL  alu_compute\|Mux2~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.796      0.890 FF    IC  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|datad " "    20.796      0.890 FF    IC  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.946      0.150 FR  CELL  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|combout " "    20.946      0.150 FR  CELL  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.169      0.223 RR    IC  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|datac " "    21.169      0.223 RR    IC  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.456      0.287 RR  CELL  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|combout " "    21.456      0.287 RR  CELL  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.682      0.226 RR    IC  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|datad " "    21.682      0.226 RR    IC  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.837      0.155 RR  CELL  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|combout " "    21.837      0.155 RR  CELL  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.095      0.258 RR    IC  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|dataa " "    22.095      0.258 RR    IC  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.495      0.400 RR  CELL  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|combout " "    22.495      0.400 RR  CELL  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.722      0.227 RR    IC  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|datad " "    22.722      0.227 RR    IC  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.877      0.155 RR  CELL  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|combout " "    22.877      0.155 RR  CELL  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.105      0.228 RR    IC  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|datad " "    23.105      0.228 RR    IC  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.260      0.155 RR  CELL  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|combout " "    23.260      0.155 RR  CELL  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.483      0.223 RR    IC  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|datac " "    23.483      0.223 RR    IC  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.770      0.287 RR  CELL  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|combout " "    23.770      0.287 RR  CELL  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.998      0.228 RR    IC  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|datad " "    23.998      0.228 RR    IC  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.153      0.155 RR  CELL  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|combout " "    24.153      0.155 RR  CELL  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.380      0.227 RR    IC  alu_compute\|\\alu_loop:9:alu_i\|adder\|or1\|o_F~0\|datad " "    24.380      0.227 RR    IC  alu_compute\|\\alu_loop:9:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.535      0.155 RR  CELL  alu_compute\|\\alu_loop:9:alu_i\|adder\|or1\|o_F~0\|combout " "    24.535      0.155 RR  CELL  alu_compute\|\\alu_loop:9:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.762      0.227 RR    IC  alu_compute\|\\alu_loop:10:alu_i\|adder\|or1\|o_F~0\|datad " "    24.762      0.227 RR    IC  alu_compute\|\\alu_loop:10:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.917      0.155 RR  CELL  alu_compute\|\\alu_loop:10:alu_i\|adder\|or1\|o_F~0\|combout " "    24.917      0.155 RR  CELL  alu_compute\|\\alu_loop:10:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.144      0.227 RR    IC  alu_compute\|\\alu_loop:11:alu_i\|adder\|or1\|o_F~0\|datad " "    25.144      0.227 RR    IC  alu_compute\|\\alu_loop:11:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.299      0.155 RR  CELL  alu_compute\|\\alu_loop:11:alu_i\|adder\|or1\|o_F~0\|combout " "    25.299      0.155 RR  CELL  alu_compute\|\\alu_loop:11:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.525      0.226 RR    IC  alu_compute\|\\alu_loop:12:alu_i\|adder\|or1\|o_F~0\|datad " "    25.525      0.226 RR    IC  alu_compute\|\\alu_loop:12:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.680      0.155 RR  CELL  alu_compute\|\\alu_loop:12:alu_i\|adder\|or1\|o_F~0\|combout " "    25.680      0.155 RR  CELL  alu_compute\|\\alu_loop:12:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.909      0.229 RR    IC  alu_compute\|\\alu_loop:13:alu_i\|adder\|or1\|o_F~0\|datad " "    25.909      0.229 RR    IC  alu_compute\|\\alu_loop:13:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.064      0.155 RR  CELL  alu_compute\|\\alu_loop:13:alu_i\|adder\|or1\|o_F~0\|combout " "    26.064      0.155 RR  CELL  alu_compute\|\\alu_loop:13:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.288      0.224 RR    IC  alu_compute\|\\alu_loop:14:alu_i\|adder\|or1\|o_F~0\|datac " "    26.288      0.224 RR    IC  alu_compute\|\\alu_loop:14:alu_i\|adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.575      0.287 RR  CELL  alu_compute\|\\alu_loop:14:alu_i\|adder\|or1\|o_F~0\|combout " "    26.575      0.287 RR  CELL  alu_compute\|\\alu_loop:14:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.802      0.227 RR    IC  alu_compute\|\\alu_loop:15:alu_i\|adder\|or1\|o_F~0\|datad " "    26.802      0.227 RR    IC  alu_compute\|\\alu_loop:15:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.957      0.155 RR  CELL  alu_compute\|\\alu_loop:15:alu_i\|adder\|or1\|o_F~0\|combout " "    26.957      0.155 RR  CELL  alu_compute\|\\alu_loop:15:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.669      0.712 RR    IC  alu_compute\|\\alu_loop:16:alu_i\|adder\|or1\|o_F~0\|datad " "    27.669      0.712 RR    IC  alu_compute\|\\alu_loop:16:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.824      0.155 RR  CELL  alu_compute\|\\alu_loop:16:alu_i\|adder\|or1\|o_F~0\|combout " "    27.824      0.155 RR  CELL  alu_compute\|\\alu_loop:16:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.050      0.226 RR    IC  alu_compute\|\\alu_loop:17:alu_i\|adder\|or1\|o_F~0\|datad " "    28.050      0.226 RR    IC  alu_compute\|\\alu_loop:17:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.205      0.155 RR  CELL  alu_compute\|\\alu_loop:17:alu_i\|adder\|or1\|o_F~0\|combout " "    28.205      0.155 RR  CELL  alu_compute\|\\alu_loop:17:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.429      0.224 RR    IC  alu_compute\|\\alu_loop:18:alu_i\|adder\|or1\|o_F~0\|datac " "    28.429      0.224 RR    IC  alu_compute\|\\alu_loop:18:alu_i\|adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.716      0.287 RR  CELL  alu_compute\|\\alu_loop:18:alu_i\|adder\|or1\|o_F~0\|combout " "    28.716      0.287 RR  CELL  alu_compute\|\\alu_loop:18:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.943      0.227 RR    IC  alu_compute\|\\alu_loop:19:alu_i\|adder\|or1\|o_F~0\|datad " "    28.943      0.227 RR    IC  alu_compute\|\\alu_loop:19:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.098      0.155 RR  CELL  alu_compute\|\\alu_loop:19:alu_i\|adder\|or1\|o_F~0\|combout " "    29.098      0.155 RR  CELL  alu_compute\|\\alu_loop:19:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.325      0.227 RR    IC  alu_compute\|\\alu_loop:20:alu_i\|adder\|or1\|o_F~0\|datad " "    29.325      0.227 RR    IC  alu_compute\|\\alu_loop:20:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.480      0.155 RR  CELL  alu_compute\|\\alu_loop:20:alu_i\|adder\|or1\|o_F~0\|combout " "    29.480      0.155 RR  CELL  alu_compute\|\\alu_loop:20:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.708      0.228 RR    IC  alu_compute\|\\alu_loop:21:alu_i\|adder\|or1\|o_F~0\|datad " "    29.708      0.228 RR    IC  alu_compute\|\\alu_loop:21:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.863      0.155 RR  CELL  alu_compute\|\\alu_loop:21:alu_i\|adder\|or1\|o_F~0\|combout " "    29.863      0.155 RR  CELL  alu_compute\|\\alu_loop:21:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.089      0.226 RR    IC  alu_compute\|\\alu_loop:22:alu_i\|adder\|or1\|o_F~0\|datad " "    30.089      0.226 RR    IC  alu_compute\|\\alu_loop:22:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.244      0.155 RR  CELL  alu_compute\|\\alu_loop:22:alu_i\|adder\|or1\|o_F~0\|combout " "    30.244      0.155 RR  CELL  alu_compute\|\\alu_loop:22:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.456      0.212 RR    IC  alu_compute\|\\alu_loop:23:alu_i\|adder\|or1\|o_F~0\|datad " "    30.456      0.212 RR    IC  alu_compute\|\\alu_loop:23:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.611      0.155 RR  CELL  alu_compute\|\\alu_loop:23:alu_i\|adder\|or1\|o_F~0\|combout " "    30.611      0.155 RR  CELL  alu_compute\|\\alu_loop:23:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.824      0.213 RR    IC  alu_compute\|\\alu_loop:24:alu_i\|adder\|or1\|o_F~0\|datad " "    30.824      0.213 RR    IC  alu_compute\|\\alu_loop:24:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.979      0.155 RR  CELL  alu_compute\|\\alu_loop:24:alu_i\|adder\|or1\|o_F~0\|combout " "    30.979      0.155 RR  CELL  alu_compute\|\\alu_loop:24:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.205      0.226 RR    IC  alu_compute\|\\alu_loop:25:alu_i\|adder\|or1\|o_F~0\|datad " "    31.205      0.226 RR    IC  alu_compute\|\\alu_loop:25:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.360      0.155 RR  CELL  alu_compute\|\\alu_loop:25:alu_i\|adder\|or1\|o_F~0\|combout " "    31.360      0.155 RR  CELL  alu_compute\|\\alu_loop:25:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.586      0.226 RR    IC  alu_compute\|\\alu_loop:26:alu_i\|adder\|or1\|o_F~0\|datad " "    31.586      0.226 RR    IC  alu_compute\|\\alu_loop:26:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.741      0.155 RR  CELL  alu_compute\|\\alu_loop:26:alu_i\|adder\|or1\|o_F~0\|combout " "    31.741      0.155 RR  CELL  alu_compute\|\\alu_loop:26:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.757      1.016 RR    IC  alu_compute\|\\alu_loop:27:alu_i\|adder\|or1\|o_F~0\|datad " "    32.757      1.016 RR    IC  alu_compute\|\\alu_loop:27:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.912      0.155 RR  CELL  alu_compute\|\\alu_loop:27:alu_i\|adder\|or1\|o_F~0\|combout " "    32.912      0.155 RR  CELL  alu_compute\|\\alu_loop:27:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.123      0.211 RR    IC  alu_compute\|\\alu_loop:28:alu_i\|adder\|or1\|o_F~0\|datad " "    33.123      0.211 RR    IC  alu_compute\|\\alu_loop:28:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.278      0.155 RR  CELL  alu_compute\|\\alu_loop:28:alu_i\|adder\|or1\|o_F~0\|combout " "    33.278      0.155 RR  CELL  alu_compute\|\\alu_loop:28:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.489      0.211 RR    IC  alu_compute\|\\alu_loop:29:alu_i\|adder\|or1\|o_F~0\|datad " "    33.489      0.211 RR    IC  alu_compute\|\\alu_loop:29:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.644      0.155 RR  CELL  alu_compute\|\\alu_loop:29:alu_i\|adder\|or1\|o_F~0\|combout " "    33.644      0.155 RR  CELL  alu_compute\|\\alu_loop:29:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.857      0.213 RR    IC  alu_compute\|\\alu_loop:30:alu_i\|adder\|or1\|o_F~0\|datad " "    33.857      0.213 RR    IC  alu_compute\|\\alu_loop:30:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.012      0.155 RR  CELL  alu_compute\|\\alu_loop:30:alu_i\|adder\|or1\|o_F~0\|combout " "    34.012      0.155 RR  CELL  alu_compute\|\\alu_loop:30:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.761      0.749 RR    IC  alu_compute\|Mux34~23\|datad " "    34.761      0.749 RR    IC  alu_compute\|Mux34~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.900      0.139 RF  CELL  alu_compute\|Mux34~23\|combout " "    34.900      0.139 RF  CELL  alu_compute\|Mux34~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.128      0.228 FF    IC  alu_compute\|Mux34~27\|datad " "    35.128      0.228 FF    IC  alu_compute\|Mux34~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.253      0.125 FF  CELL  alu_compute\|Mux34~27\|combout " "    35.253      0.125 FF  CELL  alu_compute\|Mux34~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.488      0.235 FF    IC  alu_compute\|Mux34~28\|datac " "    35.488      0.235 FF    IC  alu_compute\|Mux34~28\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.768      0.280 FF  CELL  alu_compute\|Mux34~28\|combout " "    35.768      0.280 FF  CELL  alu_compute\|Mux34~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.424      0.656 FF    IC  s_compare_branch_equality~0\|datac " "    36.424      0.656 FF    IC  s_compare_branch_equality~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.685      0.261 FR  CELL  s_compare_branch_equality~0\|combout " "    36.685      0.261 FR  CELL  s_compare_branch_equality~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.945      0.260 RR    IC  pc_reg\|s_Q\[2\]~12\|datad " "    36.945      0.260 RR    IC  pc_reg\|s_Q\[2\]~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.084      0.139 RF  CELL  pc_reg\|s_Q\[2\]~12\|combout " "    37.084      0.139 RF  CELL  pc_reg\|s_Q\[2\]~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.412      2.328 FF    IC  pc_next\[9\]~18\|datad " "    39.412      2.328 FF    IC  pc_next\[9\]~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.562      0.150 FR  CELL  pc_next\[9\]~18\|combout " "    39.562      0.150 FR  CELL  pc_next\[9\]~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.766      0.204 RR    IC  pc_next\[9\]~19\|datad " "    39.766      0.204 RR    IC  pc_next\[9\]~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.905      0.139 RF  CELL  pc_next\[9\]~19\|combout " "    39.905      0.139 RF  CELL  pc_next\[9\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.905      0.000 FF    IC  pc_reg\|s_Q\[9\]\|d " "    39.905      0.000 FF    IC  pc_reg\|s_Q\[9\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.009      0.104 FF  CELL  pc_register:pc_reg\|s_Q\[9\] " "    40.009      0.104 FF  CELL  pc_register:pc_reg\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.939      2.939  R        clock network delay " "    22.939      2.939  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.971      0.032           clock pessimism removed " "    22.971      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.951     -0.020           clock uncertainty " "    22.951     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.969      0.018     uTsu  pc_register:pc_reg\|s_Q\[9\] " "    22.969      0.018     uTsu  pc_register:pc_reg\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    40.009 " "Data Arrival Time  :    40.009" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.969 " "Data Required Time :    22.969" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -17.040 (VIOLATED) " "Slack              :   -17.040 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168192 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495168192 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.028 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.028" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495168613 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.028  " "Path #1: Hold slack is 1.028 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_register:pc_reg\|s_Q\[1\] " "From Node    : pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_register:pc_reg\|s_Q\[1\] " "To Node      : pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      2.996  R        clock network delay " "     2.996      2.996  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.228      0.232     uTco  pc_register:pc_reg\|s_Q\[1\] " "     3.228      0.232     uTco  pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.228      0.000 RR  CELL  pc_reg\|s_Q\[1\]\|q " "     3.228      0.000 RR  CELL  pc_reg\|s_Q\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.502      0.274 RR    IC  pc_next\[1\]~29\|dataa " "     3.502      0.274 RR    IC  pc_next\[1\]~29\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.870      0.368 RR  CELL  pc_next\[1\]~29\|combout " "     3.870      0.368 RR  CELL  pc_next\[1\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.074      0.204 RR    IC  pc_next\[1\]~74\|datad " "     4.074      0.204 RR    IC  pc_next\[1\]~74\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.223      0.149 RR  CELL  pc_next\[1\]~74\|combout " "     4.223      0.149 RR  CELL  pc_next\[1\]~74\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.223      0.000 RR    IC  pc_reg\|s_Q\[1\]\|d " "     4.223      0.000 RR    IC  pc_reg\|s_Q\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.292      0.069 RR  CELL  pc_register:pc_reg\|s_Q\[1\] " "     4.292      0.069 RR  CELL  pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.110      3.110  R        clock network delay " "     3.110      3.110  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.078     -0.032           clock pessimism removed " "     3.078     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.078      0.000           clock uncertainty " "     3.078      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.264      0.186      uTh  pc_register:pc_reg\|s_Q\[1\] " "     3.264      0.186      uTh  pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.292 " "Data Arrival Time  :     4.292" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.264 " "Data Required Time :     3.264" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.028  " "Slack              :     1.028 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495168613 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495168613 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573495168613 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573495168723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573495174211 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573495178619 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573495178619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.117 " "Worst-case setup slack is -14.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495178666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495178666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.117         -266705.823 iCLK  " "  -14.117         -266705.823 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495178666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573495178666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.944 " "Worst-case hold slack is 0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495179072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495179072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 iCLK  " "    0.944               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495179072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573495179072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573495179119 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573495179166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.766 " "Worst-case minimum pulse width slack is 9.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495179244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495179244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.766               0.000 iCLK  " "    9.766               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495179244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573495179244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -14.117 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -14.117" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495182771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -14.117 (VIOLATED) " "Path #1: Setup slack is -14.117 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_register:pc_reg\|s_Q\[3\] " "From Node    : pc_register:pc_reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_register:pc_reg\|s_Q\[9\] " "To Node      : pc_register:pc_reg\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.765      2.765  R        clock network delay " "     2.765      2.765  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.978      0.213     uTco  pc_register:pc_reg\|s_Q\[3\] " "     2.978      0.213     uTco  pc_register:pc_reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.978      0.000 FF  CELL  pc_reg\|s_Q\[3\]\|q " "     2.978      0.000 FF  CELL  pc_reg\|s_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.270      0.292 FF    IC  s_IMemAddr\[3\]~7\|datad " "     3.270      0.292 FF    IC  s_IMemAddr\[3\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.380      0.110 FF  CELL  s_IMemAddr\[3\]~7\|combout " "     3.380      0.110 FF  CELL  s_IMemAddr\[3\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.079      1.699 FF    IC  IMem\|ram~43915\|dataa " "     5.079      1.699 FF    IC  IMem\|ram~43915\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.456      0.377 FF  CELL  IMem\|ram~43915\|combout " "     5.456      0.377 FF  CELL  IMem\|ram~43915\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.700      0.244 FF    IC  IMem\|ram~43916\|datab " "     5.700      0.244 FF    IC  IMem\|ram~43916\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.050      0.350 FR  CELL  IMem\|ram~43916\|combout " "     6.050      0.350 FR  CELL  IMem\|ram~43916\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.406      1.356 RR    IC  IMem\|ram~43919\|datad " "     7.406      1.356 RR    IC  IMem\|ram~43919\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.550      0.144 RR  CELL  IMem\|ram~43919\|combout " "     7.550      0.144 RR  CELL  IMem\|ram~43919\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.766      0.216 RR    IC  IMem\|ram~43922\|datab " "     7.766      0.216 RR    IC  IMem\|ram~43922\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.161      0.395 RF  CELL  IMem\|ram~43922\|combout " "     8.161      0.395 RF  CELL  IMem\|ram~43922\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.376      0.215 FF    IC  IMem\|ram~43923\|datac " "     8.376      0.215 FF    IC  IMem\|ram~43923\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.628      0.252 FF  CELL  IMem\|ram~43923\|combout " "     8.628      0.252 FF  CELL  IMem\|ram~43923\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.841      0.213 FF    IC  IMem\|ram~43934\|datac " "     8.841      0.213 FF    IC  IMem\|ram~43934\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.078      0.237 FR  CELL  IMem\|ram~43934\|combout " "     9.078      0.237 FR  CELL  IMem\|ram~43934\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.179      3.101 RR    IC  IMem\|ram~44062\|datac " "    12.179      3.101 RR    IC  IMem\|ram~44062\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.444      0.265 RR  CELL  IMem\|ram~44062\|combout " "    12.444      0.265 RR  CELL  IMem\|ram~44062\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.634      0.190 RR    IC  IMem\|ram~44233\|datad " "    12.634      0.190 RR    IC  IMem\|ram~44233\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.778      0.144 RR  CELL  IMem\|ram~44233\|combout " "    12.778      0.144 RR  CELL  IMem\|ram~44233\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.965      0.187 RR    IC  IMem\|ram~44404\|datad " "    12.965      0.187 RR    IC  IMem\|ram~44404\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.109      0.144 RR  CELL  IMem\|ram~44404\|combout " "    13.109      0.144 RR  CELL  IMem\|ram~44404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.362      1.253 RR    IC  reg_file\|Mux65~12\|datad " "    14.362      1.253 RR    IC  reg_file\|Mux65~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.506      0.144 RR  CELL  reg_file\|Mux65~12\|combout " "    14.506      0.144 RR  CELL  reg_file\|Mux65~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.693      0.187 RR    IC  reg_file\|Mux65~13\|datad " "    14.693      0.187 RR    IC  reg_file\|Mux65~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.837      0.144 RR  CELL  reg_file\|Mux65~13\|combout " "    14.837      0.144 RR  CELL  reg_file\|Mux65~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.881      1.044 RR    IC  reg_file\|Mux65~16\|datac " "    15.881      1.044 RR    IC  reg_file\|Mux65~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.146      0.265 RR  CELL  reg_file\|Mux65~16\|combout " "    16.146      0.265 RR  CELL  reg_file\|Mux65~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.334      0.188 RR    IC  reg_file\|Mux65~19\|datad " "    16.334      0.188 RR    IC  reg_file\|Mux65~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.478      0.144 RR  CELL  reg_file\|Mux65~19\|combout " "    16.478      0.144 RR  CELL  reg_file\|Mux65~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.844      0.366 RR    IC  reg_file\|Mux65~20\|datad " "    16.844      0.366 RR    IC  reg_file\|Mux65~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.988      0.144 RR  CELL  reg_file\|Mux65~20\|combout " "    16.988      0.144 RR  CELL  reg_file\|Mux65~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.662      0.674 RR    IC  sel_data_b\[1\]~34\|datad " "    17.662      0.674 RR    IC  sel_data_b\[1\]~34\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.806      0.144 RR  CELL  sel_data_b\[1\]~34\|combout " "    17.806      0.144 RR  CELL  sel_data_b\[1\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.855      1.049 RR    IC  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|dataa " "    18.855      1.049 RR    IC  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.222      0.367 RR  CELL  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|combout " "    19.222      0.367 RR  CELL  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.426      0.204 RR    IC  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|datac " "    19.426      0.204 RR    IC  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.691      0.265 RR  CELL  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|combout " "    19.691      0.265 RR  CELL  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.899      0.208 RR    IC  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|datad " "    19.899      0.208 RR    IC  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.043      0.144 RR  CELL  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|combout " "    20.043      0.144 RR  CELL  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.283      0.240 RR    IC  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|dataa " "    20.283      0.240 RR    IC  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.650      0.367 RR  CELL  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|combout " "    20.650      0.367 RR  CELL  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.859      0.209 RR    IC  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|datad " "    20.859      0.209 RR    IC  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.003      0.144 RR  CELL  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|combout " "    21.003      0.144 RR  CELL  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.213      0.210 RR    IC  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|datad " "    21.213      0.210 RR    IC  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.357      0.144 RR  CELL  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|combout " "    21.357      0.144 RR  CELL  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.562      0.205 RR    IC  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|datac " "    21.562      0.205 RR    IC  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.827      0.265 RR  CELL  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|combout " "    21.827      0.265 RR  CELL  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.037      0.210 RR    IC  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|datad " "    22.037      0.210 RR    IC  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.181      0.144 RR  CELL  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|combout " "    22.181      0.144 RR  CELL  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.391      0.210 RR    IC  alu_compute\|\\alu_loop:9:alu_i\|adder\|or1\|o_F~0\|datad " "    22.391      0.210 RR    IC  alu_compute\|\\alu_loop:9:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.535      0.144 RR  CELL  alu_compute\|\\alu_loop:9:alu_i\|adder\|or1\|o_F~0\|combout " "    22.535      0.144 RR  CELL  alu_compute\|\\alu_loop:9:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.744      0.209 RR    IC  alu_compute\|\\alu_loop:10:alu_i\|adder\|or1\|o_F~0\|datad " "    22.744      0.209 RR    IC  alu_compute\|\\alu_loop:10:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.888      0.144 RR  CELL  alu_compute\|\\alu_loop:10:alu_i\|adder\|or1\|o_F~0\|combout " "    22.888      0.144 RR  CELL  alu_compute\|\\alu_loop:10:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.097      0.209 RR    IC  alu_compute\|\\alu_loop:11:alu_i\|adder\|or1\|o_F~0\|datad " "    23.097      0.209 RR    IC  alu_compute\|\\alu_loop:11:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.241      0.144 RR  CELL  alu_compute\|\\alu_loop:11:alu_i\|adder\|or1\|o_F~0\|combout " "    23.241      0.144 RR  CELL  alu_compute\|\\alu_loop:11:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.449      0.208 RR    IC  alu_compute\|\\alu_loop:12:alu_i\|adder\|or1\|o_F~0\|datad " "    23.449      0.208 RR    IC  alu_compute\|\\alu_loop:12:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.593      0.144 RR  CELL  alu_compute\|\\alu_loop:12:alu_i\|adder\|or1\|o_F~0\|combout " "    23.593      0.144 RR  CELL  alu_compute\|\\alu_loop:12:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.804      0.211 RR    IC  alu_compute\|\\alu_loop:13:alu_i\|adder\|or1\|o_F~0\|datad " "    23.804      0.211 RR    IC  alu_compute\|\\alu_loop:13:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.948      0.144 RR  CELL  alu_compute\|\\alu_loop:13:alu_i\|adder\|or1\|o_F~0\|combout " "    23.948      0.144 RR  CELL  alu_compute\|\\alu_loop:13:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.154      0.206 RR    IC  alu_compute\|\\alu_loop:14:alu_i\|adder\|or1\|o_F~0\|datac " "    24.154      0.206 RR    IC  alu_compute\|\\alu_loop:14:alu_i\|adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.419      0.265 RR  CELL  alu_compute\|\\alu_loop:14:alu_i\|adder\|or1\|o_F~0\|combout " "    24.419      0.265 RR  CELL  alu_compute\|\\alu_loop:14:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.628      0.209 RR    IC  alu_compute\|\\alu_loop:15:alu_i\|adder\|or1\|o_F~0\|datad " "    24.628      0.209 RR    IC  alu_compute\|\\alu_loop:15:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.772      0.144 RR  CELL  alu_compute\|\\alu_loop:15:alu_i\|adder\|or1\|o_F~0\|combout " "    24.772      0.144 RR  CELL  alu_compute\|\\alu_loop:15:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.439      0.667 RR    IC  alu_compute\|\\alu_loop:16:alu_i\|adder\|or1\|o_F~0\|datad " "    25.439      0.667 RR    IC  alu_compute\|\\alu_loop:16:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.583      0.144 RR  CELL  alu_compute\|\\alu_loop:16:alu_i\|adder\|or1\|o_F~0\|combout " "    25.583      0.144 RR  CELL  alu_compute\|\\alu_loop:16:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.791      0.208 RR    IC  alu_compute\|\\alu_loop:17:alu_i\|adder\|or1\|o_F~0\|datad " "    25.791      0.208 RR    IC  alu_compute\|\\alu_loop:17:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.935      0.144 RR  CELL  alu_compute\|\\alu_loop:17:alu_i\|adder\|or1\|o_F~0\|combout " "    25.935      0.144 RR  CELL  alu_compute\|\\alu_loop:17:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.141      0.206 RR    IC  alu_compute\|\\alu_loop:18:alu_i\|adder\|or1\|o_F~0\|datac " "    26.141      0.206 RR    IC  alu_compute\|\\alu_loop:18:alu_i\|adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.406      0.265 RR  CELL  alu_compute\|\\alu_loop:18:alu_i\|adder\|or1\|o_F~0\|combout " "    26.406      0.265 RR  CELL  alu_compute\|\\alu_loop:18:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.615      0.209 RR    IC  alu_compute\|\\alu_loop:19:alu_i\|adder\|or1\|o_F~0\|datad " "    26.615      0.209 RR    IC  alu_compute\|\\alu_loop:19:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.759      0.144 RR  CELL  alu_compute\|\\alu_loop:19:alu_i\|adder\|or1\|o_F~0\|combout " "    26.759      0.144 RR  CELL  alu_compute\|\\alu_loop:19:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.969      0.210 RR    IC  alu_compute\|\\alu_loop:20:alu_i\|adder\|or1\|o_F~0\|datad " "    26.969      0.210 RR    IC  alu_compute\|\\alu_loop:20:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.113      0.144 RR  CELL  alu_compute\|\\alu_loop:20:alu_i\|adder\|or1\|o_F~0\|combout " "    27.113      0.144 RR  CELL  alu_compute\|\\alu_loop:20:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.324      0.211 RR    IC  alu_compute\|\\alu_loop:21:alu_i\|adder\|or1\|o_F~0\|datad " "    27.324      0.211 RR    IC  alu_compute\|\\alu_loop:21:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.468      0.144 RR  CELL  alu_compute\|\\alu_loop:21:alu_i\|adder\|or1\|o_F~0\|combout " "    27.468      0.144 RR  CELL  alu_compute\|\\alu_loop:21:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.676      0.208 RR    IC  alu_compute\|\\alu_loop:22:alu_i\|adder\|or1\|o_F~0\|datad " "    27.676      0.208 RR    IC  alu_compute\|\\alu_loop:22:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.820      0.144 RR  CELL  alu_compute\|\\alu_loop:22:alu_i\|adder\|or1\|o_F~0\|combout " "    27.820      0.144 RR  CELL  alu_compute\|\\alu_loop:22:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.015      0.195 RR    IC  alu_compute\|\\alu_loop:23:alu_i\|adder\|or1\|o_F~0\|datad " "    28.015      0.195 RR    IC  alu_compute\|\\alu_loop:23:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.159      0.144 RR  CELL  alu_compute\|\\alu_loop:23:alu_i\|adder\|or1\|o_F~0\|combout " "    28.159      0.144 RR  CELL  alu_compute\|\\alu_loop:23:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.355      0.196 RR    IC  alu_compute\|\\alu_loop:24:alu_i\|adder\|or1\|o_F~0\|datad " "    28.355      0.196 RR    IC  alu_compute\|\\alu_loop:24:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.499      0.144 RR  CELL  alu_compute\|\\alu_loop:24:alu_i\|adder\|or1\|o_F~0\|combout " "    28.499      0.144 RR  CELL  alu_compute\|\\alu_loop:24:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.707      0.208 RR    IC  alu_compute\|\\alu_loop:25:alu_i\|adder\|or1\|o_F~0\|datad " "    28.707      0.208 RR    IC  alu_compute\|\\alu_loop:25:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.851      0.144 RR  CELL  alu_compute\|\\alu_loop:25:alu_i\|adder\|or1\|o_F~0\|combout " "    28.851      0.144 RR  CELL  alu_compute\|\\alu_loop:25:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.059      0.208 RR    IC  alu_compute\|\\alu_loop:26:alu_i\|adder\|or1\|o_F~0\|datad " "    29.059      0.208 RR    IC  alu_compute\|\\alu_loop:26:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.203      0.144 RR  CELL  alu_compute\|\\alu_loop:26:alu_i\|adder\|or1\|o_F~0\|combout " "    29.203      0.144 RR  CELL  alu_compute\|\\alu_loop:26:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.150      0.947 RR    IC  alu_compute\|\\alu_loop:27:alu_i\|adder\|or1\|o_F~0\|datad " "    30.150      0.947 RR    IC  alu_compute\|\\alu_loop:27:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.294      0.144 RR  CELL  alu_compute\|\\alu_loop:27:alu_i\|adder\|or1\|o_F~0\|combout " "    30.294      0.144 RR  CELL  alu_compute\|\\alu_loop:27:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.488      0.194 RR    IC  alu_compute\|\\alu_loop:28:alu_i\|adder\|or1\|o_F~0\|datad " "    30.488      0.194 RR    IC  alu_compute\|\\alu_loop:28:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.632      0.144 RR  CELL  alu_compute\|\\alu_loop:28:alu_i\|adder\|or1\|o_F~0\|combout " "    30.632      0.144 RR  CELL  alu_compute\|\\alu_loop:28:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.826      0.194 RR    IC  alu_compute\|\\alu_loop:29:alu_i\|adder\|or1\|o_F~0\|datad " "    30.826      0.194 RR    IC  alu_compute\|\\alu_loop:29:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.970      0.144 RR  CELL  alu_compute\|\\alu_loop:29:alu_i\|adder\|or1\|o_F~0\|combout " "    30.970      0.144 RR  CELL  alu_compute\|\\alu_loop:29:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.166      0.196 RR    IC  alu_compute\|\\alu_loop:30:alu_i\|adder\|or1\|o_F~0\|datad " "    31.166      0.196 RR    IC  alu_compute\|\\alu_loop:30:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.310      0.144 RR  CELL  alu_compute\|\\alu_loop:30:alu_i\|adder\|or1\|o_F~0\|combout " "    31.310      0.144 RR  CELL  alu_compute\|\\alu_loop:30:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.522      0.212 RR    IC  alu_compute\|Mux3~6\|datad " "    31.522      0.212 RR    IC  alu_compute\|Mux3~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.666      0.144 RR  CELL  alu_compute\|Mux3~6\|combout " "    31.666      0.144 RR  CELL  alu_compute\|Mux3~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.348      0.682 RR    IC  alu_compute\|Mux3~7\|datad " "    32.348      0.682 RR    IC  alu_compute\|Mux3~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.492      0.144 RR  CELL  alu_compute\|Mux3~7\|combout " "    32.492      0.144 RR  CELL  alu_compute\|Mux3~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.152      0.660 RR    IC  alu_compute\|WideOr0~2\|datad " "    33.152      0.660 RR    IC  alu_compute\|WideOr0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.296      0.144 RR  CELL  alu_compute\|WideOr0~2\|combout " "    33.296      0.144 RR  CELL  alu_compute\|WideOr0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.650      0.354 RR    IC  s_compare_branch_equality~0\|datad " "    33.650      0.354 RR    IC  s_compare_branch_equality~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.775      0.125 RF  CELL  s_compare_branch_equality~0\|combout " "    33.775      0.125 RF  CELL  s_compare_branch_equality~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.043      0.268 FF    IC  pc_reg\|s_Q\[2\]~12\|datad " "    34.043      0.268 FF    IC  pc_reg\|s_Q\[2\]~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.177      0.134 FR  CELL  pc_reg\|s_Q\[2\]~12\|combout " "    34.177      0.134 FR  CELL  pc_reg\|s_Q\[2\]~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.255      2.078 RR    IC  pc_next\[9\]~18\|datad " "    36.255      2.078 RR    IC  pc_next\[9\]~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.399      0.144 RR  CELL  pc_next\[9\]~18\|combout " "    36.399      0.144 RR  CELL  pc_next\[9\]~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.587      0.188 RR    IC  pc_next\[9\]~19\|datad " "    36.587      0.188 RR    IC  pc_next\[9\]~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.731      0.144 RR  CELL  pc_next\[9\]~19\|combout " "    36.731      0.144 RR  CELL  pc_next\[9\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.731      0.000 RR    IC  pc_reg\|s_Q\[9\]\|d " "    36.731      0.000 RR    IC  pc_reg\|s_Q\[9\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.811      0.080 RR  CELL  pc_register:pc_reg\|s_Q\[9\] " "    36.811      0.080 RR  CELL  pc_register:pc_reg\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.667      2.667  R        clock network delay " "    22.667      2.667  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.695      0.028           clock pessimism removed " "    22.695      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.675     -0.020           clock uncertainty " "    22.675     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.694      0.019     uTsu  pc_register:pc_reg\|s_Q\[9\] " "    22.694      0.019     uTsu  pc_register:pc_reg\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.811 " "Data Arrival Time  :    36.811" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.694 " "Data Required Time :    22.694" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -14.117 (VIOLATED) " "Slack              :   -14.117 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495182771 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495182771 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.944 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.944" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495183117 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.944  " "Path #1: Hold slack is 0.944 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_register:pc_reg\|s_Q\[1\] " "From Node    : pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_register:pc_reg\|s_Q\[1\] " "To Node      : pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.721      2.721  R        clock network delay " "     2.721      2.721  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.934      0.213     uTco  pc_register:pc_reg\|s_Q\[1\] " "     2.934      0.213     uTco  pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.934      0.000 RR  CELL  pc_reg\|s_Q\[1\]\|q " "     2.934      0.000 RR  CELL  pc_reg\|s_Q\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.187      0.253 RR    IC  pc_next\[1\]~29\|dataa " "     3.187      0.253 RR    IC  pc_next\[1\]~29\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.520      0.333 RR  CELL  pc_next\[1\]~29\|combout " "     3.520      0.333 RR  CELL  pc_next\[1\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.708      0.188 RR    IC  pc_next\[1\]~74\|datad " "     3.708      0.188 RR    IC  pc_next\[1\]~74\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.847      0.139 RR  CELL  pc_next\[1\]~74\|combout " "     3.847      0.139 RR  CELL  pc_next\[1\]~74\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.847      0.000 RR    IC  pc_reg\|s_Q\[1\]\|d " "     3.847      0.000 RR    IC  pc_reg\|s_Q\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.909      0.062 RR  CELL  pc_register:pc_reg\|s_Q\[1\] " "     3.909      0.062 RR  CELL  pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822      2.822  R        clock network delay " "     2.822      2.822  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.794     -0.028           clock pessimism removed " "     2.794     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.794      0.000           clock uncertainty " "     2.794      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.965      0.171      uTh  pc_register:pc_reg\|s_Q\[1\] " "     2.965      0.171      uTh  pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.909 " "Data Arrival Time  :     3.909" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.965 " "Data Required Time :     2.965" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.944  " "Slack              :     0.944 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495183117 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495183117 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573495183117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.746 " "Worst-case setup slack is 0.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495185767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495185767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 iCLK  " "    0.746               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495185767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573495185767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.465 " "Worst-case hold slack is 0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495186191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495186191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 iCLK  " "    0.465               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495186191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573495186191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573495186222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1573495186269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495186347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495186347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573495186347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573495186347 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.746 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.746" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495189861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.746  " "Path #1: Setup slack is 0.746 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_register:pc_reg\|s_Q\[3\] " "From Node    : pc_register:pc_reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : register_file:reg_file\|n_bit_register:\\regs:3:reg_i\|s_Q\[5\] " "To Node      : register_file:reg_file\|n_bit_register:\\regs:3:reg_i\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.616      1.616  R        clock network delay " "     1.616      1.616  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.105     uTco  pc_register:pc_reg\|s_Q\[3\] " "     1.721      0.105     uTco  pc_register:pc_reg\|s_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000 FF  CELL  pc_reg\|s_Q\[3\]\|q " "     1.721      0.000 FF  CELL  pc_reg\|s_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      0.153 FF    IC  s_IMemAddr\[3\]~7\|datad " "     1.874      0.153 FF    IC  s_IMemAddr\[3\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.937      0.063 FF  CELL  s_IMemAddr\[3\]~7\|combout " "     1.937      0.063 FF  CELL  s_IMemAddr\[3\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      1.070 FF    IC  IMem\|ram~43915\|dataa " "     3.007      1.070 FF    IC  IMem\|ram~43915\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.211      0.204 FF  CELL  IMem\|ram~43915\|combout " "     3.211      0.204 FF  CELL  IMem\|ram~43915\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.342      0.131 FF    IC  IMem\|ram~43916\|datab " "     3.342      0.131 FF    IC  IMem\|ram~43916\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.549      0.207 FF  CELL  IMem\|ram~43916\|combout " "     3.549      0.207 FF  CELL  IMem\|ram~43916\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.756 FF    IC  IMem\|ram~43919\|datad " "     4.305      0.756 FF    IC  IMem\|ram~43919\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.368      0.063 FF  CELL  IMem\|ram~43919\|combout " "     4.368      0.063 FF  CELL  IMem\|ram~43919\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.498      0.130 FF    IC  IMem\|ram~43922\|datab " "     4.498      0.130 FF    IC  IMem\|ram~43922\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.690      0.192 FF  CELL  IMem\|ram~43922\|combout " "     4.690      0.192 FF  CELL  IMem\|ram~43922\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.803      0.113 FF    IC  IMem\|ram~43923\|datac " "     4.803      0.113 FF    IC  IMem\|ram~43923\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.936      0.133 FF  CELL  IMem\|ram~43923\|combout " "     4.936      0.133 FF  CELL  IMem\|ram~43923\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.049      0.113 FF    IC  IMem\|ram~43934\|datac " "     5.049      0.113 FF    IC  IMem\|ram~43934\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.182      0.133 FF  CELL  IMem\|ram~43934\|combout " "     5.182      0.133 FF  CELL  IMem\|ram~43934\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.059      1.877 FF    IC  IMem\|ram~44062\|datac " "     7.059      1.877 FF    IC  IMem\|ram~44062\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.192      0.133 FF  CELL  IMem\|ram~44062\|combout " "     7.192      0.133 FF  CELL  IMem\|ram~44062\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.302      0.110 FF    IC  IMem\|ram~44233\|datad " "     7.302      0.110 FF    IC  IMem\|ram~44233\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.365      0.063 FF  CELL  IMem\|ram~44233\|combout " "     7.365      0.063 FF  CELL  IMem\|ram~44233\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.473      0.108 FF    IC  IMem\|ram~44404\|datad " "     7.473      0.108 FF    IC  IMem\|ram~44404\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.536      0.063 FF  CELL  IMem\|ram~44404\|combout " "     7.536      0.063 FF  CELL  IMem\|ram~44404\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.539      1.003 FF    IC  reg_file\|Mux65~17\|datab " "     8.539      1.003 FF    IC  reg_file\|Mux65~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.750      0.211 FR  CELL  reg_file\|Mux65~17\|combout " "     8.750      0.211 FR  CELL  reg_file\|Mux65~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.841      0.091 RR    IC  reg_file\|Mux65~18\|datad " "     8.841      0.091 RR    IC  reg_file\|Mux65~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.907      0.066 RF  CELL  reg_file\|Mux65~18\|combout " "     8.907      0.066 RF  CELL  reg_file\|Mux65~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.322      0.415 FF    IC  reg_file\|Mux65~19\|datac " "     9.322      0.415 FF    IC  reg_file\|Mux65~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.455      0.133 FF  CELL  reg_file\|Mux65~19\|combout " "     9.455      0.133 FF  CELL  reg_file\|Mux65~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.654      0.199 FF    IC  reg_file\|Mux65~20\|datad " "     9.654      0.199 FF    IC  reg_file\|Mux65~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.717      0.063 FF  CELL  reg_file\|Mux65~20\|combout " "     9.717      0.063 FF  CELL  reg_file\|Mux65~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.095      0.378 FF    IC  sel_data_b\[1\]~34\|datad " "    10.095      0.378 FF    IC  sel_data_b\[1\]~34\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.158      0.063 FF  CELL  sel_data_b\[1\]~34\|combout " "    10.158      0.063 FF  CELL  sel_data_b\[1\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.759      0.601 FF    IC  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|dataa " "    10.759      0.601 FF    IC  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.963      0.204 FF  CELL  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|combout " "    10.963      0.204 FF  CELL  alu_compute\|\\alu_loop:1:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.084      0.121 FF    IC  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|datac " "    11.084      0.121 FF    IC  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.217      0.133 FF  CELL  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|combout " "    11.217      0.133 FF  CELL  alu_compute\|\\alu_loop:2:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.335      0.118 FF    IC  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|datad " "    11.335      0.118 FF    IC  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.398      0.063 FF  CELL  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|combout " "    11.398      0.063 FF  CELL  alu_compute\|\\alu_loop:3:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.544      0.146 FF    IC  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|dataa " "    11.544      0.146 FF    IC  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.748      0.204 FF  CELL  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|combout " "    11.748      0.204 FF  CELL  alu_compute\|\\alu_loop:4:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.867      0.119 FF    IC  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|datad " "    11.867      0.119 FF    IC  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.930      0.063 FF  CELL  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|combout " "    11.930      0.063 FF  CELL  alu_compute\|\\alu_loop:5:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.050      0.120 FF    IC  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|datad " "    12.050      0.120 FF    IC  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.113      0.063 FF  CELL  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|combout " "    12.113      0.063 FF  CELL  alu_compute\|\\alu_loop:6:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.234      0.121 FF    IC  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|datac " "    12.234      0.121 FF    IC  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.367      0.133 FF  CELL  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|combout " "    12.367      0.133 FF  CELL  alu_compute\|\\alu_loop:7:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.488      0.121 FF    IC  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|datad " "    12.488      0.121 FF    IC  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.551      0.063 FF  CELL  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|combout " "    12.551      0.063 FF  CELL  alu_compute\|\\alu_loop:8:alu_i\|adder\|or1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.967      0.416 FF    IC  alu_compute\|\\alu_loop:9:alu_i\|adder\|xor2\|o_F\|datad " "    12.967      0.416 FF    IC  alu_compute\|\\alu_loop:9:alu_i\|adder\|xor2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.030      0.063 FF  CELL  alu_compute\|\\alu_loop:9:alu_i\|adder\|xor2\|o_F\|combout " "    13.030      0.063 FF  CELL  alu_compute\|\\alu_loop:9:alu_i\|adder\|xor2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.138      0.108 FF    IC  alu_compute\|Mux25~4\|datad " "    13.138      0.108 FF    IC  alu_compute\|Mux25~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.201      0.063 FF  CELL  alu_compute\|Mux25~4\|combout " "    13.201      0.063 FF  CELL  alu_compute\|Mux25~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.406      0.205 FF    IC  alu_compute\|Mux25~5\|datad " "    13.406      0.205 FF    IC  alu_compute\|Mux25~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.469      0.063 FF  CELL  alu_compute\|Mux25~5\|combout " "    13.469      0.063 FF  CELL  alu_compute\|Mux25~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.695      1.226 FF    IC  DMem\|ram~48681\|dataa " "    14.695      1.226 FF    IC  DMem\|ram~48681\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.900      0.205 FR  CELL  DMem\|ram~48681\|combout " "    14.900      0.205 FR  CELL  DMem\|ram~48681\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.991      0.091 RR    IC  DMem\|ram~48682\|datad " "    14.991      0.091 RR    IC  DMem\|ram~48682\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.057      0.066 RF  CELL  DMem\|ram~48682\|combout " "    15.057      0.066 RF  CELL  DMem\|ram~48682\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.919      0.862 FF    IC  DMem\|ram~48683\|datad " "    15.919      0.862 FF    IC  DMem\|ram~48683\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.982      0.063 FF  CELL  DMem\|ram~48683\|combout " "    15.982      0.063 FF  CELL  DMem\|ram~48683\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.089      0.107 FF    IC  DMem\|ram~48686\|datad " "    16.089      0.107 FF    IC  DMem\|ram~48686\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.152      0.063 FF  CELL  DMem\|ram~48686\|combout " "    16.152      0.063 FF  CELL  DMem\|ram~48686\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.266      0.114 FF    IC  DMem\|ram~48697\|datac " "    16.266      0.114 FF    IC  DMem\|ram~48697\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.399      0.133 FF  CELL  DMem\|ram~48697\|combout " "    16.399      0.133 FF  CELL  DMem\|ram~48697\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.304      1.905 FF    IC  DMem\|ram~48708\|datad " "    18.304      1.905 FF    IC  DMem\|ram~48708\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.367      0.063 FF  CELL  DMem\|ram~48708\|combout " "    18.367      0.063 FF  CELL  DMem\|ram~48708\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.477      0.110 FF    IC  DMem\|ram~48836\|datac " "    18.477      0.110 FF    IC  DMem\|ram~48836\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.610      0.133 FF  CELL  DMem\|ram~48836\|combout " "    18.610      0.133 FF  CELL  DMem\|ram~48836\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.722      0.112 FF    IC  DMem\|ram~49007\|datac " "    18.722      0.112 FF    IC  DMem\|ram~49007\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.855      0.133 FF  CELL  DMem\|ram~49007\|combout " "    18.855      0.133 FF  CELL  DMem\|ram~49007\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.988      0.133 FF    IC  DMem\|ram~49178\|datab " "    18.988      0.133 FF    IC  DMem\|ram~49178\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.181      0.193 FF  CELL  DMem\|ram~49178\|combout " "    19.181      0.193 FF  CELL  DMem\|ram~49178\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.290      0.109 FF    IC  Mux26~0\|datad " "    19.290      0.109 FF    IC  Mux26~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.353      0.063 FF  CELL  Mux26~0\|combout " "    19.353      0.063 FF  CELL  Mux26~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.462      0.109 FF    IC  Mux26~1\|datad " "    19.462      0.109 FF    IC  Mux26~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.525      0.063 FF  CELL  Mux26~1\|combout " "    19.525      0.063 FF  CELL  Mux26~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.842      1.317 FF    IC  reg_file\|\\regs:3:reg_i\|s_Q\[5\]\|asdata " "    20.842      1.317 FF    IC  reg_file\|\\regs:3:reg_i\|s_Q\[5\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.017      0.175 FF  CELL  register_file:reg_file\|n_bit_register:\\regs:3:reg_i\|s_Q\[5\] " "    21.017      0.175 FF  CELL  register_file:reg_file\|n_bit_register:\\regs:3:reg_i\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.771      1.771  R        clock network delay " "    21.771      1.771  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.776      0.005           clock pessimism removed " "    21.776      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.756     -0.020           clock uncertainty " "    21.756     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.763      0.007     uTsu  register_file:reg_file\|n_bit_register:\\regs:3:reg_i\|s_Q\[5\] " "    21.763      0.007     uTsu  register_file:reg_file\|n_bit_register:\\regs:3:reg_i\|s_Q\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.017 " "Data Arrival Time  :    21.017" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.763 " "Data Required Time :    21.763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.746  " "Slack              :     0.746 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495189861 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495189861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.465 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.465" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495190268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.465  " "Path #1: Hold slack is 0.465 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : pc_register:pc_reg\|s_Q\[1\] " "From Node    : pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : pc_register:pc_reg\|s_Q\[1\] " "To Node      : pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.603      1.603  R        clock network delay " "     1.603      1.603  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.708      0.105     uTco  pc_register:pc_reg\|s_Q\[1\] " "     1.708      0.105     uTco  pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.708      0.000 RR  CELL  pc_reg\|s_Q\[1\]\|q " "     1.708      0.000 RR  CELL  pc_reg\|s_Q\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.833      0.125 RR    IC  pc_next\[1\]~29\|dataa " "     1.833      0.125 RR    IC  pc_next\[1\]~29\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.007      0.174 RR  CELL  pc_next\[1\]~29\|combout " "     2.007      0.174 RR  CELL  pc_next\[1\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.098      0.091 RR    IC  pc_next\[1\]~74\|datad " "     2.098      0.091 RR    IC  pc_next\[1\]~74\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.163      0.065 RR  CELL  pc_next\[1\]~74\|combout " "     2.163      0.065 RR  CELL  pc_next\[1\]~74\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.163      0.000 RR    IC  pc_reg\|s_Q\[1\]\|d " "     2.163      0.000 RR    IC  pc_reg\|s_Q\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.194      0.031 RR  CELL  pc_register:pc_reg\|s_Q\[1\] " "     2.194      0.031 RR  CELL  pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.665      1.665  R        clock network delay " "     1.665      1.665  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.645     -0.020           clock pessimism removed " "     1.645     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.645      0.000           clock uncertainty " "     1.645      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.729      0.084      uTh  pc_register:pc_reg\|s_Q\[1\] " "     1.729      0.084      uTh  pc_register:pc_reg\|s_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.194 " "Data Arrival Time  :     2.194" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.729 " "Data Required Time :     1.729" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.465  " "Slack              :     0.465 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1573495190268 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573495190268 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573495243093 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573495296938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7300 " "Peak virtual memory: 7300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573495299760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 12:01:39 2019 " "Processing ended: Mon Nov 11 12:01:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573495299760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:05 " "Elapsed time: 00:03:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573495299760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:25 " "Total CPU time (on all processors): 00:03:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573495299760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573495299760 ""}
