WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1297377 cumulative IPC: 3.854 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1297377 cumulative IPC: 3.854 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 4656868 heartbeat IPC: 2.147 cumulative IPC: 1.488 (Simulation time: 00 hr 01 min 37 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 3359493 cumulative IPC: 1.488 (Simulation time: 00 hr 01 min 37 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 3359493 cumulative IPC: 1.488 (Simulation time: 00 hr 01 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_768B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.488 instructions: 5000002 cycles: 3359493
CPU 0 Branch Prediction Accuracy: 98.33% MPKI: 5.612 Average ROB Occupancy at Mispredict: 25.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0036
BRANCH_INDIRECT: 0.126
BRANCH_CONDITIONAL: 4.34
BRANCH_DIRECT_CALL: 0.0418
BRANCH_INDIRECT_CALL: 0.206
BRANCH_RETURN: 0.898

LLC TOTAL        ACCESS:     111198 HIT:      95607 MISS:      15591
LLC LOAD         ACCESS:      76657 HIT:      75893 MISS:        764
LLC RFO          ACCESS:      14388 HIT:        351 MISS:      14037
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      15836 HIT:      15836 MISS:          0
LLC TRANSLATION  ACCESS:       4317 HIT:       3527 MISS:        790
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 642.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1470119 HIT:    1350825 MISS:     119294
cpu0_DTLB LOAD         ACCESS:    1470119 HIT:    1350825 MISS:     119294
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.166 cycles
cpu0_ITLB TOTAL        ACCESS:      98212 HIT:      93978 MISS:       4234
cpu0_ITLB LOAD         ACCESS:      98212 HIT:      93978 MISS:       4234
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.423 cycles
cpu0_L1D TOTAL        ACCESS:    1605260 HIT:     441791 MISS:    1163469
cpu0_L1D LOAD         ACCESS:    1326620 HIT:     238950 MISS:    1087670
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     269147 HIT:     201701 MISS:      67446
cpu0_L1D TRANSLATION  ACCESS:       9493 HIT:       1140 MISS:       8353
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.71 cycles
cpu0_L1I TOTAL        ACCESS:     107402 HIT:     103043 MISS:       4359
cpu0_L1I LOAD         ACCESS:     107402 HIT:     103043 MISS:       4359
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 17.31 cycles
cpu0_L2C TOTAL        ACCESS:     311081 HIT:     215720 MISS:      95361
cpu0_L2C LOAD         ACCESS:     264604 HIT:     187948 MISS:      76656
cpu0_L2C RFO          ACCESS:      16812 HIT:       2424 MISS:      14388
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      21336 HIT:      21336 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       8329 HIT:       4012 MISS:       4317
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 125.3 cycles
cpu0_STLB TOTAL        ACCESS:      65223 HIT:      59136 MISS:       6087
cpu0_STLB LOAD         ACCESS:      65223 HIT:      59136 MISS:       6087
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 103.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11198
  ROW_BUFFER_MISS:       4393
 AVG DBUS CONGESTED CYCLE: 3.983
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        620
  FULL:       4627
