
*** Running vivado
    with args -log microSense_top_level_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source microSense_top_level_lmb_bram_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source microSense_top_level_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 350.957 ; gain = 94.707
INFO: [Synth 8-638] synthesizing module 'microSense_top_level_lmb_bram_0' [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ip/microSense_top_level_lmb_bram_0/synth/microSense_top_level_lmb_bram_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'microSense_top_level_lmb_bram_0' (11#1) [c:/Users/Aklas/Desktop/microSense_topLevel/microSense/microSense.srcs/sources_1/bd/microSense_top_level/ip/microSense_top_level_lmb_bram_0/synth/microSense_top_level_lmb_bram_0.vhd:80]
Finished RTL Elaboration : Time (s): cpu = 00:02:44 ; elapsed = 00:02:47 . Memory (MB): peak = 562.598 ; gain = 306.348
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:44 ; elapsed = 00:02:47 . Memory (MB): peak = 562.598 ; gain = 306.348
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 725.301 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:59 ; elapsed = 00:03:02 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:59 ; elapsed = 00:03:02 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:59 ; elapsed = 00:03:02 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:00 ; elapsed = 00:03:04 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:02 ; elapsed = 00:03:05 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:14 ; elapsed = 00:03:17 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished Timing Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:17 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished Technology Mapping : Time (s): cpu = 00:03:14 ; elapsed = 00:03:18 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished IO Insertion : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished Renaming Generated Instances : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished Renaming Generated Ports : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished Handling Custom Attributes : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 725.301 ; gain = 469.051
Finished Renaming Generated Nets : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 725.301 ; gain = 469.051

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |    12|
|2     |LUT4     |     2|
|3     |RAMB36E1 |    32|
|4     |SRL16E   |     2|
|5     |FDRE     |    10|
|6     |FDSE     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 725.301 ; gain = 469.051
synth_design: Time (s): cpu = 00:03:17 ; elapsed = 00:03:21 . Memory (MB): peak = 725.301 ; gain = 477.445
