Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 84150dce04974dcab1ec33117ac9c50d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SPI_TB_behav xil_defaultlib.SPI_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [C:/Users/mulus/spi_master/spi_master.srcs/sources_1/new/spi_slave.vhd:95]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns TRUE [C:/Users/mulus/spi_master/spi_master.srcs/sources_1/new/spi_slave.vhd:101]
WARNING: [VRFC 10-4940] 'clk_gen' remains a black box since it has no binding entity [C:/Users/mulus/spi_master/spi_master.srcs/sources_1/new/SPI_TB.vhd:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.spi_master [spi_master_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_slave [spi_slave_default]
Compiling architecture behavior of entity xil_defaultlib.spi_tb
Built simulation snapshot SPI_TB_behav
