
*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4800 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.688 ; gain = 76.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:81]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:36]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.281 ; gain = 113.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.281 ; gain = 113.211
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 667.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    26|
|3     |LUT3   |    31|
|4     |LUT4   |    22|
|5     |LUT5   |    62|
|6     |LUT6   |    69|
|7     |FDRE   |    65|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   327|
|2     |  inst               |top_mine       |   327|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    12|
|5     |    serializer_green |serializer_0   |    12|
|6     |    serializer_red   |serializer_1   |    12|
|7     |    tmds_blue        |tmds_encoder   |    24|
|8     |    tmds_green       |tmds_encoder_2 |    24|
|9     |    tmds_red         |tmds_encoder_3 |    24|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.484 ; gain = 457.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 667.484 ; gain = 112.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.484 ; gain = 457.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 667.484 ; gain = 456.391
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 667.484 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 11:39:20 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.918 ; gain = 76.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:81]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:36]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.508 ; gain = 113.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.508 ; gain = 113.363
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 667.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/51ee/sources_1/new/top_mine.v:103]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    26|
|3     |LUT3   |    31|
|4     |LUT4   |    22|
|5     |LUT5   |    62|
|6     |LUT6   |    69|
|7     |FDRE   |    65|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   327|
|2     |  inst               |top_mine       |   327|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    12|
|5     |    serializer_green |serializer_0   |    12|
|6     |    serializer_red   |serializer_1   |    12|
|7     |    tmds_blue        |tmds_encoder   |    24|
|8     |    tmds_green       |tmds_encoder_2 |    24|
|9     |    tmds_red         |tmds_encoder_3 |    24|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.289 ; gain = 457.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 667.289 ; gain = 112.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.289 ; gain = 457.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 667.289 ; gain = 456.133
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 667.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 12:20:50 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 286.746 ; gain = 76.590
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:133]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:133]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:90]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:90]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:36]
WARNING: [Synth 8-3848] Net data_out in module/entity serializer does not have driver. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:39]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:36]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
WARNING: [Synth 8-3331] design serializer has unconnected port data_out
WARNING: [Synth 8-3331] design serializer has unconnected port clk250
WARNING: [Synth 8-3331] design serializer has unconnected port data_in[9]
WARNING: [Synth 8-3331] design serializer has unconnected port data_in[8]
WARNING: [Synth 8-3331] design serializer has unconnected port data_in[7]
WARNING: [Synth 8-3331] design serializer has unconnected port data_in[6]
WARNING: [Synth 8-3331] design serializer has unconnected port data_in[5]
WARNING: [Synth 8-3331] design serializer has unconnected port data_in[4]
WARNING: [Synth 8-3331] design serializer has unconnected port data_in[3]
WARNING: [Synth 8-3331] design serializer has unconnected port data_in[2]
WARNING: [Synth 8-3331] design serializer has unconnected port data_in[1]
WARNING: [Synth 8-3331] design serializer has unconnected port data_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.375 ; gain = 113.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.375 ; gain = 113.219
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 667.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:112]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:112]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:112]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:112]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:112]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:112]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:112]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/50dc/sources_1/new/top_mine.v:112]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top_mine has unconnected port clk_TMDS
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[9]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[8]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[9]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[8]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/DrawArea_reg) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/disparity_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/disparity_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/disparity_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/disparity_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/disparity_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/disparity_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/disparity_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/disparity_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/disparity_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/disparity_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_blue/disparity_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_blue/disparity_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_blue/disparity_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_blue/disparity_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_blue/disparity_reg[0]) is unused and will be removed from module top_mine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |     4|
|2     |  inst   |top_mine |     4|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.520 ; gain = 457.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 667.520 ; gain = 112.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.520 ; gain = 457.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 667.520 ; gain = 456.340
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 667.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 12:36:30 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2908 

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.691 ; gain = 76.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:129]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:129]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:86]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:86]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:36]
WARNING: [Synth 8-350] instance 'serializer_red' of module 'serializer' requires 4 connections, but only 3 given [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-350] instance 'serializer_green' of module 'serializer' requires 4 connections, but only 3 given [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-350] instance 'serializer_blue' of module 'serializer' requires 4 connections, but only 3 given [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.293 ; gain = 113.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin serializer_red:clk25 to constant 0 [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-3295] tying undriven pin serializer_green:clk25 to constant 0 [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-3295] tying undriven pin serializer_blue:clk25 to constant 0 [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:26]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.293 ; gain = 113.148
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 667.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:108]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:108]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/929e/sources_1/new/top_mine.v:108]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[9]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[8]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterX_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[9]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[8]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/CounterY_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (gen/DrawArea_reg) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/disparity_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/disparity_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/disparity_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/disparity_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/disparity_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/disparity_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/disparity_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/disparity_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/disparity_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/disparity_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_blue/disparity_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_blue/disparity_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_blue/disparity_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_blue/disparity_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_blue/disparity_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/count_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/count_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/count_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/count_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/tmds_out_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/tmds_out_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/tmds_out_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/tmds_out_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/tmds_out_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/tmds_out_reg[9]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/tmds_out_reg[8]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/tmds_out_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/tmds_out_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_red/tmds_out_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_reg_reg[9]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_reg_reg[8]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_reg_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_reg_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_reg_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_reg_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_reg_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_reg_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_reg_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_reg_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_red/data_out_reg) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_green/count_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_green/count_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_green/count_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_green/count_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/tmds_out_reg[7]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/tmds_out_reg[5]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/tmds_out_reg[3]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/tmds_out_reg[1]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/tmds_out_reg[0]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/tmds_out_reg[9]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/tmds_out_reg[8]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/tmds_out_reg[6]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/tmds_out_reg[4]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (tmds_green/tmds_out_reg[2]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_green/data_reg_reg[9]) is unused and will be removed from module top_mine.
WARNING: [Synth 8-3332] Sequential element (serializer_green/data_reg_reg[8]) is unused and will be removed from module top_mine.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |     4|
|2     |  inst   |top_mine |     4|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.879 ; gain = 457.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 136 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 667.879 ; gain = 112.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.879 ; gain = 457.734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 667.879 ; gain = 456.703
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 667.879 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:04:03 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2188 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.395 ; gain = 76.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:128]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:128]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:85]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:85]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:36]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.875 ; gain = 114.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.875 ; gain = 114.059
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 667.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:107]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:107]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:107]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:107]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:107]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:107]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:107]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/14df/sources_1/new/top_mine.v:107]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    26|
|3     |LUT3   |    31|
|4     |LUT4   |    22|
|5     |LUT5   |    62|
|6     |LUT6   |    69|
|7     |FDRE   |    92|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   354|
|2     |  inst               |top_mine       |   354|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    23|
|5     |    serializer_green |serializer_0   |    23|
|6     |    serializer_red   |serializer_1   |    23|
|7     |    tmds_blue        |tmds_encoder   |    22|
|8     |    tmds_green       |tmds_encoder_2 |    22|
|9     |    tmds_red         |tmds_encoder_3 |    22|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.109 ; gain = 457.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 667.109 ; gain = 112.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.109 ; gain = 457.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 667.109 ; gain = 455.363
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 667.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:21:18 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 286.469 ; gain = 76.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:81]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:24]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:36]
ERROR: [Synth 8-448] named port connection 'clk25' does not exist for instance 'serializer_red' of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:25]
ERROR: [Synth 8-448] named port connection 'clk25' does not exist for instance 'serializer_green' of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:26]
ERROR: [Synth 8-448] named port connection 'clk25' does not exist for instance 'serializer_blue' of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:26]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
ERROR: [Synth 8-285] failed synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
ERROR: [Synth 8-285] failed synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:3]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.055 ; gain = 112.902
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 6 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:34:20 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 286.348 ; gain = 76.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:81]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:24]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:36]
ERROR: [Synth 8-448] named port connection 'clk25' does not exist for instance 'serializer_red' of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:25]
ERROR: [Synth 8-448] named port connection 'clk25' does not exist for instance 'serializer_green' of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:26]
ERROR: [Synth 8-448] named port connection 'clk25' does not exist for instance 'serializer_blue' of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:26]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
ERROR: [Synth 8-285] failed synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
ERROR: [Synth 8-285] failed synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/5ec9/sources_1/new/top_mine.v:3]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.871 ; gain = 114.145
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 6 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:35:10 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.531 ; gain = 76.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.117 ; gain = 112.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.117 ; gain = 112.996
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 668.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_red/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_green/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_blue/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    29|
|3     |LUT3   |    58|
|4     |LUT4   |    22|
|5     |LUT5   |    56|
|6     |LUT6   |    63|
|7     |FDRE   |    98|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   378|
|2     |  inst               |top_mine       |   378|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    31|
|5     |    serializer_green |serializer_0   |    31|
|6     |    serializer_red   |serializer_1   |    31|
|7     |    tmds_blue        |tmds_encoder   |    22|
|8     |    tmds_green       |tmds_encoder_2 |    22|
|9     |    tmds_red         |tmds_encoder_3 |    22|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.027 ; gain = 457.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 668.027 ; gain = 111.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 668.027 ; gain = 457.906
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 668.027 ; gain = 456.871
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 668.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:37:28 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 286.543 ; gain = 76.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 324.023 ; gain = 114.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 324.023 ; gain = 114.141
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 668.063 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_red/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_green/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_blue/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    29|
|3     |LUT3   |    58|
|4     |LUT4   |    22|
|5     |LUT5   |    56|
|6     |LUT6   |    63|
|7     |FDRE   |    98|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   378|
|2     |  inst               |top_mine       |   378|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    31|
|5     |    serializer_green |serializer_0   |    31|
|6     |    serializer_red   |serializer_1   |    31|
|7     |    tmds_blue        |tmds_encoder   |    22|
|8     |    tmds_green       |tmds_encoder_2 |    22|
|9     |    tmds_red         |tmds_encoder_3 |    22|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 668.063 ; gain = 458.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 668.063 ; gain = 112.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 668.063 ; gain = 458.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 668.063 ; gain = 456.219
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 668.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:44:32 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 286.566 ; gain = 76.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 323.156 ; gain = 113.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 323.156 ; gain = 113.027
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 666.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_red/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_green/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_blue/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    29|
|3     |LUT3   |    58|
|4     |LUT4   |    22|
|5     |LUT5   |    56|
|6     |LUT6   |    63|
|7     |FDRE   |    98|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   378|
|2     |  inst               |top_mine       |   378|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    31|
|5     |    serializer_green |serializer_0   |    31|
|6     |    serializer_red   |serializer_1   |    31|
|7     |    tmds_blue        |tmds_encoder   |    22|
|8     |    tmds_green       |tmds_encoder_2 |    22|
|9     |    tmds_red         |tmds_encoder_3 |    22|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 666.992 ; gain = 456.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 666.992 ; gain = 111.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 666.992 ; gain = 456.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 666.992 ; gain = 455.832
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 666.992 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:58:36 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 285.926 ; gain = 76.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 323.449 ; gain = 113.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 323.449 ; gain = 113.926
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 667.656 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_red/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_green/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_blue/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    29|
|3     |LUT3   |    58|
|4     |LUT4   |    22|
|5     |LUT5   |    56|
|6     |LUT6   |    63|
|7     |FDRE   |    98|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   378|
|2     |  inst               |top_mine       |   378|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    31|
|5     |    serializer_green |serializer_0   |    31|
|6     |    serializer_red   |serializer_1   |    31|
|7     |    tmds_blue        |tmds_encoder   |    22|
|8     |    tmds_green       |tmds_encoder_2 |    22|
|9     |    tmds_red         |tmds_encoder_3 |    22|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 667.656 ; gain = 458.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 667.656 ; gain = 111.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 667.656 ; gain = 458.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 667.656 ; gain = 456.137
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 667.656 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 14:08:23 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.527 ; gain = 76.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.012 ; gain = 114.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.012 ; gain = 114.059
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 667.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_red/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_green/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_blue/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    29|
|3     |LUT3   |    58|
|4     |LUT4   |    22|
|5     |LUT5   |    56|
|6     |LUT6   |    63|
|7     |FDRE   |    98|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   378|
|2     |  inst               |top_mine       |   378|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    31|
|5     |    serializer_green |serializer_0   |    31|
|6     |    serializer_red   |serializer_1   |    31|
|7     |    tmds_blue        |tmds_encoder   |    22|
|8     |    tmds_green       |tmds_encoder_2 |    22|
|9     |    tmds_red         |tmds_encoder_3 |    22|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.383 ; gain = 457.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 667.383 ; gain = 112.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.383 ; gain = 457.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 667.383 ; gain = 456.277
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 667.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 14:18:42 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 286.609 ; gain = 76.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.207 ; gain = 113.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.207 ; gain = 113.086
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 667.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_red/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_green/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_blue/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    29|
|3     |LUT3   |    58|
|4     |LUT4   |    22|
|5     |LUT5   |    56|
|6     |LUT6   |    63|
|7     |FDRE   |    98|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   378|
|2     |  inst               |top_mine       |   378|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    31|
|5     |    serializer_green |serializer_0   |    31|
|6     |    serializer_red   |serializer_1   |    31|
|7     |    tmds_blue        |tmds_encoder   |    22|
|8     |    tmds_green       |tmds_encoder_2 |    22|
|9     |    tmds_red         |tmds_encoder_3 |    22|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.551 ; gain = 457.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 667.551 ; gain = 112.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.551 ; gain = 457.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 667.551 ; gain = 456.359
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 667.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 14:31:39 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 286.008 ; gain = 76.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.535 ; gain = 114.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.535 ; gain = 114.148
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 667.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_red/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_green/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_blue/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    29|
|3     |LUT3   |    58|
|4     |LUT4   |    22|
|5     |LUT5   |    56|
|6     |LUT6   |    63|
|7     |FDRE   |    98|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   378|
|2     |  inst               |top_mine       |   378|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    31|
|5     |    serializer_green |serializer_0   |    31|
|6     |    serializer_red   |serializer_1   |    31|
|7     |    tmds_blue        |tmds_encoder   |    22|
|8     |    tmds_green       |tmds_encoder_2 |    22|
|9     |    tmds_red         |tmds_encoder_3 |    22|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.770 ; gain = 458.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 667.770 ; gain = 112.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.770 ; gain = 458.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 667.770 ; gain = 456.367
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 667.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 14:55:58 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.641 ; gain = 76.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:124]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:81]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:36]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:24]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'data_out' does not match port width (10) of module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:26]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.234 ; gain = 113.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.234 ; gain = 113.094
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 668.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 9     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      1 Bit       Adders := 3     
+---XORs : 
	   3 Input      7 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   3 Input      7 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_red/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_green/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'serializer_blue/data_out_reg' and it is trimmed from '10' to '1' bits. [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:51]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/d5da/sources_1/new/top_mine.v:103]
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FD) to 'inst/gen/red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     7|
|2     |LUT2   |    29|
|3     |LUT3   |    58|
|4     |LUT4   |    22|
|5     |LUT5   |    56|
|6     |LUT6   |    63|
|7     |FDRE   |    98|
|8     |FDSE   |    41|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |   378|
|2     |  inst               |top_mine       |   378|
|3     |    gen              |generator      |   215|
|4     |    serializer_blue  |serializer     |    31|
|5     |    serializer_green |serializer_0   |    31|
|6     |    serializer_red   |serializer_1   |    31|
|7     |    tmds_blue        |tmds_encoder   |    22|
|8     |    tmds_green       |tmds_encoder_2 |    22|
|9     |    tmds_red         |tmds_encoder_3 |    22|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.043 ; gain = 457.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 668.043 ; gain = 112.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 668.043 ; gain = 457.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 668.043 ; gain = 456.879
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 668.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 15:04:58 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13056 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 286.293 ; gain = 76.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:4]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:43]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:43]
INFO: [Synth 8-638] synthesizing module 'TMDS_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:67]
INFO: [Synth 8-256] done synthesizing module 'TMDS_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:67]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
CRITICAL WARNING: [Synth 8-3352] multi-driven net VD[0] with 1st driver pin 'top_mine:/gen/blue[0]' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net VD[0] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:18]
CRITICAL WARNING: [Synth 8-5559] multi-driven net VD[0] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:18]
CRITICAL WARNING: [Synth 8-3352] multi-driven net VD[0] with 1st driver pin 'top_mine:/gen/green[0]' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net VD[0] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:17]
CRITICAL WARNING: [Synth 8-5559] multi-driven net VD[0] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:17]
CRITICAL WARNING: [Synth 8-3352] multi-driven net VD[0] with 1st driver pin 'top_mine:/gen/red[0]' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:16]
CRITICAL WARNING: [Synth 8-3352] multi-driven net VD[0] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:16]
CRITICAL WARNING: [Synth 8-5559] multi-driven net VD[0] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:16]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (4#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.828 ; gain = 114.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 323.828 ; gain = 114.129
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 667.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/encode_R' (TMDS_encoder) to 'inst/encode_G'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 4     
	   7 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   6 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   3 Input      7 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TMDS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   6 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module top_mine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[9]' (FD) to 'inst/encode_R/TMDS_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[7]' (FD) to 'inst/encode_B/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[7]' (FD) to 'inst/encode_R/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[6]' (FD) to 'inst/encode_B/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[6]' (FD) to 'inst/encode_R/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[5]' (FD) to 'inst/encode_B/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[5]' (FD) to 'inst/encode_R/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[4]' (FD) to 'inst/encode_B/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[4]' (FD) to 'inst/encode_R/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[3]' (FD) to 'inst/encode_B/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[3]' (FD) to 'inst/encode_R/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[1]' (FD) to 'inst/encode_B/TMDS_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[1]' (FD) to 'inst/encode_R/TMDS_reg[0]'
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[7]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[7] with 1st driver pin 'inst/gen/red_reg[7]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[7] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-5559] multi-driven net red[7] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[6]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[6] with 1st driver pin 'inst/gen/red_reg[6]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[6] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-5559] multi-driven net red[6] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[5]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[5] with 1st driver pin 'inst/gen/red_reg[5]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[5] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-5559] multi-driven net red[5] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[4]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[4] with 1st driver pin 'inst/gen/red_reg[4]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[4] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-5559] multi-driven net red[4] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[3]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[3] with 1st driver pin 'inst/gen/red_reg[3]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[3] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-5559] multi-driven net red[3] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[2]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[2] with 1st driver pin 'inst/gen/red_reg[2]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[2] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-5559] multi-driven net red[2] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[1]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[1] with 1st driver pin 'inst/gen/red_reg[1]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[1] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-5559] multi-driven net red[1] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
WARNING: [Synth 8-3332] Sequential element (gen/red_reg[0]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[0] with 1st driver pin 'inst/gen/red_reg[0]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-3352] multi-driven net red[0] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
CRITICAL WARNING: [Synth 8-5559] multi-driven net red[0] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:61]
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[7]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[7] with 1st driver pin 'inst/gen/green_reg[7]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[7] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net green[7] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[6]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[6] with 1st driver pin 'inst/gen/green_reg[6]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[6] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net green[6] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[5]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[5] with 1st driver pin 'inst/gen/green_reg[5]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[5] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net green[5] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[4]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[4] with 1st driver pin 'inst/gen/green_reg[4]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[4] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net green[4] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[3]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[3] with 1st driver pin 'inst/gen/green_reg[3]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[3] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net green[3] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[2]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[2] with 1st driver pin 'inst/gen/green_reg[2]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[2] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net green[2] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[1]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[1] with 1st driver pin 'inst/gen/green_reg[1]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[1] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net green[1] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
WARNING: [Synth 8-3332] Sequential element (gen/green_reg[0]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[0] with 1st driver pin 'inst/gen/green_reg[0]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-3352] multi-driven net green[0] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
CRITICAL WARNING: [Synth 8-5559] multi-driven net green[0] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:62]
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[7]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[7] with 1st driver pin 'inst/gen/blue_reg[7]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[7] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net blue[7] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[6]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[6] with 1st driver pin 'inst/gen/blue_reg[6]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[6] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net blue[6] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[5]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[5] with 1st driver pin 'inst/gen/blue_reg[5]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[5] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net blue[5] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[4]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[4] with 1st driver pin 'inst/gen/blue_reg[4]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[4] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net blue[4] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[3]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[3] with 1st driver pin 'inst/gen/blue_reg[3]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[3] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net blue[3] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[2]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[2] with 1st driver pin 'inst/gen/blue_reg[2]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[2] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net blue[2] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[1]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[1] with 1st driver pin 'inst/gen/blue_reg[1]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[1] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net blue[1] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
WARNING: [Synth 8-3332] Sequential element (gen/blue_reg[0]) is unused and will be removed from module top_mine.
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[0] with 1st driver pin 'inst/gen/blue_reg[0]/Q' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net blue[0] with 2nd driver pin 'GND' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
CRITICAL WARNING: [Synth 8-5559] multi-driven net blue[0] is connected to constant driver, other driver is ignored [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/751b/sources_1/new/top_mine.v:63]
INFO: [Synth 8-3886] merging instance 'inst/TMDS_shift_green_reg[9]' (FD) to 'inst/TMDS_shift_red_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/TMDS_shift_green_reg[8]' (FD) to 'inst/TMDS_shift_red_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/TMDS_shift_green_reg[7]' (FD) to 'inst/TMDS_shift_red_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/TMDS_shift_green_reg[6]' (FD) to 'inst/TMDS_shift_red_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/TMDS_shift_green_reg[5]' (FD) to 'inst/TMDS_shift_red_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/TMDS_shift_green_reg[4]' (FD) to 'inst/TMDS_shift_red_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/TMDS_shift_green_reg[3]' (FD) to 'inst/TMDS_shift_red_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/TMDS_shift_green_reg[2]' (FD) to 'inst/TMDS_shift_red_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/TMDS_shift_green_reg[1]' (FD) to 'inst/TMDS_shift_red_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/TMDS_shift_green_reg[0]' (FD) to 'inst/TMDS_shift_red_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     3|
|2     |LUT2   |    22|
|3     |LUT3   |    17|
|4     |LUT4   |    14|
|5     |LUT5   |     8|
|6     |LUT6   |     9|
|7     |FDRE   |    53|
|8     |FDSE   |    10|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   140|
|2     |  inst       |top_mine       |   140|
|3     |    encode_B |TMDS_encoder   |    18|
|4     |    encode_R |TMDS_encoder_0 |    19|
|5     |    gen      |generator      |    59|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 667.027 ; gain = 457.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 72 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 667.027 ; gain = 112.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 667.027 ; gain = 457.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 24 Warnings, 81 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 667.027 ; gain = 455.391
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 667.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 15:22:27 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 286.762 ; gain = 76.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/ef07/sources_1/new/top_mine.v:4]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/ef07/sources_1/new/top_mine.v:43]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/ef07/sources_1/new/top_mine.v:43]
INFO: [Synth 8-638] synthesizing module 'TMDS_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/ef07/sources_1/new/top_mine.v:67]
INFO: [Synth 8-256] done synthesizing module 'TMDS_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/ef07/sources_1/new/top_mine.v:67]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (4#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/ef07/sources_1/new/top_mine.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 324.238 ; gain = 114.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 324.238 ; gain = 114.113
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 667.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/ef07/sources_1/new/top_mine.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 6     
	   7 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	   6 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TMDS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   6 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module top_mine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[0]' (FD) to 'inst/gen/red_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     6|
|2     |LUT2   |    29|
|3     |LUT3   |    63|
|4     |LUT4   |    31|
|5     |LUT5   |    39|
|6     |LUT6   |    75|
|7     |FDRE   |    91|
|8     |FDSE   |    32|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   370|
|2     |  inst       |top_mine       |   370|
|3     |    encode_B |TMDS_encoder   |    25|
|4     |    encode_G |TMDS_encoder_0 |    26|
|5     |    encode_R |TMDS_encoder_1 |    26|
|6     |    gen      |generator      |   249|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.230 ; gain = 457.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 667.230 ; gain = 113.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 667.230 ; gain = 457.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 667.230 ; gain = 456.020
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 667.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 15:33:45 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12828 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.633 ; gain = 76.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4b3f/sources_1/new/top_mine.v:4]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4b3f/sources_1/new/top_mine.v:76]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4b3f/sources_1/new/top_mine.v:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4b3f/sources_1/new/top_mine.v:100]
INFO: [Synth 8-256] done synthesizing module 'TMDS_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4b3f/sources_1/new/top_mine.v:100]
INFO: [Synth 8-638] synthesizing module 'serializer' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4b3f/sources_1/new/top_mine.v:50]
INFO: [Synth 8-256] done synthesizing module 'serializer' (3#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4b3f/sources_1/new/top_mine.v:50]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4b3f/sources_1/new/top_mine.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (6#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.125 ; gain = 113.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 324.125 ; gain = 113.953
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 667.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4b3f/sources_1/new/top_mine.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   8 Input      4 Bit       Adders := 6     
	   7 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	   6 Input      4 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TMDS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   6 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[0]' (FD) to 'inst/gen/red_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     8|
|2     |LUT2   |    31|
|3     |LUT3   |    38|
|4     |LUT4   |    32|
|5     |LUT5   |    45|
|6     |LUT6   |    84|
|7     |MUXF7  |     3|
|8     |FDRE   |   104|
|9     |FDSE   |    32|
|10    |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   381|
|2     |  inst       |top_mine       |   381|
|3     |    blue     |serializer     |    27|
|4     |    encode_B |TMDS_encoder   |    15|
|5     |    encode_G |TMDS_encoder_0 |    16|
|6     |    encode_R |TMDS_encoder_1 |    16|
|7     |    gen      |generator      |   249|
|8     |    green    |serializer_2   |    27|
|9     |    red      |serializer_3   |    27|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 667.418 ; gain = 457.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 667.418 ; gain = 112.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 667.418 ; gain = 457.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 667.418 ; gain = 456.133
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 667.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 15:54:04 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 286.023 ; gain = 76.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04cd/sources_1/new/top_mine.v:4]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04cd/sources_1/new/top_mine.v:66]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04cd/sources_1/new/top_mine.v:66]
INFO: [Synth 8-638] synthesizing module 'TMDS_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04cd/sources_1/new/top_mine.v:109]
INFO: [Synth 8-256] done synthesizing module 'TMDS_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04cd/sources_1/new/top_mine.v:109]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (4#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04cd/sources_1/new/top_mine.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 323.492 ; gain = 114.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 323.492 ; gain = 114.035
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 667.301 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04cd/sources_1/new/top_mine.v:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 6     
	   7 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	   6 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TMDS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   6 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module top_mine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/encode_G/TMDS_reg[7]' (FD) to 'inst/encode_G/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/encode_G/TMDS_reg[6]' (FD) to 'inst/encode_G/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/encode_G/TMDS_reg[5]' (FD) to 'inst/encode_G/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/encode_G/TMDS_reg[4]' (FD) to 'inst/encode_G/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/encode_G/TMDS_reg[3]' (FD) to 'inst/encode_G/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen/blue_reg[6]' (FDRE) to 'inst/gen/blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/gen/blue_reg[5]' (FDRE) to 'inst/gen/blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/gen/blue_reg[4]' (FDRE) to 'inst/gen/blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/gen/blue_reg[0]' (FDRE) to 'inst/gen/blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/gen/blue_reg[3]' (FDRE) to 'inst/gen/blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/gen/blue_reg[2]' (FDRE) to 'inst/gen/blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/gen/blue_reg[1]' (FDRE) to 'inst/gen/blue_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/encode_G/TMDS_reg[1]' (FD) to 'inst/encode_G/TMDS_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[6]' (FDSE) to 'inst/gen/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[5]' (FDSE) to 'inst/gen/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[4]' (FDSE) to 'inst/gen/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[0]' (FDSE) to 'inst/gen/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[3]' (FDSE) to 'inst/gen/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[2]' (FDSE) to 'inst/gen/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen/red_reg[1]' (FDSE) to 'inst/gen/red_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[7]' (FD) to 'inst/encode_B/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[7]' (FD) to 'inst/encode_R/TMDS_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[6]' (FD) to 'inst/encode_B/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[6]' (FD) to 'inst/encode_R/TMDS_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[5]' (FD) to 'inst/encode_B/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[5]' (FD) to 'inst/encode_R/TMDS_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[4]' (FD) to 'inst/encode_B/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[4]' (FD) to 'inst/encode_R/TMDS_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[3]' (FD) to 'inst/encode_B/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[3]' (FD) to 'inst/encode_R/TMDS_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/encode_B/TMDS_reg[1]' (FD) to 'inst/encode_B/TMDS_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/encode_R/TMDS_reg[1]' (FD) to 'inst/encode_R/TMDS_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     4|
|2     |LUT2   |    33|
|3     |LUT3   |    25|
|4     |LUT4   |    13|
|5     |LUT5   |    15|
|6     |LUT6   |    16|
|7     |FDRE   |    67|
|8     |FDSE   |    18|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   195|
|2     |  inst       |top_mine       |   195|
|3     |    encode_B |TMDS_encoder   |    18|
|4     |    encode_G |TMDS_encoder_0 |    19|
|5     |    encode_R |TMDS_encoder_1 |    19|
|6     |    gen      |generator      |    80|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 667.301 ; gain = 457.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 667.301 ; gain = 111.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 667.301 ; gain = 457.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 667.301 ; gain = 455.727
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 667.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 16:14:10 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11492 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.363 ; gain = 76.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/1011/sources_1/new/top_mine.v:4]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/1011/sources_1/new/top_mine.v:67]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/1011/sources_1/new/top_mine.v:67]
INFO: [Synth 8-638] synthesizing module 'TMDS_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/1011/sources_1/new/top_mine.v:130]
INFO: [Synth 8-256] done synthesizing module 'TMDS_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/1011/sources_1/new/top_mine.v:130]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (4#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/1011/sources_1/new/top_mine.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.781 ; gain = 114.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.781 ; gain = 114.082
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 667.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/1011/sources_1/new/top_mine.v:147]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 6     
	   7 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	   6 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
Module TMDS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   6 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module top_mine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     1|
|2     |LUT1   |     5|
|3     |LUT2   |    20|
|4     |LUT3   |    64|
|5     |LUT4   |    57|
|6     |LUT5   |    41|
|7     |LUT6   |    64|
|8     |FDRE   |   106|
|9     |FDSE   |    18|
|10    |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   380|
|2     |  inst       |top_mine       |   380|
|3     |    encode_B |TMDS_encoder   |    25|
|4     |    encode_G |TMDS_encoder_0 |    25|
|5     |    encode_R |TMDS_encoder_1 |    25|
|6     |    gen      |generator      |   261|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.680 ; gain = 457.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 667.680 ; gain = 112.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 667.680 ; gain = 457.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 667.680 ; gain = 455.965
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 667.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 16:38:16 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.379 ; gain = 76.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04f8/sources_1/new/top_mine.v:4]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04f8/sources_1/new/top_mine.v:67]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04f8/sources_1/new/top_mine.v:67]
INFO: [Synth 8-638] synthesizing module 'TMDS_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04f8/sources_1/new/top_mine.v:127]
INFO: [Synth 8-256] done synthesizing module 'TMDS_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04f8/sources_1/new/top_mine.v:127]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (4#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04f8/sources_1/new/top_mine.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.770 ; gain = 113.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.770 ; gain = 113.883
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 667.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/04f8/sources_1/new/top_mine.v:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 6     
	   7 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	   6 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module TMDS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   6 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module top_mine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     4|
|2     |LUT2   |    22|
|3     |LUT3   |    59|
|4     |LUT4   |    48|
|5     |LUT5   |    49|
|6     |LUT6   |    78|
|7     |FDRE   |   106|
|8     |FDSE   |    18|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   388|
|2     |  inst       |top_mine       |   388|
|3     |    encode_B |TMDS_encoder   |    25|
|4     |    encode_G |TMDS_encoder_0 |    25|
|5     |    encode_R |TMDS_encoder_1 |    25|
|6     |    gen      |generator      |   269|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.016 ; gain = 457.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 667.016 ; gain = 111.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 667.016 ; gain = 457.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 667.016 ; gain = 455.180
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 667.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 18:43:15 2020...

*** Running vivado
    with args -log design_1_top_mine_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_mine_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_top_mine_0_0.tcl -notrace
Command: synth_design -top design_1_top_mine_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 286.871 ; gain = 76.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'top_mine' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4ad6/sources_1/new/top_mine.v:4]
INFO: [Synth 8-638] synthesizing module 'generator' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4ad6/sources_1/new/top_mine.v:67]
INFO: [Synth 8-256] done synthesizing module 'generator' (1#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4ad6/sources_1/new/top_mine.v:67]
INFO: [Synth 8-638] synthesizing module 'TMDS_encoder' [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4ad6/sources_1/new/top_mine.v:127]
INFO: [Synth 8-256] done synthesizing module 'TMDS_encoder' (2#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4ad6/sources_1/new/top_mine.v:127]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'top_mine' (4#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4ad6/sources_1/new/top_mine.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (5#1) [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/synth/design_1_top_mine_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 323.340 ; gain = 113.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 323.340 ; gain = 113.137
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_top_mine_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_top_mine_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 667.637 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CounterY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ipshared/4ad6/sources_1/new/top_mine.v:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 6     
	   7 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
	   6 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module TMDS_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 2     
	   7 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   6 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module top_mine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gen/CounterY" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     4|
|2     |LUT2   |    28|
|3     |LUT3   |    56|
|4     |LUT4   |    55|
|5     |LUT5   |    42|
|6     |LUT6   |    68|
|7     |FDRE   |   106|
|8     |FDSE   |    18|
|9     |OBUFDS |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |   381|
|2     |  inst       |top_mine       |   381|
|3     |    encode_B |TMDS_encoder   |    25|
|4     |    encode_G |TMDS_encoder_0 |    25|
|5     |    encode_R |TMDS_encoder_1 |    25|
|6     |    gen      |generator      |   262|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 667.637 ; gain = 457.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 667.637 ; gain = 112.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 667.637 ; gain = 457.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
Finished Parsing XDC File [e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/constrs_1/new/cons.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 667.637 ; gain = 456.406
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/ip/design_1_top_mine_0_0/design_1_top_mine_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/design_1_top_mine_0_0_synth_1/design_1_top_mine_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 667.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 19:00:28 2020...
