// Seed: 524075965
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input id_4
    , id_20,
    output logic id_5,
    output logic id_6,
    inout logic id_7,
    input logic id_8,
    input id_9,
    output id_10,
    input logic id_11,
    input logic id_12,
    output logic id_13,
    output wor id_14,
    input id_15,
    input id_16,
    output id_17,
    output logic id_18,
    output logic id_19
);
  type_33(
      id_17, 1, id_10 - id_17
  );
  assign id_14[""+1] = 1 & 1;
endmodule
