# 🌸 Neeharika’s Silicon Saga 🌸  
*A journey from RTL scribbles to silicon reality*  

![Status](https://img.shields.io/badge/Progress-Chapter0-green) ![Yosys](https://img.shields.io/badge/Tool-Yosys-blue) ![Icarus Verilog](https://img.shields.io/badge/Tool-IcarusVerilog-blueviolet) ![GTKWave](https://img.shields.io/badge/Tool-GTKWave-skyblue)  

---

## 🌼 Prelude  
I’m Neeharika, an explorer in the world of **VLSI & semiconductors**.  
For me, this repository is more than just assignments...it’s a living journal where I learn, make mistakes, fix them, and grow.  
Think of it as a notebook where circuits meet creativity. ✨  

---

## 📂 Chapters of My Journey  
Instead of "Weeks", I’m calling each stage a **Chapter**, because this feels like writing my own book.  

| Chapter | Theme | What’s Inside | Status |
|---------|-------|---------------|--------|
| 🌱 Chapter 0 | Foundations | Setting up Yosys, Icarus Verilog, GTKWave — first brush with open-source EDA | ✅ Completed |
| ✏️ Chapter 1 | RTL Sketches | Writing hardware with code, exploring basic modules | ⬜ Upcoming |
| ⚙️ Chapter 2 | Logic Forging | Synthesis and gate-level understanding | ⬜ Upcoming |
| 🧩 Chapter 3 | Silicon Puzzle | Physical design flow adventures — placement & routing | ⬜ Upcoming |
| 🚀 Finale | Tapeout | Turning ideas into real silicon | ⬜ Upcoming |

> **Progress:** Chapter 0 ✅ | Chapter 1 ⬜ | Chapter 2 ⬜ | Chapter 3 ⬜ | Finale ⬜  

---

## 🎨 Repo Organization  
- 📸 **Snapshots/** → images of simulations, tools, and outputs  
- 💡 **Reflections/** → notes and learnings per chapter  
- ✨ **Quotes.md** → inspirational lines for motivation  
- 🎯 **Structure-focused** — every folder and file shows progress and dedication

- ## 🌟 Reflections Log  

**Chapter 0 – Foundations**  
> Installing tools felt like building my own lab inside a virtual world.  
> The first "yosys" command I ran... it wasn’t just text on a screen, it was the start of a story.  


---
## 🙏 Gratitude  
To the mentors and the entire VSD initiative: thank you for opening the doors of silicon design to students like me.  

---


## 🔧 Toolbox & Installation Proofs  

### 1️⃣ GTK Wave

```bash
sudo apt install gtkwave
gtkwave --version
```
## 📷 **Installation Verification**
<p align="center">
  <img src="https://github.com/neeh-prog/Neeharika--Silicon-Saga/blob/main/gtk%20wave.png"
       alt="Yosys Installed" width="600"/>
</p>


### 2️⃣ Yosys
Open-source synthesis tool:  
```bash
sudo apt install yosys
yosys --version
```
## 📷 **Installation Verification**
<p align="center">
  <img src="https://github.com/neeh-prog/Neeharika--Silicon-Saga/blob/main/yosys.png"
       alt="Yosys Installed" width="600"/>
</p>


### 3️⃣ Icarus Verilog
RTL simulation tool:
```bash
sudo apt install iverilog
iverilog -v
```
## 📷 **Installation Verification**
<p align="center">
  <img src="https://github.com/neeh-prog/Neeharika--Silicon-Saga/blob/main/iverilog%20(1).png"
       alt="Yosys Installed" width="600"/>
</p>

## 💫 Closing Note  
This repo is not just tasks.  
It’s **my silicon diary**.  
Every commit here is a step closer to my dream of becoming a designer who can turn equations into chips and ideas into impact.  

🌸 *— Neeharika Chauhan*  


