Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 20 22:32:34 2023
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/fetching_ip_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|           Instance          |                     Module                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                |                                         (top) |        281 |        281 |       0 |    0 | 210 |     64 |      0 |          0 |
|   bd_0_i                    |                                          bd_0 |        281 |        281 |       0 |    0 | 210 |     64 |      0 |          0 |
|     hls_inst                |                               bd_0_hls_inst_0 |        281 |        281 |       0 |    0 | 210 |     64 |      0 |          0 |
|       (hls_inst)            |                               bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                  |                   bd_0_hls_inst_0_fetching_ip |        281 |        281 |       0 |    0 | 210 |     64 |      0 |          0 |
|         (inst)              |                   bd_0_hls_inst_0_fetching_ip |          0 |          0 |       0 |    0 |  68 |      0 |      0 |          0 |
|         control_s_axi_U     |     bd_0_hls_inst_0_fetching_ip_control_s_axi |        243 |        243 |       0 |    0 | 108 |     64 |      0 |          0 |
|           (control_s_axi_U) |     bd_0_hls_inst_0_fetching_ip_control_s_axi |         75 |         75 |       0 |    0 | 102 |      0 |      0 |          0 |
|           int_code_ram      | bd_0_hls_inst_0_fetching_ip_control_s_axi_ram |        170 |        170 |       0 |    0 |   6 |     64 |      0 |          0 |
|         grp_fetch_fu_62     |             bd_0_hls_inst_0_fetching_ip_fetch |         38 |         38 |       0 |    0 |  34 |      0 |      0 |          0 |
+-----------------------------+-----------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


