I1230 23:18:50.939 tapa.util:184] logging level set to INFO
I1230 23:18:50.940 tapa.tapac:514] running translated command: `tapa dse-floorplan --input=self-attn-spatial-kernel.cpp --top=selfAttention --platform=xilinx_u280_xdma_201920_3 --connectivity=hbm_config_spatial.ini --enable-synth-util --enable-hbm-binding-adjustment --floorplan-output=build/solver.tcl --output=build/solver.xilinx_u280_xdma_201920_3.hw.xo --bitstream-script=build/solver.xilinx_u280_xdma_201920_3.hw_generate_bitstream.sh`
I1230 23:18:50.942 tapa.util:184] logging level set to INFO
I1230 23:18:50.942 tapa.tapa:54] tapa version: 0.0.20240301.1
I1230 23:18:50.942 tapa.tapa:58] Python recursion limit set to 3000
I1230 23:18:50.944 tapa.steps.dse:98] 
I1230 23:18:50.944 tapa.steps.dse:99] --------------------------------------------------------------------------------
I1230 23:18:50.944 tapa.steps.dse:100] DSE preparation: synthesize each task into RTL
I1230 23:18:50.944 tapa.steps.dse:101] --------------------------------------------------------------------------------
I1230 23:18:50.944 tapa.steps.dse:102] 
I1230 23:18:52.263 tapa.steps.analyze:151] added vendor include path `/mnt/software/xilinx/Vitis_HLS/2021.2/include`
I1230 23:18:52.263 tapa.steps.analyze:248] Running tapacc command: /usr/local/bin/tapacc /home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial/work.out/csynth/flatten/flatten-3ca1275b-self-attn-spatial-kernel.cpp -top selfAttention -- -std=c++17 -I /usr/local/lib/python3.10/dist-packages/tapa/../../../src -isystem /mnt/software/xilinx/Vitis_HLS/2021.2/include -stdlib=libc++ -isystem /usr/lib/llvm-17/include/c++/v1/ -isystem /usr/include/clang/17/include/ -isystem /usr/lib/clang/17/include/
I1230 23:19:04.371 tapa.steps.common:92] writing TAPA graph to json `/home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial/work.out/csynth/graph.json`.
I1230 23:19:04.373 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial/work.out/csynth/settings.json`.
I1230 23:19:05.150 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I1230 23:19:05.212 tapa.core:182] extracting HLS C++ files
I1230 23:19:05.237 tapa.core:214] running HLS
I1230 23:19:05.246 tapa.core:260] spawn 10 workers for parallel HLS synthesis of the tasks
I1230 23:19:54.293 tapa.core:275] extracting RTL files
I1230 23:19:55.732 tapa.core:306] parsing RTL files and populating tasks
D1230 23:19:56.680 tapa.core:315] parsing compute_S
D1230 23:19:56.682 tapa.core:319] populating compute_S
D1230 23:19:56.688 tapa.core:315] parsing compute_output
D1230 23:19:56.690 tapa.core:319] populating compute_output
D1230 23:19:56.690 tapa.core:315] parsing measure_cycle
D1230 23:19:56.692 tapa.core:319] populating measure_cycle
D1230 23:19:56.692 tapa.core:315] parsing projection
D1230 23:19:56.693 tapa.core:319] populating projection
D1230 23:19:56.694 tapa.core:315] parsing read_input
D1230 23:19:56.695 tapa.core:319] populating read_input
D1230 23:19:56.695 tapa.core:315] parsing read_weight
D1230 23:19:56.696 tapa.core:319] populating read_weight
D1230 23:19:56.696 tapa.core:315] parsing softmax
D1230 23:19:56.698 tapa.core:319] populating softmax
D1230 23:19:56.698 tapa.core:315] parsing write_output
D1230 23:19:56.699 tapa.core:319] populating write_output
D1230 23:19:56.699 tapa.core:315] parsing selfAttention
D1230 23:19:56.700 tapa.core:319] populating selfAttention
D1230 23:19:56.701 tapa.task:149] mmap argument 'selfAttention.cycle_count' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'measure_cycle_0.cycle_count'
D1230 23:19:56.701 tapa.task:133] mmap argument 'selfAttention.top_input' (id_width=3, thread_count=3, chan_size=None, chan_count=None) is shared by 3 ports:
D1230 23:19:56.701 tapa.task:147]   read_input_0.vec
D1230 23:19:56.701 tapa.task:147]   read_input_1.vec
D1230 23:19:56.701 tapa.task:147]   read_input_2.vec
D1230 23:19:56.701 tapa.task:149] mmap argument 'selfAttention.Wq' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_0.vec'
D1230 23:19:56.701 tapa.task:149] mmap argument 'selfAttention.Wk' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_1.vec'
D1230 23:19:56.701 tapa.task:149] mmap argument 'selfAttention.Wv' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'read_weight_2.vec'
D1230 23:19:56.701 tapa.task:149] mmap argument 'selfAttention.top_output' (id_width=1, thread_count=1, chan_size=None, chan_count=None) is connected to port 'write_output_0.output_mtx'
I1230 23:19:56.701 tapa.core:323] instrumenting upper-level RTL
I1230 23:19:56.701 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial/work.out/csynth/settings.json`.
I1230 23:19:56.766 tapa.steps.dse:98] 
I1230 23:19:56.766 tapa.steps.dse:99] --------------------------------------------------------------------------------
I1230 23:19:56.766 tapa.steps.dse:100] Start generating design point 1 with --max-slr-width-limit 15000
I1230 23:19:56.766 tapa.steps.dse:101] --------------------------------------------------------------------------------
I1230 23:19:56.766 tapa.steps.dse:102] 
I1230 23:19:57.354 tapa.steps.common:46] reusing TAPA settings from upstream flows.
W1230 23:19:57.355 tapa.steps.optimize:151] HBM port binding adjustment is enabled. The final binding may be different from hbm_config_spatial.ini
I1230 23:19:57.355 tapa.floorplan:437] generating post-synthesis resource utilization reports
I1230 23:19:57.355 tapa.floorplan:438] this step runs logic synthesis of each task for accurate area info, it may take a while
I1230 23:19:57.364 tapa.floorplan:442] spawn 8 workers for parallel logic synthesis. use --max-parallel-synth-jobs to enable more workers.
D1230 23:19:57.364 tapa.floorplan:408] synthesizing softmax
D1230 23:19:57.365 tapa.floorplan:408] synthesizing compute_output
D1230 23:19:57.365 tapa.floorplan:408] synthesizing read_input
D1230 23:19:57.365 tapa.floorplan:408] synthesizing projection
D1230 23:19:57.365 tapa.floorplan:408] synthesizing read_weight
D1230 23:19:57.366 tapa.floorplan:408] synthesizing measure_cycle
D1230 23:19:57.366 tapa.floorplan:408] synthesizing write_output
D1230 23:19:57.366 tapa.floorplan:408] synthesizing compute_S
I1230 23:21:14.460 tapa.core:358] Running floorplanning
W1230 23:21:14.462 tapa.task_graph:75] cycle_count is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 23:21:14.463 tapa.task_graph:75] top_input is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 23:21:14.463 tapa.task_graph:75] top_input is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 23:21:14.463 tapa.task_graph:75] top_input is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 23:21:14.463 tapa.task_graph:75] Wq is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 23:21:14.463 tapa.task_graph:75] Wk is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 23:21:14.463 tapa.task_graph:75] Wv is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
W1230 23:21:14.463 tapa.task_graph:75] top_output is assumed to be both read from and written to. If not, please use --read-only-args or --write-only-args for better optimization results.
D1230 23:21:14.463 tapa.task_graph:157] area of compute_S: {'BRAM': 122, 'DSP': 1, 'FF': 1866, 'LUT': 1154, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of compute_output: {'BRAM': 0, 'DSP': 37, 'FF': 3390, 'LUT': 2866, 'URAM': 8}
D1230 23:21:14.464 tapa.task_graph:157] area of measure_cycle: {'BRAM': 1, 'DSP': 0, 'FF': 894, 'LUT': 505, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of projection: {'BRAM': 0, 'DSP': 0, 'FF': 21, 'LUT': 22, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of projection: {'BRAM': 0, 'DSP': 0, 'FF': 21, 'LUT': 22, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of projection: {'BRAM': 0, 'DSP': 0, 'FF': 21, 'LUT': 22, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of read_input: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 71, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of read_input: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 71, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of read_input: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 71, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 69, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 69, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of read_weight: {'BRAM': 0, 'DSP': 0, 'FF': 584, 'LUT': 69, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of softmax: {'BRAM': 3, 'DSP': 0, 'FF': 1789, 'LUT': 970, 'URAM': 0}
D1230 23:21:14.464 tapa.task_graph:157] area of write_output: {'BRAM': 1, 'DSP': 0, 'FF': 1201, 'LUT': 462, 'URAM': 0}
I1230 23:21:17.119 tapa.floorplan:292] generate new port binding at /home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial/work.out/run-1/run/link_config.ini
I1230 23:21:17.120 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial/work.out/run-1/run/settings.json`.
I1230 23:21:17.121 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I1230 23:21:17.123 tapa.floorplan:77] generate the floorplan constraint at ./work.out/run-1/constraints.tcl
I1230 23:21:17.123 tapa.core:450] top task register level set to 3
I1230 23:21:17.123 tapa.core:454] instrumenting top-level RTL
E1230 23:21:17.124 tapa.verilog.xilinx.module:728] not adding pragma for unknown port 'ap_local_block'
D1230 23:21:17.131 tapa.core:527]   instantiating FIFOs in selfAttention
D1230 23:21:17.131 tapa.core:540]     instantiating selfAttention.fifo_K_selfAttention
D1230 23:21:17.131 tapa.core:540]     instantiating selfAttention.fifo_Q_selfAttention
D1230 23:21:17.131 tapa.core:540]     instantiating selfAttention.fifo_S_selfAttention
D1230 23:21:17.131 tapa.core:540]     instantiating selfAttention.fifo_S_softmax_selfAttention
D1230 23:21:17.131 tapa.core:540]     instantiating selfAttention.fifo_V_selfAttention
D1230 23:21:17.131 tapa.core:540]     instantiating selfAttention.fifo_Wk_selfAttention
D1230 23:21:17.131 tapa.core:540]     instantiating selfAttention.fifo_Wq_selfAttention
D1230 23:21:17.131 tapa.core:540]     instantiating selfAttention.fifo_Wv_selfAttention
D1230 23:21:17.131 tapa.core:540]     instantiating selfAttention.fifo_fin_selfAttention[0]
D1230 23:21:17.131 tapa.core:540]     instantiating selfAttention.fifo_input_K_selfAttention
D1230 23:21:17.132 tapa.core:540]     instantiating selfAttention.fifo_input_Q_selfAttention
D1230 23:21:17.132 tapa.core:540]     instantiating selfAttention.fifo_input_V_selfAttention
D1230 23:21:17.132 tapa.core:540]     instantiating selfAttention.fifo_output_selfAttention
D1230 23:21:17.132 tapa.core:505]   connecting selfAttention's children tasks
W1230 23:21:17.133 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W1230 23:21:17.133 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W1230 23:21:17.133 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
D1230 23:21:17.134 tapa.core:596]   instantiating children tasks in selfAttention
D1230 23:21:17.230 tapa.core:669]     pipelined signal: cycle_count_slr_0 => measure_cycle_0___cycle_count
W1230 23:21:17.230 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W1230 23:21:17.230 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
W1230 23:21:17.230 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W1230 23:21:17.231 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
W1230 23:21:17.231 tapa.verilog.xilinx.module:222] assuming fifo_fin is a singleton array
W1230 23:21:17.231 tapa.verilog.xilinx.module:222] assuming fifo_fin_peek is a singleton array
D1230 23:21:17.233 tapa.core:669]     pipelined signal: top_input_slr_0 => read_input_0___top_input
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_din` is connected to async_mmap port `top_input.read_addr`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_full_n` is connected to async_mmap port `top_input.read_addr`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_write` is connected to async_mmap port `top_input.read_addr`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_dout` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_dout` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_read` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_din` is connected to async_mmap port `top_input.write_addr`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_full_n` is connected to async_mmap port `top_input.write_addr`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_write` is connected to async_mmap port `top_input.write_addr`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_din` is connected to async_mmap port `top_input.write_data`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_full_n` is connected to async_mmap port `top_input.write_data`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_write` is connected to async_mmap port `top_input.write_data`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_dout` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.233 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_dout` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.234 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.234 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.234 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_read` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.234 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_din` is connected to async_mmap port `top_input___read_input_0___vec.read_addr`
D1230 23:21:17.234 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_full_n` is connected to async_mmap port `top_input___read_input_0___vec.read_addr`
D1230 23:21:17.234 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_addr_write` is connected to async_mmap port `top_input___read_input_0___vec.read_addr`
D1230 23:21:17.234 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_dout` is connected to async_mmap port `top_input___read_input_0___vec.read_data`
D1230 23:21:17.234 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_dout` is connected to async_mmap port `top_input___read_input_0___vec.read_data`
D1230 23:21:17.234 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_empty_n` is connected to async_mmap port `top_input___read_input_0___vec.read_data`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input___read_input_0___vec.read_data`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_read_data_s_read` is connected to async_mmap port `top_input___read_input_0___vec.read_data`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_din` is connected to async_mmap port `top_input___read_input_0___vec.write_addr`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_full_n` is connected to async_mmap port `top_input___read_input_0___vec.write_addr`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_addr_write` is connected to async_mmap port `top_input___read_input_0___vec.write_addr`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_din` is connected to async_mmap port `top_input___read_input_0___vec.write_data`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_full_n` is connected to async_mmap port `top_input___read_input_0___vec.write_data`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_data_write` is connected to async_mmap port `top_input___read_input_0___vec.write_data`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_dout` is connected to async_mmap port `top_input___read_input_0___vec.write_resp`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_dout` is connected to async_mmap port `top_input___read_input_0___vec.write_resp`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input___read_input_0___vec.write_resp`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:81] `read_input_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input___read_input_0___vec.write_resp`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_0.vec_write_resp_s_read` is connected to async_mmap port `top_input___read_input_0___vec.write_resp`
D1230 23:21:17.235 tapa.core:669]     pipelined signal: top_input_slr_0 => read_input_1___top_input
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_din` is connected to async_mmap port `top_input.read_addr`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_full_n` is connected to async_mmap port `top_input.read_addr`
D1230 23:21:17.235 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_write` is connected to async_mmap port `top_input.read_addr`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_dout` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_dout` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_read` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_din` is connected to async_mmap port `top_input.write_addr`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_full_n` is connected to async_mmap port `top_input.write_addr`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_write` is connected to async_mmap port `top_input.write_addr`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_din` is connected to async_mmap port `top_input.write_data`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_full_n` is connected to async_mmap port `top_input.write_data`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_write` is connected to async_mmap port `top_input.write_data`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_dout` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_dout` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.236 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_read` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.237 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_din` is connected to async_mmap port `top_input___read_input_1___vec.read_addr`
D1230 23:21:17.237 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_full_n` is connected to async_mmap port `top_input___read_input_1___vec.read_addr`
D1230 23:21:17.237 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_addr_write` is connected to async_mmap port `top_input___read_input_1___vec.read_addr`
D1230 23:21:17.237 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_dout` is connected to async_mmap port `top_input___read_input_1___vec.read_data`
D1230 23:21:17.237 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_dout` is connected to async_mmap port `top_input___read_input_1___vec.read_data`
D1230 23:21:17.237 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_empty_n` is connected to async_mmap port `top_input___read_input_1___vec.read_data`
D1230 23:21:17.237 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input___read_input_1___vec.read_data`
D1230 23:21:17.237 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_read_data_s_read` is connected to async_mmap port `top_input___read_input_1___vec.read_data`
D1230 23:21:17.237 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_din` is connected to async_mmap port `top_input___read_input_1___vec.write_addr`
D1230 23:21:17.237 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_full_n` is connected to async_mmap port `top_input___read_input_1___vec.write_addr`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_addr_write` is connected to async_mmap port `top_input___read_input_1___vec.write_addr`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_din` is connected to async_mmap port `top_input___read_input_1___vec.write_data`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_full_n` is connected to async_mmap port `top_input___read_input_1___vec.write_data`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_data_write` is connected to async_mmap port `top_input___read_input_1___vec.write_data`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_dout` is connected to async_mmap port `top_input___read_input_1___vec.write_resp`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_dout` is connected to async_mmap port `top_input___read_input_1___vec.write_resp`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input___read_input_1___vec.write_resp`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:81] `read_input_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input___read_input_1___vec.write_resp`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_1.vec_write_resp_s_read` is connected to async_mmap port `top_input___read_input_1___vec.write_resp`
D1230 23:21:17.238 tapa.core:669]     pipelined signal: top_input_slr_0 => read_input_2___top_input
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_din` is connected to async_mmap port `top_input.read_addr`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_full_n` is connected to async_mmap port `top_input.read_addr`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_write` is connected to async_mmap port `top_input.read_addr`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_dout` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_read_data_peek_dout` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.238 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_read` is connected to async_mmap port `top_input.read_data`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_din` is connected to async_mmap port `top_input.write_addr`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_full_n` is connected to async_mmap port `top_input.write_addr`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_write` is connected to async_mmap port `top_input.write_addr`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_din` is connected to async_mmap port `top_input.write_data`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_full_n` is connected to async_mmap port `top_input.write_data`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_write` is connected to async_mmap port `top_input.write_data`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_dout` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_write_resp_peek_dout` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.239 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_read` is connected to async_mmap port `top_input.write_resp`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_din` is connected to async_mmap port `top_input___read_input_2___vec.read_addr`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_full_n` is connected to async_mmap port `top_input___read_input_2___vec.read_addr`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_addr_write` is connected to async_mmap port `top_input___read_input_2___vec.read_addr`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_dout` is connected to async_mmap port `top_input___read_input_2___vec.read_data`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_read_data_peek_dout` is connected to async_mmap port `top_input___read_input_2___vec.read_data`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_empty_n` is connected to async_mmap port `top_input___read_input_2___vec.read_data`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_read_data_peek_empty_n` is connected to async_mmap port `top_input___read_input_2___vec.read_data`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_read_data_s_read` is connected to async_mmap port `top_input___read_input_2___vec.read_data`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_din` is connected to async_mmap port `top_input___read_input_2___vec.write_addr`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_full_n` is connected to async_mmap port `top_input___read_input_2___vec.write_addr`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_addr_write` is connected to async_mmap port `top_input___read_input_2___vec.write_addr`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_din` is connected to async_mmap port `top_input___read_input_2___vec.write_data`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_full_n` is connected to async_mmap port `top_input___read_input_2___vec.write_data`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_data_write` is connected to async_mmap port `top_input___read_input_2___vec.write_data`
D1230 23:21:17.240 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_dout` is connected to async_mmap port `top_input___read_input_2___vec.write_resp`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_write_resp_peek_dout` is connected to async_mmap port `top_input___read_input_2___vec.write_resp`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_empty_n` is connected to async_mmap port `top_input___read_input_2___vec.write_resp`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:81] `read_input_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `top_input___read_input_2___vec.write_resp`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_input_2.vec_write_resp_s_read` is connected to async_mmap port `top_input___read_input_2___vec.write_resp`
D1230 23:21:17.241 tapa.core:669]     pipelined signal: Wq_slr_0 => read_weight_0___Wq
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_din` is connected to async_mmap port `Wq.read_addr`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_full_n` is connected to async_mmap port `Wq.read_addr`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_write` is connected to async_mmap port `Wq.read_addr`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_dout` is connected to async_mmap port `Wq.read_data`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_dout` is connected to async_mmap port `Wq.read_data`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_empty_n` is connected to async_mmap port `Wq.read_data`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_empty_n` is connected to async_mmap port `Wq.read_data`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_read` is connected to async_mmap port `Wq.read_data`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_din` is connected to async_mmap port `Wq.write_addr`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_full_n` is connected to async_mmap port `Wq.write_addr`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_write` is connected to async_mmap port `Wq.write_addr`
D1230 23:21:17.241 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_din` is connected to async_mmap port `Wq.write_data`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_full_n` is connected to async_mmap port `Wq.write_data`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_write` is connected to async_mmap port `Wq.write_data`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_dout` is connected to async_mmap port `Wq.write_resp`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_dout` is connected to async_mmap port `Wq.write_resp`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_empty_n` is connected to async_mmap port `Wq.write_resp`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wq.write_resp`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_read` is connected to async_mmap port `Wq.write_resp`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_din` is connected to async_mmap port `Wq.read_addr`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_full_n` is connected to async_mmap port `Wq.read_addr`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_addr_write` is connected to async_mmap port `Wq.read_addr`
D1230 23:21:17.242 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_dout` is connected to async_mmap port `Wq.read_data`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_dout` is connected to async_mmap port `Wq.read_data`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_empty_n` is connected to async_mmap port `Wq.read_data`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_read_data_peek_empty_n` is connected to async_mmap port `Wq.read_data`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_read_data_s_read` is connected to async_mmap port `Wq.read_data`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_din` is connected to async_mmap port `Wq.write_addr`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_full_n` is connected to async_mmap port `Wq.write_addr`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_addr_write` is connected to async_mmap port `Wq.write_addr`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_din` is connected to async_mmap port `Wq.write_data`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_full_n` is connected to async_mmap port `Wq.write_data`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_data_write` is connected to async_mmap port `Wq.write_data`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_dout` is connected to async_mmap port `Wq.write_resp`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_dout` is connected to async_mmap port `Wq.write_resp`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_empty_n` is connected to async_mmap port `Wq.write_resp`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:81] `read_weight_0.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wq.write_resp`
D1230 23:21:17.243 tapa.verilog.xilinx.async_mmap:71] `read_weight_0.vec_write_resp_s_read` is connected to async_mmap port `Wq.write_resp`
D1230 23:21:17.244 tapa.core:669]     pipelined signal: Wk_slr_0 => read_weight_1___Wk
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_din` is connected to async_mmap port `Wk.read_addr`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_full_n` is connected to async_mmap port `Wk.read_addr`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_write` is connected to async_mmap port `Wk.read_addr`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_dout` is connected to async_mmap port `Wk.read_data`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_dout` is connected to async_mmap port `Wk.read_data`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_empty_n` is connected to async_mmap port `Wk.read_data`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_empty_n` is connected to async_mmap port `Wk.read_data`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_read` is connected to async_mmap port `Wk.read_data`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_din` is connected to async_mmap port `Wk.write_addr`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_full_n` is connected to async_mmap port `Wk.write_addr`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_write` is connected to async_mmap port `Wk.write_addr`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_din` is connected to async_mmap port `Wk.write_data`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_full_n` is connected to async_mmap port `Wk.write_data`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_write` is connected to async_mmap port `Wk.write_data`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_dout` is connected to async_mmap port `Wk.write_resp`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_dout` is connected to async_mmap port `Wk.write_resp`
D1230 23:21:17.244 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_empty_n` is connected to async_mmap port `Wk.write_resp`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wk.write_resp`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_read` is connected to async_mmap port `Wk.write_resp`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_din` is connected to async_mmap port `Wk.read_addr`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_full_n` is connected to async_mmap port `Wk.read_addr`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_addr_write` is connected to async_mmap port `Wk.read_addr`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_dout` is connected to async_mmap port `Wk.read_data`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_dout` is connected to async_mmap port `Wk.read_data`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_empty_n` is connected to async_mmap port `Wk.read_data`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_read_data_peek_empty_n` is connected to async_mmap port `Wk.read_data`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_read_data_s_read` is connected to async_mmap port `Wk.read_data`
D1230 23:21:17.245 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_din` is connected to async_mmap port `Wk.write_addr`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_full_n` is connected to async_mmap port `Wk.write_addr`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_addr_write` is connected to async_mmap port `Wk.write_addr`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_din` is connected to async_mmap port `Wk.write_data`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_full_n` is connected to async_mmap port `Wk.write_data`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_data_write` is connected to async_mmap port `Wk.write_data`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_dout` is connected to async_mmap port `Wk.write_resp`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_dout` is connected to async_mmap port `Wk.write_resp`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_empty_n` is connected to async_mmap port `Wk.write_resp`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:81] `read_weight_1.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wk.write_resp`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_1.vec_write_resp_s_read` is connected to async_mmap port `Wk.write_resp`
D1230 23:21:17.246 tapa.core:669]     pipelined signal: Wv_slr_0 => read_weight_2___Wv
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_din` is connected to async_mmap port `Wv.read_addr`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_full_n` is connected to async_mmap port `Wv.read_addr`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_write` is connected to async_mmap port `Wv.read_addr`
D1230 23:21:17.246 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_dout` is connected to async_mmap port `Wv.read_data`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_dout` is connected to async_mmap port `Wv.read_data`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_empty_n` is connected to async_mmap port `Wv.read_data`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_empty_n` is connected to async_mmap port `Wv.read_data`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_read` is connected to async_mmap port `Wv.read_data`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_din` is connected to async_mmap port `Wv.write_addr`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_full_n` is connected to async_mmap port `Wv.write_addr`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_write` is connected to async_mmap port `Wv.write_addr`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_din` is connected to async_mmap port `Wv.write_data`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_full_n` is connected to async_mmap port `Wv.write_data`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_write` is connected to async_mmap port `Wv.write_data`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_dout` is connected to async_mmap port `Wv.write_resp`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_dout` is connected to async_mmap port `Wv.write_resp`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_empty_n` is connected to async_mmap port `Wv.write_resp`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wv.write_resp`
D1230 23:21:17.247 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_read` is connected to async_mmap port `Wv.write_resp`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_din` is connected to async_mmap port `Wv.read_addr`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_full_n` is connected to async_mmap port `Wv.read_addr`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_addr_write` is connected to async_mmap port `Wv.read_addr`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_dout` is connected to async_mmap port `Wv.read_data`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_dout` is connected to async_mmap port `Wv.read_data`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_empty_n` is connected to async_mmap port `Wv.read_data`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_read_data_peek_empty_n` is connected to async_mmap port `Wv.read_data`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_read_data_s_read` is connected to async_mmap port `Wv.read_data`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_din` is connected to async_mmap port `Wv.write_addr`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_full_n` is connected to async_mmap port `Wv.write_addr`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_addr_write` is connected to async_mmap port `Wv.write_addr`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_din` is connected to async_mmap port `Wv.write_data`
D1230 23:21:17.248 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_full_n` is connected to async_mmap port `Wv.write_data`
D1230 23:21:17.249 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_data_write` is connected to async_mmap port `Wv.write_data`
D1230 23:21:17.249 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_dout` is connected to async_mmap port `Wv.write_resp`
D1230 23:21:17.249 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_dout` is connected to async_mmap port `Wv.write_resp`
D1230 23:21:17.249 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_empty_n` is connected to async_mmap port `Wv.write_resp`
D1230 23:21:17.249 tapa.verilog.xilinx.async_mmap:81] `read_weight_2.vec_write_resp_peek_empty_n` is connected to async_mmap port `Wv.write_resp`
D1230 23:21:17.249 tapa.verilog.xilinx.async_mmap:71] `read_weight_2.vec_write_resp_s_read` is connected to async_mmap port `Wv.write_resp`
D1230 23:21:17.249 tapa.core:669]     pipelined signal: top_output_slr_0 => write_output_0___top_output
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_din` is connected to async_mmap port `top_output.read_addr`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_full_n` is connected to async_mmap port `top_output.read_addr`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_write` is connected to async_mmap port `top_output.read_addr`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_dout` is connected to async_mmap port `top_output.read_data`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_dout` is connected to async_mmap port `top_output.read_data`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_empty_n` is connected to async_mmap port `top_output.read_data`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_empty_n` is connected to async_mmap port `top_output.read_data`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_read` is connected to async_mmap port `top_output.read_data`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_din` is connected to async_mmap port `top_output.write_addr`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_full_n` is connected to async_mmap port `top_output.write_addr`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_write` is connected to async_mmap port `top_output.write_addr`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_din` is connected to async_mmap port `top_output.write_data`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_full_n` is connected to async_mmap port `top_output.write_data`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_write` is connected to async_mmap port `top_output.write_data`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_dout` is connected to async_mmap port `top_output.write_resp`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_dout` is connected to async_mmap port `top_output.write_resp`
D1230 23:21:17.250 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_empty_n` is connected to async_mmap port `top_output.write_resp`
D1230 23:21:17.251 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_empty_n` is connected to async_mmap port `top_output.write_resp`
D1230 23:21:17.251 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_read` is connected to async_mmap port `top_output.write_resp`
D1230 23:21:17.251 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_din` is connected to async_mmap port `top_output.read_addr`
D1230 23:21:17.251 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_full_n` is connected to async_mmap port `top_output.read_addr`
D1230 23:21:17.251 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_addr_write` is connected to async_mmap port `top_output.read_addr`
D1230 23:21:17.251 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_dout` is connected to async_mmap port `top_output.read_data`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_dout` is connected to async_mmap port `top_output.read_data`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_empty_n` is connected to async_mmap port `top_output.read_data`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_read_data_peek_empty_n` is connected to async_mmap port `top_output.read_data`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_read_data_s_read` is connected to async_mmap port `top_output.read_data`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_din` is connected to async_mmap port `top_output.write_addr`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_full_n` is connected to async_mmap port `top_output.write_addr`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_addr_write` is connected to async_mmap port `top_output.write_addr`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_din` is connected to async_mmap port `top_output.write_data`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_full_n` is connected to async_mmap port `top_output.write_data`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_data_write` is connected to async_mmap port `top_output.write_data`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_dout` is connected to async_mmap port `top_output.write_resp`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_dout` is connected to async_mmap port `top_output.write_resp`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_empty_n` is connected to async_mmap port `top_output.write_resp`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:81] `write_output_0.output_mtx_write_resp_peek_empty_n` is connected to async_mmap port `top_output.write_resp`
D1230 23:21:17.252 tapa.verilog.xilinx.async_mmap:71] `write_output_0.output_mtx_write_resp_s_read` is connected to async_mmap port `top_output.write_resp`
D1230 23:21:17.252 tapa.core:850] Set the address width of async_mmap to 64
I1230 23:21:17.390 tapa.core:463] generating report
I1230 23:21:17.396 tapa.core:471] writing generated auxiliary RTL files
I1230 23:21:17.398 tapa.steps.common:92] writing TAPA settings to json `/home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial/work.out/run-1/run/settings.json`.
I1230 23:21:17.399 tapa.steps.common:46] reusing TAPA settings from upstream flows.
I1230 23:21:17.400 tapa.core:479] packaging RTL code
D1230 23:21:17.400 tapa.verilog.xilinx:70] RTL ports of selfAttention:
D1230 23:21:17.400 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: top_input, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D1230 23:21:17.400 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: Wq, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D1230 23:21:17.400 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: Wk, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D1230 23:21:17.400 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: Wv, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D1230 23:21:17.400 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: top_output, ctype: vec_t*, width: 512, chan_count: None, chan_size: None
D1230 23:21:17.400 tapa.verilog.xilinx:75]   cat: Cat.MMAP, name: cycle_count, ctype: int*, width: 32, chan_count: None, chan_size: None
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_S.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_S_compute_S_Pipeline_VITIS_LOOP_113_1_VITIS_LOOP_114_2.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_S_compute_S_Pipeline_VITIS_LOOP_126_4.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_S_compute_S_Pipeline_VITIS_LOOP_137_6.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_S_compute_S_Pipeline_VITIS_LOOP_147_8_VITIS_LOOP_148_9.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_S_compute_S_Pipeline_VITIS_LOOP_157_11.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_S_flow_control_loop_pipe_sequential_init.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_S_mac_muladd_16s_16s_16ns_16_4_1.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_S_q_col_V_RAM_AUTO_1R1W.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_S_result_V_RAM_1WNR_AUTO_1R1W.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_output.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_output_S_RAM_AUTO_1R1W.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_output_compute_output_Pipeline_5.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_output_compute_output_Pipeline_VITIS_LOOP_129_2.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_output_compute_output_Pipeline_VITIS_LOOP_140_4.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_output_compute_output_Pipeline_VITIS_LOOP_144_5.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_output_compute_output_Pipeline_VITIS_LOOP_152_8.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_output_flow_control_loop_pipe_sequential_init.v
D1230 23:21:17.402 haoda.backend.xilinx:163] packing: compute_output_mac_muladd_16s_16s_16ns_16_4_1.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: compute_output_mul_mul_16s_16s_16_4_1.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: compute_output_result_RAM_AUTO_1R1W.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: compute_output_sub_512ns_512ns_512_2_1.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: measure_cycle.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: measure_cycle_cycle_count_m_axi.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: measure_cycle_flow_control_loop_pipe_sequential_init.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: measure_cycle_measure_cycle_Pipeline_measure_cycle_loop.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: projection.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: projection_add_4ns_4ns_4_1_1.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: projection_flow_control_loop_pipe_sequential_init.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: projection_projection_Pipeline_VITIS_LOOP_107_2.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: projection_result_RAM_2P_URAM_1R1W.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: projection_sub_512ns_512ns_512_2_1.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: read_input.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: read_input_flow_control_loop_pipe_sequential_init.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: read_input_read_input_Pipeline_VITIS_LOOP_80_1.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: read_weight.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: read_weight_flow_control_loop_pipe_sequential_init.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: read_weight_read_weight_Pipeline_VITIS_LOOP_69_1.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax_exp_16_16_s.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax_exp_16_16_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax_exp_16_16_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax_flow_control_loop_pipe_sequential_init.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax_row_V_RAM_AUTO_1R1W.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax_sdiv_16ns_13s_16_20_1.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax_softmax_Pipeline_VITIS_LOOP_127_2.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax_softmax_Pipeline_VITIS_LOOP_137_4.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax_softmax_Pipeline_VITIS_LOOP_141_5.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: softmax_softmax_Pipeline_VITIS_LOOP_144_6.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: write_output.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: write_output_col_V_RAM_AUTO_1R1W.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: write_output_flow_control_loop_pipe_sequential_init.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: write_output_write_output_Pipeline_VITIS_LOOP_106_4.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: write_output_write_output_Pipeline_VITIS_LOOP_96_2.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: selfAttention.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: selfAttention_control_s_axi.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: arbiter.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: async_mmap.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: axi_pipeline.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: axi_crossbar_addr.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: axi_crossbar_rd.v
D1230 23:21:17.403 haoda.backend.xilinx:163] packing: axi_crossbar_wr.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: axi_crossbar.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: axi_register_rd.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: axi_register_wr.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: detect_burst.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: fifo.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: fifo_bram.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: fifo_fwd.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: fifo_srl.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: generate_last.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: priority_encoder.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: relay_station.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_3.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: a_axi_write_broadcastor_1_to_4.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: selfAttention_fsm.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: selfAttention_inner.v
D1230 23:21:17.404 haoda.backend.xilinx:163] packing: axi_crossbar_3x1.v
I1230 23:21:47.637 tapa.core:487] packaging HLS report
D1230 23:21:47.644 tapa.core:492]   packing report/compute_S_Pipeline_VITIS_LOOP_113_1_VITIS_LOOP_114_2_csynth.xml
D1230 23:21:47.646 tapa.core:492]   packing report/compute_S_Pipeline_VITIS_LOOP_126_4_csynth.xml
D1230 23:21:47.648 tapa.core:492]   packing report/compute_S_Pipeline_VITIS_LOOP_137_6_csynth.xml
D1230 23:21:47.649 tapa.core:492]   packing report/compute_S_Pipeline_VITIS_LOOP_147_8_VITIS_LOOP_148_9_csynth.xml
D1230 23:21:47.651 tapa.core:492]   packing report/compute_S_Pipeline_VITIS_LOOP_157_11_csynth.xml
D1230 23:21:47.652 tapa.core:492]   packing report/compute_S_csynth.xml
D1230 23:21:47.653 tapa.core:492]   packing report/compute_output_Pipeline_5_csynth.xml
D1230 23:21:47.654 tapa.core:492]   packing report/compute_output_Pipeline_VITIS_LOOP_129_2_csynth.xml
D1230 23:21:47.656 tapa.core:492]   packing report/compute_output_Pipeline_VITIS_LOOP_140_4_csynth.xml
D1230 23:21:47.657 tapa.core:492]   packing report/compute_output_Pipeline_VITIS_LOOP_144_5_csynth.xml
D1230 23:21:47.658 tapa.core:492]   packing report/compute_output_Pipeline_VITIS_LOOP_152_8_csynth.xml
D1230 23:21:47.659 tapa.core:492]   packing report/compute_output_csynth.xml
D1230 23:21:47.660 tapa.core:492]   packing report/measure_cycle_Pipeline_measure_cycle_loop_csynth.xml
D1230 23:21:47.661 tapa.core:492]   packing report/measure_cycle_csynth.xml
D1230 23:21:47.662 tapa.core:492]   packing report/projection_Pipeline_VITIS_LOOP_107_2_csynth.xml
D1230 23:21:47.664 tapa.core:492]   packing report/projection_csynth.xml
D1230 23:21:47.665 tapa.core:492]   packing report/read_input_Pipeline_VITIS_LOOP_80_1_csynth.xml
D1230 23:21:47.666 tapa.core:492]   packing report/read_input_csynth.xml
D1230 23:21:47.667 tapa.core:492]   packing report/read_weight_Pipeline_VITIS_LOOP_69_1_csynth.xml
D1230 23:21:47.668 tapa.core:492]   packing report/read_weight_csynth.xml
D1230 23:21:47.670 tapa.core:492]   packing report/exp_16_16_s_csynth.xml
D1230 23:21:47.671 tapa.core:492]   packing report/softmax_Pipeline_VITIS_LOOP_127_2_csynth.xml
D1230 23:21:47.672 tapa.core:492]   packing report/softmax_Pipeline_VITIS_LOOP_137_4_csynth.xml
D1230 23:21:47.673 tapa.core:492]   packing report/softmax_Pipeline_VITIS_LOOP_141_5_csynth.xml
D1230 23:21:47.674 tapa.core:492]   packing report/softmax_Pipeline_VITIS_LOOP_144_6_csynth.xml
D1230 23:21:47.675 tapa.core:492]   packing report/softmax_csynth.xml
D1230 23:21:47.676 tapa.core:492]   packing report/write_output_Pipeline_VITIS_LOOP_106_4_csynth.xml
D1230 23:21:47.678 tapa.core:492]   packing report/write_output_Pipeline_VITIS_LOOP_96_2_csynth.xml
D1230 23:21:47.679 tapa.core:492]   packing report/write_output_csynth.xml
D1230 23:21:47.681 tapa.core:492]   packing report/selfAttention_csynth.xml
I1230 23:21:47.683 tapa.core:495] generated the v++ xo file at ./work.out/run-1/design-point.xo
I1230 23:21:47.684 tapa.bitstream:73] use the original connectivity configuration at /home/yingqi/repo/LLM-InTRRA/benchmark/self-attn/spatial/hbm_config_spatial.ini in the v++ script
I1230 23:21:47.684 tapa.steps.pack:61] generate the v++ script at ./work.out/run-1/generate-bitstream.sh
