
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.2 Build EDK_P.28xd
# Fri Jan  4 11:48:43 2013
# Target Board:  Xilinx Spartan-3E Starter Board Rev D
# Family:    spartan3e
# Device:    XC3S500e
# Package:   FG320
# Speed Grade:  -4
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 50.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_DCE_RX_pin = fpga_0_RS232_DCE_RX_pin, DIR = I
 PORT fpga_0_RS232_DCE_TX_pin = fpga_0_RS232_DCE_TX_pin, DIR = O
 PORT fpga_0_LEDs_8Bit_GPIO_IO_O_pin = fpga_0_LEDs_8Bit_GPIO_IO_O_pin, DIR = O, VEC = [0:7]
 PORT fpga_0_DIP_Switches_4Bit_GPIO_IO_I_pin = fpga_0_DIP_Switches_4Bit_GPIO_IO_I_pin, DIR = I, VEC = [0:3]
 PORT fpga_0_Buttons_4Bit_GPIO_IO_I_pin = fpga_0_Buttons_4Bit_GPIO_IO_I_pin, DIR = I, VEC = [0:4]
 PORT fpga_0_Ethernet_MAC_PHY_tx_clk_pin = fpga_0_Ethernet_MAC_PHY_tx_clk_pin, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_rx_clk_pin = fpga_0_Ethernet_MAC_PHY_rx_clk_pin, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_crs_pin = fpga_0_Ethernet_MAC_PHY_crs_pin, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_dv_pin = fpga_0_Ethernet_MAC_PHY_dv_pin, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_rx_data_pin = fpga_0_Ethernet_MAC_PHY_rx_data_pin, DIR = I, VEC = [3:0]
 PORT fpga_0_Ethernet_MAC_PHY_col_pin = fpga_0_Ethernet_MAC_PHY_col_pin, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_rx_er_pin = fpga_0_Ethernet_MAC_PHY_rx_er_pin, DIR = I
 PORT fpga_0_Ethernet_MAC_PHY_tx_en_pin = fpga_0_Ethernet_MAC_PHY_tx_en_pin, DIR = O
 PORT fpga_0_Ethernet_MAC_PHY_tx_data_pin = fpga_0_Ethernet_MAC_PHY_tx_data_pin, DIR = O, VEC = [3:0]
 PORT fpga_0_Ethernet_MAC_PHY_MDC_pin = fpga_0_Ethernet_MAC_PHY_MDC_pin, DIR = O
 PORT fpga_0_Ethernet_MAC_PHY_MDIO_pin = fpga_0_Ethernet_MAC_PHY_MDIO_pin, DIR = IO
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT handelc_0_UartTX_pin = handelc_0_UartTX_pin, DIR = O
 PORT handelc_0_UartRX_pin = handelc_0_UartRX_pin, DIR = I
 PORT fpga_0_amp_cs_pin = net_vcc, DIR = O, SIGIS = NONE
 PORT fpga_0_amp_shdn_pin = net_gnd, DIR = O, SIGIS = NONE
 PORT fpga_0_spi_ss_b_pin = net_vcc, DIR = O, SIGIS = NONE
 PORT fpga_0_sf_ce0_pin = net_vcc, DIR = O, SIGIS = NONE
 PORT fpga_0_fpga_init_b_pin = net_gnd, DIR = O, SIGIS = NONE
 PORT fpga_0_ad_conv_pin = net_gnd, DIR = O, SIGIS = NONE
 PORT fpga_0_sf_oe_pin = net_vcc, DIR = O, SIGIS = NONE
 PORT fpga_0_sf_we_pin = net_vcc, DIR = O, SIGIS = NONE
 PORT fpga_0_dac_cs_pin = fpga_0_dac_cs_pin, DIR = O, SIGIS = NONE
 PORT fpga_0_spi_sck_pin = fpga_0_spi_sck_pin, DIR = O, SIGIS = NONE
 PORT fpga_0_spi_mosi_pin = fpga_0_spi_mosi_pin, DIR = O, SIGIS = NONE
 PORT fpga_0_spi_miso_pin = fpga_0_spi_miso_pin, DIR = I, SIGIS = NONE
 PORT fpga_0_dac_clr_pin = fpga_0_dac_clr_pin, DIR = O, SIGIS = NONE


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_AREA_OPTIMIZED = 1
 PARAMETER C_USE_BARREL = 0
 PARAMETER C_DEBUG_ENABLED = 0
 PARAMETER HW_VER = 8.40.a
 PARAMETER C_FSL_LINKS = 1
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE SFSL0 = fsltomb
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE MFSL0 = fslfrommb
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = microblaze_0_Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_50_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_50_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_50_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.10.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003FFF
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.10.a
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003FFF
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_DCE
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_DCE_RX_pin
 PORT TX = fpga_0_RS232_DCE_TX_pin
 PORT Interrupt = RS232_DCE_Interrupt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = LEDs_8Bit
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_O = fpga_0_LEDs_8Bit_GPIO_IO_O_pin
END

BEGIN xps_gpio
 PARAMETER INSTANCE = DIP_Switches_4Bit
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x81420000
 PARAMETER C_HIGHADDR = 0x8142ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = fpga_0_DIP_Switches_4Bit_GPIO_IO_I_pin
 PORT IP2INTC_Irpt = DIP_Switches_4Bit_IP2INTC_Irpt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = Buttons_4Bit
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x81440000
 PARAMETER C_HIGHADDR = 0x8144ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = fpga_0_Buttons_4Bit_GPIO_IO_I_pin
 PORT IP2INTC_Irpt = Buttons_4Bit_IP2INTC_Irpt
END

BEGIN xps_ethernetlite
 PARAMETER INSTANCE = Ethernet_MAC
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_BASEADDR = 0x81000000
 PARAMETER C_HIGHADDR = 0x8100ffff
 PARAMETER C_RX_PING_PONG = 1
 BUS_INTERFACE SPLB = mb_plb
 PORT PHY_tx_clk = fpga_0_Ethernet_MAC_PHY_tx_clk_pin
 PORT PHY_rx_clk = fpga_0_Ethernet_MAC_PHY_rx_clk_pin
 PORT PHY_crs = fpga_0_Ethernet_MAC_PHY_crs_pin
 PORT PHY_dv = fpga_0_Ethernet_MAC_PHY_dv_pin
 PORT PHY_rx_data = fpga_0_Ethernet_MAC_PHY_rx_data_pin
 PORT PHY_col = fpga_0_Ethernet_MAC_PHY_col_pin
 PORT PHY_rx_er = fpga_0_Ethernet_MAC_PHY_rx_er_pin
 PORT PHY_tx_en = fpga_0_Ethernet_MAC_PHY_tx_en_pin
 PORT PHY_tx_data = fpga_0_Ethernet_MAC_PHY_tx_data_pin
 PORT PHY_MDC = fpga_0_Ethernet_MAC_PHY_MDC_pin
 PORT IP2INTC_Irpt = Ethernet_MAC_IP2INTC_Irpt
 PORT PHY_MDIO = fpga_0_Ethernet_MAC_PHY_MDIO_pin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 50000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_50_0000MHz
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_50_0000MHz
 PORT Ext_Reset_In = sys_rst_s
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = RS232_DCE_Interrupt & DIP_Switches_4Bit_IP2INTC_Irpt & Buttons_4Bit_IP2INTC_Irpt & fsltomb_FSL_Has_Data & Ethernet_MAC_IP2INTC_Irpt & xps_timer_0_Interrupt
 PORT Irq = microblaze_0_Interrupt
END

BEGIN handelc
 PARAMETER INSTANCE = handelc_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE SFSL = fslfrommb
 BUS_INTERFACE MFSL = fsltomb
 PORT UartTX = handelc_0_UartTX_pin
 PORT UartRX = handelc_0_UartRX_pin
 PORT dac_cs = fpga_0_dac_cs_pin
 PORT spi_sck = fpga_0_spi_sck_pin
 PORT spi_mosi = fpga_0_spi_mosi_pin
 PORT spi_miso = fpga_0_spi_miso_pin
 PORT dac_clr = fpga_0_dac_clr_pin
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fsltomb
 PARAMETER HW_VER = 2.11.e
 PARAMETER C_FSL_DEPTH = 8
 PORT FSL_Clk = clk_50_0000MHz
 PORT FSL_Has_Data = fsltomb_FSL_Has_Data
END

BEGIN fsl_v20
 PARAMETER INSTANCE = fslfrommb
 PARAMETER HW_VER = 2.11.e
 PARAMETER C_FSL_DEPTH = 8
 PORT FSL_Clk = clk_50_0000MHz
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x83c00000
 PARAMETER C_HIGHADDR = 0x83c0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_timer_0_Interrupt
END

