Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 19 16:28:38 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.811        0.000                      0                  140        0.207        0.000                      0                  140        1.100        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_video_pll  {0.000 15.152}       30.303          33.000          
  clkfbout_video_pll  {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                   2.811        0.000                      0                   25        0.207        0.000                      0                   25        1.100        0.000                       0                    28  
  clk_out1_video_pll       25.689        0.000                      0                  115        0.210        0.000                      0                  115       14.652        0.000                       0                    69  
  clkfbout_video_pll                                                                                                                                                   23.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 ax_pwm_m0/period_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/pwm_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 1.191ns (60.322%)  route 0.783ns (39.678%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 9.007 - 5.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.607     4.257    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y150         FDCE                                         r  ax_pwm_m0/period_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y150         FDCE (Prop_fdce_C_Q)         0.433     4.690 r  ax_pwm_m0/period_cnt_reg[3]/Q
                         net (fo=3, routed)           0.783     5.473    ax_pwm_m0/period_cnt_reg[3]
    SLICE_X3Y153         LUT3 (Prop_lut3_I1_O)        0.105     5.578 r  ax_pwm_m0/pwm_r0_carry_i_7/O
                         net (fo=1, routed)           0.000     5.578    ax_pwm_m0/pwm_r0_carry_i_7_n_0
    SLICE_X3Y153         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.035 r  ax_pwm_m0/pwm_r0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.035    ax_pwm_m0/pwm_r0_carry_n_0
    SLICE_X3Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.133 r  ax_pwm_m0/pwm_r0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.133    ax_pwm_m0/pwm_r0_carry__0_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.231 r  ax_pwm_m0/pwm_r0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.231    ax_pwm_m0/pwm_r0_carry__1_n_0
    SLICE_X3Y155         FDCE                                         r  ax_pwm_m0/pwm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.488     9.007    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y155         FDCE                                         r  ax_pwm_m0/pwm_r_reg/C
                         clock pessimism              0.222     9.229    
                         clock uncertainty           -0.035     9.193    
    SLICE_X3Y155         FDCE (Setup_fdce_C_D)       -0.151     9.042    ax_pwm_m0/pwm_r_reg
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 1.498ns (69.344%)  route 0.662ns (30.656%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 9.007 - 5.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.607     4.257    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.379     4.636 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.662     5.298    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.755 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.755    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.855 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.855    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.955 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.055 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.155 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.417 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.417    ax_pwm_m0/period_cnt_reg[20]_i_1_n_4
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.488     9.007    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism              0.222     9.229    
                         clock uncertainty           -0.035     9.193    
    SLICE_X2Y155         FDCE (Setup_fdce_C_D)        0.101     9.294    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 1.493ns (69.273%)  route 0.662ns (30.727%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 9.007 - 5.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.607     4.257    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.379     4.636 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.662     5.298    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.755 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.755    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.855 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.855    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.955 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.055 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.155 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.412 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.412    ax_pwm_m0/period_cnt_reg[20]_i_1_n_6
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.488     9.007    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/C
                         clock pessimism              0.222     9.229    
                         clock uncertainty           -0.035     9.193    
    SLICE_X2Y155         FDCE (Setup_fdce_C_D)        0.101     9.294    ax_pwm_m0/period_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 1.435ns (68.423%)  route 0.662ns (31.577%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 9.007 - 5.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.607     4.257    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.379     4.636 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.662     5.298    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.755 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.755    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.855 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.855    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.955 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.055 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.155 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.354 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.354    ax_pwm_m0/period_cnt_reg[20]_i_1_n_5
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.488     9.007    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
                         clock pessimism              0.222     9.229    
                         clock uncertainty           -0.035     9.193    
    SLICE_X2Y155         FDCE (Setup_fdce_C_D)        0.101     9.294    ax_pwm_m0/period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.961ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 1.414ns (68.104%)  route 0.662ns (31.896%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 9.007 - 5.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.607     4.257    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.379     4.636 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.662     5.298    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.755 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.755    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.855 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.855    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.955 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.055 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.155 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.155    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.333 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.333    ax_pwm_m0/period_cnt_reg[20]_i_1_n_7
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.488     9.007    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/C
                         clock pessimism              0.222     9.229    
                         clock uncertainty           -0.035     9.193    
    SLICE_X2Y155         FDCE (Setup_fdce_C_D)        0.101     9.294    ax_pwm_m0/period_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  2.961    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 1.398ns (67.856%)  route 0.662ns (32.144%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 9.007 - 5.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.607     4.257    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.379     4.636 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.662     5.298    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.755 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.755    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.855 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.855    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.955 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.055 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.317 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.317    ax_pwm_m0/period_cnt_reg[16]_i_1_n_4
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.488     9.007    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism              0.222     9.229    
                         clock uncertainty           -0.035     9.193    
    SLICE_X2Y154         FDCE (Setup_fdce_C_D)        0.101     9.294    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.317    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 1.393ns (67.778%)  route 0.662ns (32.222%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 9.007 - 5.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.607     4.257    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.379     4.636 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.662     5.298    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.755 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.755    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.855 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.855    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.955 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.055 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     6.312 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.312    ax_pwm_m0/period_cnt_reg[16]_i_1_n_6
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.488     9.007    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
                         clock pessimism              0.222     9.229    
                         clock uncertainty           -0.035     9.193    
    SLICE_X2Y154         FDCE (Setup_fdce_C_D)        0.101     9.294    ax_pwm_m0/period_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 1.335ns (66.842%)  route 0.662ns (33.158%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 9.007 - 5.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.607     4.257    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.379     4.636 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.662     5.298    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.755 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.755    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.855 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.855    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.955 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.055 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     6.254 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.254    ax_pwm_m0/period_cnt_reg[16]_i_1_n_5
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.488     9.007    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism              0.222     9.229    
                         clock uncertainty           -0.035     9.193    
    SLICE_X2Y154         FDCE (Setup_fdce_C_D)        0.101     9.294    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.314ns (66.490%)  route 0.662ns (33.510%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 9.007 - 5.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.607     4.257    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.379     4.636 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.662     5.298    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.755 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.755    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.855 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.855    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.955 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.055 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.055    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.233 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.233    ax_pwm_m0/period_cnt_reg[16]_i_1_n_7
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.488     9.007    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[16]/C
                         clock pessimism              0.222     9.229    
                         clock uncertainty           -0.035     9.193    
    SLICE_X2Y154         FDCE (Setup_fdce_C_D)        0.101     9.294    ax_pwm_m0/period_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 1.298ns (66.216%)  route 0.662ns (33.784%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 9.007 - 5.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.607     4.257    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.379     4.636 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.662     5.298    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     5.755 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.755    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.855 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.855    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.955 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.955    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.217 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.217    ax_pwm_m0/period_cnt_reg[12]_i_1_n_4
    SLICE_X2Y153         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628     7.441    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078     7.519 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.488     9.007    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y153         FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism              0.222     9.229    
                         clock uncertainty           -0.035     9.193    
    SLICE_X2Y153         FDCE (Setup_fdce_C_D)        0.101     9.294    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  3.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.310%)  route 0.098ns (27.690%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.683     1.723    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.098     1.962    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         LUT2 (Prop_lut2_I0_O)        0.045     2.007 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     2.007    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.077 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.077    ax_pwm_m0/period_cnt_reg[0]_i_1_n_7
    SLICE_X2Y150         FDCE                                         r  ax_pwm_m0/period_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.960     2.088    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y150         FDCE                                         r  ax_pwm_m0/period_cnt_reg[0]/C
                         clock pessimism             -0.353     1.736    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.134     1.870    ax_pwm_m0/period_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.291ns (74.801%)  route 0.098ns (25.199%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.683     1.723    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.098     1.962    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         LUT2 (Prop_lut2_I0_O)        0.045     2.007 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     2.007    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.112 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.112    ax_pwm_m0/period_cnt_reg[0]_i_1_n_6
    SLICE_X2Y150         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.960     2.088    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y150         FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
                         clock pessimism             -0.353     1.736    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.134     1.870    ax_pwm_m0/period_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.270ns (66.212%)  route 0.138ns (33.789%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.683     1.723    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.138     2.002    ax_pwm_m0/duty_r[22]
    SLICE_X2Y151         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     2.131 r  ax_pwm_m0/period_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.131    ax_pwm_m0/period_cnt_reg[4]_i_1_n_6
    SLICE_X2Y151         FDCE                                         r  ax_pwm_m0/period_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.960     2.088    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y151         FDCE                                         r  ax_pwm_m0/period_cnt_reg[5]/C
                         clock pessimism             -0.350     1.739    
    SLICE_X2Y151         FDCE (Hold_fdce_C_D)         0.134     1.873    ax_pwm_m0/period_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.682     1.722    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y155         FDCE (Prop_fdce_C_Q)         0.164     1.886 r  ax_pwm_m0/period_cnt_reg[22]/Q
                         net (fo=3, routed)           0.123     2.008    ax_pwm_m0/period_cnt_reg[22]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.118 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.118    ax_pwm_m0/period_cnt_reg[20]_i_1_n_5
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.959     2.087    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y155         FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
                         clock pessimism             -0.366     1.722    
    SLICE_X2Y155         FDCE (Hold_fdce_C_D)         0.134     1.856    ax_pwm_m0/period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.682     1.722    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y153         FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDCE (Prop_fdce_C_Q)         0.164     1.886 r  ax_pwm_m0/period_cnt_reg[14]/Q
                         net (fo=3, routed)           0.124     2.009    ax_pwm_m0/period_cnt_reg[14]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.119 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.119    ax_pwm_m0/period_cnt_reg[12]_i_1_n_5
    SLICE_X2Y153         FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.959     2.087    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y153         FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/C
                         clock pessimism             -0.366     1.722    
    SLICE_X2Y153         FDCE (Hold_fdce_C_D)         0.134     1.856    ax_pwm_m0/period_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.682     1.722    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y154         FDCE (Prop_fdce_C_Q)         0.164     1.886 r  ax_pwm_m0/period_cnt_reg[18]/Q
                         net (fo=3, routed)           0.124     2.009    ax_pwm_m0/period_cnt_reg[18]
    SLICE_X2Y154         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.119 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.119    ax_pwm_m0/period_cnt_reg[16]_i_1_n_5
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.959     2.087    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y154         FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism             -0.366     1.722    
    SLICE_X2Y154         FDCE (Hold_fdce_C_D)         0.134     1.856    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.683     1.723    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y152         FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y152         FDCE (Prop_fdce_C_Q)         0.164     1.887 r  ax_pwm_m0/period_cnt_reg[10]/Q
                         net (fo=3, routed)           0.124     2.010    ax_pwm_m0/period_cnt_reg[10]
    SLICE_X2Y152         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.120 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.120    ax_pwm_m0/period_cnt_reg[8]_i_1_n_5
    SLICE_X2Y152         FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.960     2.088    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y152         FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
                         clock pessimism             -0.366     1.723    
    SLICE_X2Y152         FDCE (Hold_fdce_C_D)         0.134     1.857    ax_pwm_m0/period_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.683     1.723    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y151         FDCE                                         r  ax_pwm_m0/period_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y151         FDCE (Prop_fdce_C_Q)         0.164     1.887 r  ax_pwm_m0/period_cnt_reg[6]/Q
                         net (fo=3, routed)           0.124     2.011    ax_pwm_m0/period_cnt_reg[6]
    SLICE_X2Y151         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.121 r  ax_pwm_m0/period_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.121    ax_pwm_m0/period_cnt_reg[4]_i_1_n_5
    SLICE_X2Y151         FDCE                                         r  ax_pwm_m0/period_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.960     2.088    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y151         FDCE                                         r  ax_pwm_m0/period_cnt_reg[6]/C
                         clock pessimism             -0.366     1.723    
    SLICE_X2Y151         FDCE (Hold_fdce_C_D)         0.134     1.857    ax_pwm_m0/period_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.256ns (60.266%)  route 0.169ns (39.734%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.683     1.723    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.169     2.033    ax_pwm_m0/duty_r[22]
    SLICE_X2Y151         LUT2 (Prop_lut2_I0_O)        0.045     2.078 r  ax_pwm_m0/period_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     2.078    ax_pwm_m0/period_cnt[4]_i_2_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.148 r  ax_pwm_m0/period_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.148    ax_pwm_m0/period_cnt_reg[4]_i_1_n_7
    SLICE_X2Y151         FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.960     2.088    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y151         FDCE                                         r  ax_pwm_m0/period_cnt_reg[4]/C
                         clock pessimism             -0.350     1.739    
    SLICE_X2Y151         FDCE (Hold_fdce_C_D)         0.134     1.873    ax_pwm_m0/period_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.331ns (77.151%)  route 0.098ns (22.849%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.683     1.723    ax_pwm_m0/sys_clk_BUFG
    SLICE_X3Y150         FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y150         FDCE (Prop_fdce_C_Q)         0.141     1.864 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          0.098     1.962    ax_pwm_m0/duty_r[22]
    SLICE_X2Y150         LUT2 (Prop_lut2_I0_O)        0.045     2.007 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     2.007    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     2.152 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.152    ax_pwm_m0/period_cnt_reg[0]_i_1_n_5
    SLICE_X2Y150         FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.960     2.088    ax_pwm_m0/sys_clk_BUFG
    SLICE_X2Y150         FDCE                                         r  ax_pwm_m0/period_cnt_reg[2]/C
                         clock pessimism             -0.353     1.736    
    SLICE_X2Y150         FDCE (Hold_fdce_C_D)         0.134     1.870    ax_pwm_m0/period_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    sys_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X3Y150     ax_pwm_m0/duty_r_reg[22]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X2Y150     ax_pwm_m0/period_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X2Y152     ax_pwm_m0/period_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X2Y152     ax_pwm_m0/period_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X2Y153     ax_pwm_m0/period_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X2Y153     ax_pwm_m0/period_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X2Y153     ax_pwm_m0/period_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X2Y153     ax_pwm_m0/period_cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y153     ax_pwm_m0/period_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y153     ax_pwm_m0/period_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y153     ax_pwm_m0/period_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y153     ax_pwm_m0/period_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y154     ax_pwm_m0/period_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y154     ax_pwm_m0/period_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y154     ax_pwm_m0/period_cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y154     ax_pwm_m0/period_cnt_reg[19]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X3Y150     ax_pwm_m0/duty_r_reg[22]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X3Y150     ax_pwm_m0/duty_r_reg[22]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y150     ax_pwm_m0/period_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y150     ax_pwm_m0/period_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y152     ax_pwm_m0/period_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y152     ax_pwm_m0/period_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y152     ax_pwm_m0/period_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X2Y152     ax_pwm_m0/period_cnt_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       25.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.689ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.694ns (16.182%)  route 3.595ns (83.818%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 34.304 - 30.303 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     4.256    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.379     4.635 r  color_bar_m0/active_x_reg[9]/Q
                         net (fo=5, routed)           1.081     5.716    color_bar_m0/active_x[9]
    SLICE_X4Y151         LUT6 (Prop_lut6_I3_O)        0.105     5.821 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=1, routed)           0.683     6.504    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X3Y152         LUT5 (Prop_lut5_I4_O)        0.105     6.609 f  color_bar_m0/rgb_r_reg[7]_i_3/O
                         net (fo=1, routed)           0.658     7.267    color_bar_m0/rgb_r_reg[7]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I1_O)        0.105     7.372 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=24, routed)          1.173     8.544    color_bar_m0/rgb_r_reg0
    SLICE_X1Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.482    34.304    color_bar_m0/clk_out1
    SLICE_X1Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]/C
                         clock pessimism              0.205    34.509    
                         clock uncertainty           -0.108    34.401    
    SLICE_X1Y165         FDCE (Setup_fdce_C_CE)      -0.168    34.233    color_bar_m0/rgb_r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         34.233    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                 25.689    

Slack (MET) :             25.689ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.694ns (16.182%)  route 3.595ns (83.818%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 34.304 - 30.303 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     4.256    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.379     4.635 r  color_bar_m0/active_x_reg[9]/Q
                         net (fo=5, routed)           1.081     5.716    color_bar_m0/active_x[9]
    SLICE_X4Y151         LUT6 (Prop_lut6_I3_O)        0.105     5.821 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=1, routed)           0.683     6.504    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X3Y152         LUT5 (Prop_lut5_I4_O)        0.105     6.609 f  color_bar_m0/rgb_r_reg[7]_i_3/O
                         net (fo=1, routed)           0.658     7.267    color_bar_m0/rgb_r_reg[7]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I1_O)        0.105     7.372 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=24, routed)          1.173     8.544    color_bar_m0/rgb_r_reg0
    SLICE_X1Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.482    34.304    color_bar_m0/clk_out1
    SLICE_X1Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.205    34.509    
                         clock uncertainty           -0.108    34.401    
    SLICE_X1Y165         FDCE (Setup_fdce_C_CE)      -0.168    34.233    color_bar_m0/rgb_r_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         34.233    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                 25.689    

Slack (MET) :             25.689ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_2/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.694ns (16.182%)  route 3.595ns (83.818%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 34.304 - 30.303 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     4.256    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.379     4.635 r  color_bar_m0/active_x_reg[9]/Q
                         net (fo=5, routed)           1.081     5.716    color_bar_m0/active_x[9]
    SLICE_X4Y151         LUT6 (Prop_lut6_I3_O)        0.105     5.821 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=1, routed)           0.683     6.504    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X3Y152         LUT5 (Prop_lut5_I4_O)        0.105     6.609 f  color_bar_m0/rgb_r_reg[7]_i_3/O
                         net (fo=1, routed)           0.658     7.267    color_bar_m0/rgb_r_reg[7]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I1_O)        0.105     7.372 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=24, routed)          1.173     8.544    color_bar_m0/rgb_r_reg0
    SLICE_X1Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.482    34.304    color_bar_m0/clk_out1
    SLICE_X1Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.205    34.509    
                         clock uncertainty           -0.108    34.401    
    SLICE_X1Y165         FDCE (Setup_fdce_C_CE)      -0.168    34.233    color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         34.233    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                 25.689    

Slack (MET) :             25.689ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_3/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.694ns (16.182%)  route 3.595ns (83.818%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 34.304 - 30.303 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     4.256    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.379     4.635 r  color_bar_m0/active_x_reg[9]/Q
                         net (fo=5, routed)           1.081     5.716    color_bar_m0/active_x[9]
    SLICE_X4Y151         LUT6 (Prop_lut6_I3_O)        0.105     5.821 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=1, routed)           0.683     6.504    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X3Y152         LUT5 (Prop_lut5_I4_O)        0.105     6.609 f  color_bar_m0/rgb_r_reg[7]_i_3/O
                         net (fo=1, routed)           0.658     7.267    color_bar_m0/rgb_r_reg[7]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I1_O)        0.105     7.372 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=24, routed)          1.173     8.544    color_bar_m0/rgb_r_reg0
    SLICE_X1Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.482    34.304    color_bar_m0/clk_out1
    SLICE_X1Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.205    34.509    
                         clock uncertainty           -0.108    34.401    
    SLICE_X1Y165         FDCE (Setup_fdce_C_CE)      -0.168    34.233    color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         34.233    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                 25.689    

Slack (MET) :             25.831ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_4/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.694ns (16.739%)  route 3.452ns (83.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 34.304 - 30.303 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     4.256    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.379     4.635 r  color_bar_m0/active_x_reg[9]/Q
                         net (fo=5, routed)           1.081     5.716    color_bar_m0/active_x[9]
    SLICE_X4Y151         LUT6 (Prop_lut6_I3_O)        0.105     5.821 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=1, routed)           0.683     6.504    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X3Y152         LUT5 (Prop_lut5_I4_O)        0.105     6.609 f  color_bar_m0/rgb_r_reg[7]_i_3/O
                         net (fo=1, routed)           0.658     7.267    color_bar_m0/rgb_r_reg[7]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I1_O)        0.105     7.372 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=24, routed)          1.030     8.402    color_bar_m0/rgb_r_reg0
    SLICE_X0Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.482    34.304    color_bar_m0/clk_out1
    SLICE_X0Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_4/C
                         clock pessimism              0.205    34.509    
                         clock uncertainty           -0.108    34.401    
    SLICE_X0Y165         FDCE (Setup_fdce_C_CE)      -0.168    34.233    color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         34.233    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                 25.831    

Slack (MET) :             25.831ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_5/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.694ns (16.739%)  route 3.452ns (83.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 34.304 - 30.303 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     4.256    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.379     4.635 r  color_bar_m0/active_x_reg[9]/Q
                         net (fo=5, routed)           1.081     5.716    color_bar_m0/active_x[9]
    SLICE_X4Y151         LUT6 (Prop_lut6_I3_O)        0.105     5.821 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=1, routed)           0.683     6.504    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X3Y152         LUT5 (Prop_lut5_I4_O)        0.105     6.609 f  color_bar_m0/rgb_r_reg[7]_i_3/O
                         net (fo=1, routed)           0.658     7.267    color_bar_m0/rgb_r_reg[7]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I1_O)        0.105     7.372 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=24, routed)          1.030     8.402    color_bar_m0/rgb_r_reg0
    SLICE_X0Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.482    34.304    color_bar_m0/clk_out1
    SLICE_X0Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_5/C
                         clock pessimism              0.205    34.509    
                         clock uncertainty           -0.108    34.401    
    SLICE_X0Y165         FDCE (Setup_fdce_C_CE)      -0.168    34.233    color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         34.233    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                 25.831    

Slack (MET) :             25.831ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_6/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.694ns (16.739%)  route 3.452ns (83.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 34.304 - 30.303 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     4.256    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.379     4.635 r  color_bar_m0/active_x_reg[9]/Q
                         net (fo=5, routed)           1.081     5.716    color_bar_m0/active_x[9]
    SLICE_X4Y151         LUT6 (Prop_lut6_I3_O)        0.105     5.821 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=1, routed)           0.683     6.504    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X3Y152         LUT5 (Prop_lut5_I4_O)        0.105     6.609 f  color_bar_m0/rgb_r_reg[7]_i_3/O
                         net (fo=1, routed)           0.658     7.267    color_bar_m0/rgb_r_reg[7]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I1_O)        0.105     7.372 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=24, routed)          1.030     8.402    color_bar_m0/rgb_r_reg0
    SLICE_X0Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.482    34.304    color_bar_m0/clk_out1
    SLICE_X0Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_6/C
                         clock pessimism              0.205    34.509    
                         clock uncertainty           -0.108    34.401    
    SLICE_X0Y165         FDCE (Setup_fdce_C_CE)      -0.168    34.233    color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         34.233    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                 25.831    

Slack (MET) :             25.831ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_7/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.694ns (16.739%)  route 3.452ns (83.261%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.001ns = ( 34.304 - 30.303 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     4.256    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.379     4.635 r  color_bar_m0/active_x_reg[9]/Q
                         net (fo=5, routed)           1.081     5.716    color_bar_m0/active_x[9]
    SLICE_X4Y151         LUT6 (Prop_lut6_I3_O)        0.105     5.821 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=1, routed)           0.683     6.504    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X3Y152         LUT5 (Prop_lut5_I4_O)        0.105     6.609 f  color_bar_m0/rgb_r_reg[7]_i_3/O
                         net (fo=1, routed)           0.658     7.267    color_bar_m0/rgb_r_reg[7]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I1_O)        0.105     7.372 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=24, routed)          1.030     8.402    color_bar_m0/rgb_r_reg0
    SLICE_X0Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.482    34.304    color_bar_m0/clk_out1
    SLICE_X0Y165         FDCE                                         r  color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_7/C
                         clock pessimism              0.205    34.509    
                         clock uncertainty           -0.108    34.401    
    SLICE_X0Y165         FDCE (Setup_fdce_C_CE)      -0.168    34.233    color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         34.233    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                 25.831    

Slack (MET) :             25.873ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_g_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.694ns (17.851%)  route 3.194ns (82.149%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 34.155 - 30.303 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     4.256    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.379     4.635 r  color_bar_m0/active_x_reg[9]/Q
                         net (fo=5, routed)           1.081     5.716    color_bar_m0/active_x[9]
    SLICE_X4Y151         LUT6 (Prop_lut6_I3_O)        0.105     5.821 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=1, routed)           0.683     6.504    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X3Y152         LUT5 (Prop_lut5_I4_O)        0.105     6.609 f  color_bar_m0/rgb_r_reg[7]_i_3/O
                         net (fo=1, routed)           0.658     7.267    color_bar_m0/rgb_r_reg[7]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I1_O)        0.105     7.372 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=24, routed)          0.772     8.144    color_bar_m0/rgb_r_reg0
    SLICE_X0Y147         FDCE                                         r  color_bar_m0/rgb_g_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.333    34.155    color_bar_m0/clk_out1
    SLICE_X0Y147         FDCE                                         r  color_bar_m0/rgb_g_reg_reg[7]/C
                         clock pessimism              0.138    34.293    
                         clock uncertainty           -0.108    34.185    
    SLICE_X0Y147         FDCE (Setup_fdce_C_CE)      -0.168    34.017    color_bar_m0/rgb_g_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         34.017    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                 25.873    

Slack (MET) :             25.873ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_5/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.694ns (17.851%)  route 3.194ns (82.149%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 34.155 - 30.303 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.717     2.568    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.082     2.650 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.549     4.199    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.344     0.855 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     2.569    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.650 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.606     4.256    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDCE (Prop_fdce_C_Q)         0.379     4.635 r  color_bar_m0/active_x_reg[9]/Q
                         net (fo=5, routed)           1.081     5.716    color_bar_m0/active_x[9]
    SLICE_X4Y151         LUT6 (Prop_lut6_I3_O)        0.105     5.821 f  color_bar_m0/rgb_r_reg[7]_i_8/O
                         net (fo=1, routed)           0.683     6.504    color_bar_m0/rgb_r_reg[7]_i_8_n_0
    SLICE_X3Y152         LUT5 (Prop_lut5_I4_O)        0.105     6.609 f  color_bar_m0/rgb_r_reg[7]_i_3/O
                         net (fo=1, routed)           0.658     7.267    color_bar_m0/rgb_r_reg[7]_i_3_n_0
    SLICE_X1Y152         LUT6 (Prop_lut6_I1_O)        0.105     7.372 r  color_bar_m0/rgb_r_reg[7]_i_1/O
                         net (fo=24, routed)          0.772     8.144    color_bar_m0/rgb_r_reg0
    SLICE_X0Y147         FDCE                                         r  color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    R4                                                0.000    30.303 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    30.303    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813    31.116 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.628    32.744    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.078    32.822 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          1.439    34.261    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.149    31.112 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.633    32.745    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    32.822 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.333    34.155    color_bar_m0/clk_out1
    SLICE_X0Y147         FDCE                                         r  color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_5/C
                         clock pessimism              0.138    34.293    
                         clock uncertainty           -0.108    34.185    
    SLICE_X0Y147         FDCE (Setup_fdce_C_CE)      -0.168    34.017    color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         34.017    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                 25.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.528%)  route 0.161ns (46.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.681     1.721    color_bar_m0/clk_out1
    SLICE_X4Y155         FDCE                                         r  color_bar_m0/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.141     1.862 r  color_bar_m0/h_cnt_reg[11]/Q
                         net (fo=15, routed)          0.161     2.023    color_bar_m0/h_cnt_reg_n_0_[11]
    SLICE_X6Y154         LUT6 (Prop_lut6_I2_O)        0.045     2.068 r  color_bar_m0/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.068    color_bar_m0/h_cnt[8]
    SLICE_X6Y154         FDCE                                         r  color_bar_m0/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.958     2.086    color_bar_m0/clk_out1
    SLICE_X6Y154         FDCE                                         r  color_bar_m0/h_cnt_reg[8]/C
                         clock pessimism             -0.350     1.737    
    SLICE_X6Y154         FDCE (Hold_fdce_C_D)         0.121     1.858    color_bar_m0/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 color_bar_m0/vs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.984%)  route 0.171ns (51.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.682     1.722    color_bar_m0/clk_out1
    SLICE_X6Y152         FDCE                                         r  color_bar_m0/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDCE (Prop_fdce_C_Q)         0.164     1.886 r  color_bar_m0/vs_reg_reg/Q
                         net (fo=2, routed)           0.171     2.057    color_bar_m0/vs_reg_reg_n_0
    SLICE_X3Y153         FDCE                                         r  color_bar_m0/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.959     2.087    color_bar_m0/clk_out1
    SLICE_X3Y153         FDCE                                         r  color_bar_m0/vs_reg_d0_reg/C
                         clock pessimism             -0.327     1.761    
    SLICE_X3Y153         FDCE (Hold_fdce_C_D)         0.066     1.827    color_bar_m0/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 color_bar_m0/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.712%)  route 0.186ns (47.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.682     1.722    color_bar_m0/clk_out1
    SLICE_X6Y150         FDCE                                         r  color_bar_m0/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y150         FDCE (Prop_fdce_C_Q)         0.164     1.886 f  color_bar_m0/v_cnt_reg[0]/Q
                         net (fo=4, routed)           0.186     2.072    color_bar_m0/v_cnt_reg_n_0_[0]
    SLICE_X6Y150         LUT2 (Prop_lut2_I0_O)        0.043     2.115 r  color_bar_m0/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.115    color_bar_m0/v_cnt[0]_i_1_n_0
    SLICE_X6Y150         FDCE                                         r  color_bar_m0/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.959     2.087    color_bar_m0/clk_out1
    SLICE_X6Y150         FDCE                                         r  color_bar_m0/v_cnt_reg[0]/C
                         clock pessimism             -0.366     1.722    
    SLICE_X6Y150         FDCE (Hold_fdce_C_D)         0.133     1.855    color_bar_m0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/active_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.272ns (70.933%)  route 0.111ns (29.067%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.681     1.721    color_bar_m0/clk_out1
    SLICE_X6Y153         FDCE                                         r  color_bar_m0/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDCE (Prop_fdce_C_Q)         0.164     1.885 r  color_bar_m0/h_cnt_reg[4]/Q
                         net (fo=5, routed)           0.111     1.996    color_bar_m0/h_cnt_reg_n_0_[4]
    SLICE_X4Y152         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.104 r  color_bar_m0/active_x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.104    color_bar_m0/active_x0[4]
    SLICE_X4Y152         FDCE                                         r  color_bar_m0/active_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.959     2.087    color_bar_m0/clk_out1
    SLICE_X4Y152         FDCE                                         r  color_bar_m0/active_x_reg[4]/C
                         clock pessimism             -0.350     1.738    
    SLICE_X4Y152         FDCE (Hold_fdce_C_D)         0.105     1.843    color_bar_m0/active_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 color_bar_m0/h_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.682     1.722    color_bar_m0/clk_out1
    SLICE_X6Y152         FDCE                                         r  color_bar_m0/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDCE (Prop_fdce_C_Q)         0.164     1.886 r  color_bar_m0/h_active_reg/Q
                         net (fo=3, routed)           0.184     2.070    color_bar_m0/h_active_reg_n_0
    SLICE_X6Y152         LUT6 (Prop_lut6_I5_O)        0.045     2.115 r  color_bar_m0/h_active_i_1/O
                         net (fo=1, routed)           0.000     2.115    color_bar_m0/h_active_i_1_n_0
    SLICE_X6Y152         FDCE                                         r  color_bar_m0/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.959     2.087    color_bar_m0/clk_out1
    SLICE_X6Y152         FDCE                                         r  color_bar_m0/h_active_reg/C
                         clock pessimism             -0.366     1.722    
    SLICE_X6Y152         FDCE (Hold_fdce_C_D)         0.120     1.842    color_bar_m0/h_active_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.600%)  route 0.189ns (50.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.681     1.721    color_bar_m0/clk_out1
    SLICE_X4Y155         FDCE                                         r  color_bar_m0/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.141     1.862 r  color_bar_m0/h_cnt_reg[9]/Q
                         net (fo=16, routed)          0.189     2.051    color_bar_m0/h_cnt_reg_n_0_[9]
    SLICE_X4Y155         LUT6 (Prop_lut6_I4_O)        0.045     2.096 r  color_bar_m0/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.096    color_bar_m0/h_cnt[9]
    SLICE_X4Y155         FDCE                                         r  color_bar_m0/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.958     2.086    color_bar_m0/clk_out1
    SLICE_X4Y155         FDCE                                         r  color_bar_m0/h_cnt_reg[9]/C
                         clock pessimism             -0.366     1.721    
    SLICE_X4Y155         FDCE (Hold_fdce_C_D)         0.092     1.813    color_bar_m0/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/active_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.274ns (67.586%)  route 0.131ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.681     1.721    color_bar_m0/clk_out1
    SLICE_X6Y154         FDCE                                         r  color_bar_m0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.164     1.885 r  color_bar_m0/h_cnt_reg[6]/Q
                         net (fo=7, routed)           0.131     2.016    color_bar_m0/h_cnt_reg_n_0_[6]
    SLICE_X4Y153         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.126 r  color_bar_m0/active_x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.126    color_bar_m0/active_x0[6]
    SLICE_X4Y153         FDCE                                         r  color_bar_m0/active_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.958     2.086    color_bar_m0/clk_out1
    SLICE_X4Y153         FDCE                                         r  color_bar_m0/active_x_reg[6]/C
                         clock pessimism             -0.350     1.737    
    SLICE_X4Y153         FDCE (Hold_fdce_C_D)         0.105     1.842    color_bar_m0/active_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.711%)  route 0.249ns (57.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.681     1.721    color_bar_m0/clk_out1
    SLICE_X4Y155         FDCE                                         r  color_bar_m0/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.141     1.862 r  color_bar_m0/h_cnt_reg[11]/Q
                         net (fo=15, routed)          0.249     2.111    color_bar_m0/h_cnt_reg_n_0_[11]
    SLICE_X6Y154         LUT6 (Prop_lut6_I2_O)        0.045     2.156 r  color_bar_m0/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.156    color_bar_m0/h_cnt[5]
    SLICE_X6Y154         FDCE                                         r  color_bar_m0/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.958     2.086    color_bar_m0/clk_out1
    SLICE_X6Y154         FDCE                                         r  color_bar_m0/h_cnt_reg[5]/C
                         clock pessimism             -0.350     1.737    
    SLICE_X6Y154         FDCE (Hold_fdce_C_D)         0.120     1.857    color_bar_m0/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.427%)  route 0.206ns (52.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.681     1.721    color_bar_m0/clk_out1
    SLICE_X4Y155         FDCE                                         r  color_bar_m0/h_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.141     1.862 r  color_bar_m0/h_cnt_reg[11]/Q
                         net (fo=15, routed)          0.206     2.068    color_bar_m0/h_cnt_reg_n_0_[11]
    SLICE_X4Y155         LUT6 (Prop_lut6_I2_O)        0.045     2.113 r  color_bar_m0/h_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     2.113    color_bar_m0/h_cnt[10]
    SLICE_X4Y155         FDCE                                         r  color_bar_m0/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.958     2.086    color_bar_m0/clk_out1
    SLICE_X4Y155         FDCE                                         r  color_bar_m0/h_cnt_reg[10]/C
                         clock pessimism             -0.366     1.721    
    SLICE_X4Y155         FDCE (Hold_fdce_C_D)         0.091     1.812    color_bar_m0/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/active_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.256ns (60.250%)  route 0.169ns (39.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.644     1.013    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.040 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.622     1.662    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.366 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.014    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.040 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.681     1.721    color_bar_m0/clk_out1
    SLICE_X4Y155         FDCE                                         r  color_bar_m0/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDCE (Prop_fdce_C_Q)         0.141     1.862 f  color_bar_m0/h_cnt_reg[9]/Q
                         net (fo=16, routed)          0.169     2.031    color_bar_m0/h_cnt_reg_n_0_[9]
    SLICE_X4Y154         LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  color_bar_m0/active_x[11]_i_5/O
                         net (fo=1, routed)           0.000     2.076    color_bar_m0/active_x[11]_i_5_n_0
    SLICE_X4Y154         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.146 r  color_bar_m0/active_x_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.146    color_bar_m0/active_x0[9]
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.699     1.098    sys_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.128 r  sys_clk_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.024    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.399 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.099    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.958     2.086    color_bar_m0/clk_out1
    SLICE_X4Y154         FDCE                                         r  color_bar_m0/active_x_reg[9]/C
                         clock pessimism             -0.350     1.737    
    SLICE_X4Y154         FDCE (Hold_fdce_C_D)         0.105     1.842    color_bar_m0/active_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 15.152 }
Period(ns):         30.303
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         30.303      28.711     BUFGCTRL_X0Y0    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         30.303      29.054     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X3Y152     color_bar_m0/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y152     color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y152     color_bar_m0/active_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y152     color_bar_m0/active_x_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y153     color_bar_m0/active_x_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y153     color_bar_m0/active_x_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y153     color_bar_m0/active_x_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y153     color_bar_m0/active_x_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       30.303      183.057    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y152     color_bar_m0/active_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y152     color_bar_m0/active_x_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y152     color_bar_m0/active_x_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y152     color_bar_m0/h_active_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X0Y153     color_bar_m0/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X0Y153     color_bar_m0/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X0Y154     color_bar_m0/hs_reg_d0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X0Y154     color_bar_m0/hs_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y147     color_bar_m0/rgb_b_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y147     color_bar_m0/rgb_b_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X3Y152     color_bar_m0/active_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y152     color_bar_m0/active_x_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y152     color_bar_m0/active_x_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y152     color_bar_m0/active_x_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y153     color_bar_m0/active_x_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y153     color_bar_m0/active_x_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y153     color_bar_m0/active_x_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y153     color_bar_m0/active_x_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y154     color_bar_m0/active_x_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y152     color_bar_m0/h_active_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         25.000      23.408     BUFGCTRL_X0Y2    video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



