module testbench();

	logic a, b, z;
	
	and_gate compuerta(a,b,z);
	
	initial begin
	
	a = 0;
	b = 0;
	#40
	a = 0;
	b = 1;
	#40
	a = 1;
	b = 0;
	#40
	a = 1;
	b = 1;
	
	end
endmodule
