Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Aug 25 16:31:55 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file accQuant_utilization_hierarchical_synth.rpt
| Design       : accQuant
| Device       : 7z020clg400-1
| Design State : Synthesized
----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------+------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|        Instance        |            Module            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------+------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| accQuant               |                        (top) |      11614 |       8754 |    2860 |    0 | 5395 |      0 |     12 |           63 |
|   (accQuant)           |                        (top) |          0 |          0 |       0 |    0 |    4 |      0 |      0 |            0 |
|   clk_fourth           |           clock_divider_dens |          9 |          9 |       0 |    0 |   29 |      0 |      0 |            0 |
|   clk_second           |                clock_divider |         11 |         11 |       0 |    0 |   29 |      0 |      0 |            0 |
|   clk_third            |            clock_divider_max |          9 |          9 |       0 |    0 |   29 |      0 |      0 |            0 |
|   conv1                |                  convolution |        183 |        183 |       0 |    0 |  287 |      0 |      0 |           14 |
|     (conv1)            |                  convolution |        114 |        114 |       0 |    0 |  170 |      0 |      0 |            9 |
|     activation         |                       ReLu_3 |         24 |         24 |       0 |    0 |   45 |      0 |      0 |            0 |
|     quant              |                 quantization |         45 |         45 |       0 |    0 |   72 |      0 |      0 |            5 |
|   conv2                |  convolution__parameterized0 |        183 |        183 |       0 |    0 |  287 |      0 |      0 |           14 |
|     (conv2)            |  convolution__parameterized0 |        114 |        114 |       0 |    0 |  170 |      0 |      0 |            9 |
|     activation         |                       ReLu_2 |         24 |         24 |       0 |    0 |   45 |      0 |      0 |            0 |
|     quant              | quantization__parameterized0 |         45 |         45 |       0 |    0 |   72 |      0 |      0 |            5 |
|   conv3                |  convolution__parameterized1 |        181 |        181 |       0 |    0 |  287 |      0 |      0 |           14 |
|     (conv3)            |  convolution__parameterized1 |        112 |        112 |       0 |    0 |  170 |      0 |      0 |            9 |
|     activation         |                         ReLu |         24 |         24 |       0 |    0 |   45 |      0 |      0 |            0 |
|     quant              | quantization__parameterized1 |         45 |         45 |       0 |    0 |   72 |      0 |      0 |            5 |
|   image                |                 memory_image |       3613 |        753 |    2860 |    0 |    1 |      0 |      0 |            9 |
|   maxpooling_1         |                   maxpooling |         72 |         72 |       0 |    0 |   87 |      0 |      0 |            0 |
|   maxpooling_2         |                 maxpooling_0 |         72 |         72 |       0 |    0 |   86 |      0 |      0 |            0 |
|   maxpooling_3         |                 maxpooling_1 |         72 |         72 |       0 |    0 |   86 |      0 |      0 |            0 |
|   pos_memory_Max_count |       counterPositionRstlMax |       5925 |       5925 |       0 |    0 |   55 |      0 |      0 |            0 |
|   pos_memory_conv      |      counterPositionRstlConv |         17 |         17 |       0 |    0 |   11 |      0 |      0 |            0 |
|   positionConv         |     controlMemoryAddressConv |         56 |         56 |       0 |    0 |   30 |      0 |      0 |            0 |
|     counter_i          |              counter_row_max |         26 |         26 |       0 |    0 |   11 |      0 |      0 |            0 |
|     counter_j          |              counter_col_max |         30 |         30 |       0 |    0 |   19 |      0 |      0 |            0 |
|   positionImage        |      controlMemoryAddressImg |         64 |         64 |       0 |    0 |   23 |      0 |      0 |            0 |
|     (positionImage)    |      controlMemoryAddressImg |          2 |          2 |       0 |    0 |    1 |      0 |      0 |            0 |
|     counter_i          |                  counter_row |         32 |         32 |       0 |    0 |   11 |      0 |      0 |            0 |
|     counter_j          |                  counter_col |         30 |         30 |       0 |    0 |   11 |      0 |      0 |            0 |
|   save_data_1          |           memory_rstl_conv_1 |         16 |         16 |       0 |    0 |    0 |      0 |      4 |            4 |
|   save_data_2          |           memory_rstl_conv_2 |         16 |         16 |       0 |    0 |    0 |      0 |      4 |            4 |
|   save_data_3          |           memory_rstl_conv_3 |         16 |         16 |       0 |    0 |    0 |      0 |      4 |            4 |
|   save_max_1           |            memory_rstl_max_1 |       1099 |       1099 |       0 |    0 | 4064 |      0 |      0 |            0 |
+------------------------+------------------------------+------------+------------+---------+------+------+--------+--------+--------------+


