/*
 * Device Tree file for LX2160AQDS
 *
 * Copyright 2017-2019 NXP
 *
 * Wasim Khan <wasim.khan@nxp.com>
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This library is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This library is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

/dts-v1/;

#include "fsl-lx2160a.dtsi"

/ {
	model = "NXP Layerscape LX2160AQDS";
	compatible = "fsl,lx2160a-qds", "fsl,lx2160a";

	aliases {
		crypto = &crypto;
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
	};
	chosen {
		stdout-path = "serial0:115200n8";
	};
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&i2c0 {
	status = "okay";
	pca9547@77 {
		compatible = "nxp,pca9547";
		reg = <0x77>;
		#address-cells = <1>;
		#size-cells = <0>;

		i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x2>;

			ina220@40 {
				compatible = "ti,ina220";
				reg = <0x40>;
				shunt-resistor = <500>;
			};

			ina220@41 {
				compatible = "ti,ina220";
				reg = <0x41>;
				shunt-resistor = <1000>;
			};
		};

		i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x3>;

			sa56004@4c {
				compatible = "nxp,sa56004";
				reg = <0x4c>;
			};

			sa56004@4d {
				compatible = "nxp,sa56004";
				reg = <0x4d>;
			};

			rtc@51 {
				compatible = "nxp,pcf2129";
				reg = <0x51>;
			};
		};
	};
	fpga: fpga@66 {
		compatible = "fsl,lx2160aqds-fpga", "fsl,fpga-qixis-i2c";
		reg = <0x66>;
		#address-cells = <1>;
		#size-cells = <0>;
		mdio0_mux@54 {
			compatible = "mdio-mux-i2creg", "mdio-mux";
			mdio-parent-bus = <&emdio1>;
			reg = <0x54>;		 /* BRDCFG4 */
			mux-mask = <0xf8>;      /* EMI1_MDIO */

			#address-cells=<1>;
			#size-cells = <0>;

			mdio0_ioslot1@c0 {
				reg = <0xc0>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio0_ioslot2@c8 {
				reg = <0xc8>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio0_ioslot3@d0 {
				reg = <0xd0>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio0_ioslot4@d8 {
				reg = <0xd8>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio0_ioslot5@e0 {
				reg = <0xe0>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio0_ioslot6@e8 {
				reg = <0xe8>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio0_ioslot7@f0 {
				reg = <0xf0>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio0_ioslot8@f8 {
				reg = <0xf8>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio0_rgmii1@0 {
				reg = <0x00>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio0_rgmii2@40 {
				reg = <0x40>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
		};
		mdio1_mux@54 {
			compatible = "mdio-mux-i2creg", "mdio-mux";
			mdio-parent-bus = <&emdio1>;
			reg = <0x54>;		 /* BRDCFG4 */
			mux-mask = <0x07>;      /* EMI2_MDIO */

			#address-cells=<1>;
			#size-cells = <0>;

			mdio1_ioslot1@0 {
				reg = <0x00>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio1_ioslot2@1 {
				reg = <0x01>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio1_ioslot3@2 {
				reg = <0x02>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio1_ioslot4@3 {
				reg = <0x03>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio1_ioslot5@4 {
				reg = <0x04>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio1_ioslot6@5 {
				reg = <0x05>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio1_ioslot7@6 {
				reg = <0x06>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
			mdio1_ioslot8@7 {
				reg = <0x07>;
				#address-cells = <1>;
				#size-cells = <0>;

			};
		};
	};
};

&sata0 {
	status = "okay";
};

&sata1 {
	status = "okay";
};

&sata2 {
	status = "okay";
};

&sata3 {
	status = "okay";
};

&usb0 {
	status = "okay";
};

&usb1 {
	status = "okay";
};

&esdhc0 {
	status = "okay";
};

&esdhc1 {
	status = "okay";
};

&dspi0 {
	dflash0: n25q128a {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <1000000>;
	};
};

&dspi1 {
	dflash1: n25q128a {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <1000000>;
	};
};

&dspi2 {
	dflash2: n25q128a {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <1000000>;
	};
};

&fspi {
	status = "okay";
	nxp,fspi-has-second-chip;
	/*
	 * LX2 QDS has slave device, mt35xu512aba, connected at
	 * A0, A1 and B1 CS. No slave device connected at B0 CS.
	 */
	flash0: mt35xu512aba@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "micron,m25p80";
		m25p,fast-read;
		spi-max-frequency = <20000000>;
		reg = <0>;
		/* The following setting enables 1-1-8 (CMD-ADDR-DATA) mode */
		spi-rx-bus-width = <8>; /* 8 SPI Rx lines */
		spi-tx-bus-width = <1>; /* 1 SPI Tx line */
	};

	flash1: mt35xu512aba@1 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "micron,m25p80";
		m25p,fast-read;
		spi-max-frequency = <20000000>;
		reg = <1>;
		/* The following setting enables 1-1-8 (CMD-ADDR-DATA) mode */
		spi-rx-bus-width = <8>; /* 8 SPI Rx lines */
		spi-tx-bus-width = <1>; /* 1 SPI Tx line */
	};

	flash2: xxxxxxxx@2 {
		/* No slave device connected on B0 */
	};

	flash3: mt35xu512aba@3 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "micron,m25p80";
		m25p,fast-read;
		spi-max-frequency = <20000000>;
		reg = <3>;
		/* The following setting enables 1-1-8 (CMD-ADDR-DATA) mode */
		spi-rx-bus-width = <8>; /* 8 SPI Rx lines */
		spi-tx-bus-width = <1>; /* 1 SPI Tx line */
	};
};

&crypto {
	status = "okay";
};

&can0 {
	status = "okay";
};

&can1 {
	status = "okay";
};

&pcs_mdio3 {
	pcs_phy3: ethernet-phy@0 {
		backplane-mode = "10gbase-kr";
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0x0>;
		fsl,lane-handle = <&serdes1>;
		fsl,lane-reg = <0xF00 0x100>;/* lane H */
	};
};

&pcs_mdio4 {
	pcs_phy4: ethernet-phy@0 {
		backplane-mode = "10gbase-kr";
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0x0>;
		fsl,lane-handle = <&serdes1>;
		fsl,lane-reg = <0xE00 0x100>;/* lane G */
	};
};

/* Update DPMAC connections to backplane PHYs
 * &dpmac3 {
 * 	phy-handle = <&pcs_phy3>;
 * };
 *
 * &dpmac4 {
 * 	phy-handle = <&pcs_phy4>;
 * };
 */
