// Seed: 3193185292
module module_0;
  assign id_1 = 1;
  always_comb
    if (1) $display(id_1, 1);
    else if (1) #1 id_1 <= 1;
  wire id_2;
  reg id_3, id_4;
  assign id_1 = id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri0 id_0
);
  id_2 :
  assert property (@(posedge 1 ? id_2 : 1) 1) begin
    id_2 = 1;
  end
  assign id_0 = id_2;
  module_0();
endmodule
module module_2 (
    output tri   id_0,
    input  uwire id_1
);
  wire id_3;
  module_0();
endmodule
