Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Jul  7 14:26:55 2024
| Host         : uftrig01 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file apex_control_mgt_top_utilization_placed.rpt -pb apex_control_mgt_top_utilization_placed.pb
| Design       : apex_control_mgt_top
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 61077 |     0 |          0 |    117120 | 52.15 |
|   LUT as Logic             | 57318 |     0 |          0 |    117120 | 48.94 |
|   LUT as Memory            |  3759 |     0 |          0 |     57600 |  6.53 |
|     LUT as Distributed RAM |  1150 |     0 |            |           |       |
|     LUT as Shift Register  |  2609 |     0 |            |           |       |
| CLB Registers              | 91868 |     0 |          0 |    234240 | 39.22 |
|   Register as Flip Flop    | 91868 |     0 |          0 |    234240 | 39.22 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |  1431 |     0 |          0 |     14640 |  9.77 |
| F7 Muxes                   |  1019 |     0 |          0 |     58560 |  1.74 |
| F8 Muxes                   |   162 |     0 |          0 |     29280 |  0.55 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 691   |          Yes |           - |          Set |
| 1639  |          Yes |           - |        Reset |
| 3637  |          Yes |         Set |            - |
| 85901 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        | 13978 |     0 |          0 |     14640 | 95.48 |
|   CLBL                                     |  7137 |     0 |            |           |       |
|   CLBM                                     |  6841 |     0 |            |           |       |
| LUT as Logic                               | 57318 |     0 |          0 |    117120 | 48.94 |
|   using O5 output only                     |  2073 |       |            |           |       |
|   using O6 output only                     | 43173 |       |            |           |       |
|   using O5 and O6                          | 12072 |       |            |           |       |
| LUT as Memory                              |  3759 |     0 |          0 |     57600 |  6.53 |
|   LUT as Distributed RAM                   |  1150 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   186 |       |            |           |       |
|     using O5 and O6                        |   964 |       |            |           |       |
|   LUT as Shift Register                    |  2609 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1123 |       |            |           |       |
|     using O5 and O6                        |  1486 |       |            |           |       |
| CLB Registers                              | 91868 |     0 |          0 |    234240 | 39.22 |
|   Register driven from within the CLB      | 46257 |       |            |           |       |
|   Register driven from outside the CLB     | 45611 |       |            |           |       |
|     LUT in front of the register is unused | 31503 |       |            |           |       |
|     LUT in front of the register is used   | 14108 |       |            |           |       |
| Unique Control Sets                        |  4117 |       |          0 |     29280 | 14.06 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 142.5 |     0 |          0 |       144 | 98.96 |
|   RAMB36/FIFO*    |   135 |     0 |          0 |       144 | 93.75 |
|     RAMB36E2 only |   135 |       |            |           |       |
|   RAMB18          |    15 |     0 |          0 |       288 |  5.21 |
|     FIFO18E2 only |     1 |       |            |           |       |
|     RAMB18E2 only |    14 |       |            |           |       |
| URAM              |     2 |     0 |          0 |        64 |  3.13 |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   50 |    50 |          0 |       189 | 26.46 |
| HPIOB_M          |    5 |     5 |          0 |        58 |  8.62 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HPIOB_S          |    5 |     5 |          0 |        58 |  8.62 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HDIOB_M          |   20 |    20 |          0 |        35 | 57.14 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    8 |       |            |           |       |
|   BIDIR          |    8 |       |            |           |       |
| HDIOB_S          |   20 |    20 |          0 |        35 | 57.14 |
|   INPUT          |    7 |       |            |           |       |
|   OUTPUT         |    7 |       |            |           |       |
|   BIDIR          |    6 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   17 |     0 |          0 |       352 |  4.83 |
|   BUFGCE             |    7 |     0 |          0 |       112 |  6.25 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    7 |     0 |          0 |        96 |  7.29 |
|   BUFG_PS            |    3 |     0 |          0 |        96 |  3.13 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    3 |     3 |          0 |         4 |  75.00 |
| GTHE4_COMMON    |    1 |     0 |          0 |         1 | 100.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    1 |     1 |          0 |         1 | 100.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 85901 |            Register |
| LUT6          | 27648 |                 CLB |
| LUT3          | 10778 |                 CLB |
| LUT2          | 10739 |                 CLB |
| LUT5          |  9440 |                 CLB |
| LUT4          |  9149 |                 CLB |
| FDSE          |  3637 |            Register |
| SRL16E        |  2643 |                 CLB |
| RAMD32        |  1674 |                 CLB |
| FDCE          |  1639 |            Register |
| LUT1          |  1636 |                 CLB |
| SRLC32E       |  1444 |                 CLB |
| CARRY8        |  1431 |                 CLB |
| MUXF7         |  1019 |                 CLB |
| FDPE          |   691 |            Register |
| RAMS32        |   264 |                 CLB |
| RAMD64E       |   176 |                 CLB |
| MUXF8         |   162 |                 CLB |
| RAMB36E2      |   135 |            BLOCKRAM |
| INBUF         |    34 |                 I/O |
| IBUFCTRL      |    34 |              Others |
| OBUF          |    16 |                 I/O |
| OBUFT         |    15 |                 I/O |
| RAMB18E2      |    14 |            BLOCKRAM |
| SRLC16E       |     8 |                 CLB |
| BUFG_GT       |     7 |               Clock |
| BUFGCE        |     7 |               Clock |
| BUFG_GT_SYNC  |     4 |               Clock |
| GTHE4_CHANNEL |     3 |            Advanced |
| BUFG_PS       |     3 |               Clock |
| URAM288       |     2 |            BLOCKRAM |
| SYSMONE4      |     1 |            Advanced |
| PS8           |     1 |            Advanced |
| MMCME4_ADV    |     1 |               Clock |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_COMMON  |     1 |            Advanced |
| FIFO18E2      |     1 |            BLOCKRAM |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| xsdbm                              |    1 |
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xxv_ethernet_0_0          |    1 |
| design_1_xbar_5                    |    1 |
| design_1_xbar_4                    |    1 |
| design_1_xbar_3                    |    1 |
| design_1_util_vector_logic_1_3     |    1 |
| design_1_util_vector_logic_1_2     |    1 |
| design_1_util_vector_logic_1_1     |    1 |
| design_1_util_vector_logic_0_0     |    1 |
| design_1_util_reduced_logic_3_0    |    1 |
| design_1_util_reduced_logic_2_0    |    1 |
| design_1_util_reduced_logic_0_2    |    1 |
| design_1_util_reduced_logic_0_1    |    1 |
| design_1_util_reduced_logic_0_0    |    1 |
| design_1_tx_csum_0_1               |    1 |
| design_1_tdest_mapper_0_0          |    1 |
| design_1_tdest_align_0_0           |    1 |
| design_1_system_management_wiz_0_0 |    1 |
| design_1_system_ila_2_0            |    1 |
| design_1_system_ila_1_0            |    1 |
| design_1_system_ila_0_0            |    1 |
| design_1_s01_regslice_0            |    1 |
| design_1_s01_data_fifo_0           |    1 |
| design_1_s00_regslice_283          |    1 |
| design_1_s00_regslice_282          |    1 |
| design_1_s00_regslice_281          |    1 |
| design_1_s00_regslice_280          |    1 |
| design_1_s00_data_fifo_283         |    1 |
| design_1_s00_data_fifo_282         |    1 |
| design_1_s00_data_fifo_281         |    1 |
| design_1_s00_data_fifo_280         |    1 |
| design_1_reg_bank_0_0              |    1 |
| design_1_proc_sys_reset_1_0        |    1 |
| design_1_proc_sys_reset_0_3        |    1 |
| design_1_proc_sys_reset_0_2        |    1 |
| design_1_proc_sys_reset_0_0        |    1 |
| design_1_pok_alarm_0_0             |    1 |
| design_1_pkt_overflow_logic_0_0    |    1 |
| design_1_m03_regslice_0            |    1 |
| design_1_m02_regslice_0            |    1 |
| design_1_m01_regslice_0            |    1 |
| design_1_m00_regslice_0            |    1 |
| design_1_jtag_logic_0_1            |    1 |
| design_1_jtag_logic_0_0            |    1 |
| design_1_ipmb_watchdog_0_0         |    1 |
| design_1_ila_0_0                   |    1 |
| design_1_i2c_switch_dual_0_0       |    1 |
| design_1_i2c_master_0_4            |    1 |
| design_1_i2cSlave_1_0              |    1 |
| design_1_i2cSlave_0_0              |    1 |
| design_1_debug_bridge_1_0          |    1 |
| design_1_debug_bridge_0_0          |    1 |
| design_1_csum_rx_rss_0_0           |    1 |
| design_1_cntrl_strm_rd_0_0         |    1 |
| design_1_clk_wiz_0_0               |    1 |
| design_1_blk_mem_gen_0_0           |    1 |
| design_1_axisafety_2_1             |    1 |
| design_1_axisafety_2_0             |    1 |
| design_1_axisafety_1_0             |    1 |
| design_1_axis_jtag_0_0             |    1 |
| design_1_axis_data_fifo_5_0        |    1 |
| design_1_axis_data_fifo_4_0        |    1 |
| design_1_axis_data_fifo_3_0        |    1 |
| design_1_axis_data_fifo_2_0        |    1 |
| design_1_axis_data_fifo_1_0        |    1 |
| design_1_axis_data_fifo_0_0        |    1 |
| design_1_axi_mcdma_0_0             |    1 |
| design_1_axi_jtag_1_0              |    1 |
| design_1_axi_jtag_0_0              |    1 |
| design_1_axi_iic_3_1               |    1 |
| design_1_axi_iic_3_0               |    1 |
| design_1_axi_iic_2_0               |    1 |
| design_1_axi_iic_1_0               |    1 |
| design_1_axi_iic_0_0               |    1 |
| design_1_axi_gpio_1_0              |    1 |
| design_1_axi_gpio_0_1              |    1 |
| design_1_axi_gpio_0_0              |    1 |
| design_1_axi_dma_0_0               |    1 |
| design_1_axi_chip2chip_1_0         |    1 |
| design_1_axi_chip2chip_0_0         |    1 |
| design_1_axi_bram_ctrl_1_0         |    1 |
| design_1_axi_bram_ctrl_0_1         |    1 |
| design_1_axi_bram_ctrl_0_0         |    1 |
| design_1_auto_us_3                 |    1 |
| design_1_auto_us_2                 |    1 |
| design_1_auto_us_1                 |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_pc_9                 |    1 |
| design_1_auto_pc_8                 |    1 |
| design_1_auto_pc_7                 |    1 |
| design_1_auto_pc_6                 |    1 |
| design_1_auto_pc_5                 |    1 |
| design_1_auto_pc_4                 |    1 |
| design_1_auto_pc_3                 |    1 |
| design_1_auto_pc_2                 |    1 |
| design_1_auto_pc_11                |    1 |
| design_1_auto_pc_10                |    1 |
| design_1_auto_pc_1                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_ds_2                 |    1 |
| design_1_auto_ds_1                 |    1 |
| design_1_auto_ds_0                 |    1 |
| design_1_auto_cc_5                 |    1 |
| design_1_auto_cc_4                 |    1 |
| design_1_auto_cc_3                 |    1 |
| design_1_auto_cc_2                 |    1 |
| design_1_auto_cc_1                 |    1 |
| design_1_auto_cc_0                 |    1 |
| c2c_gth_7p8125g_vio_0              |    1 |
| c2c_gth_7p8125g                    |    1 |
| bd_c443_bsip_0                     |    1 |
| bd_c443_bs_switch_1_0              |    1 |
| bd_c443_axi_jtag_0                 |    1 |
| bd_0412_lut_buffer_0               |    1 |
+------------------------------------+------+


