/* (c) HighTec EDV-Systeme GmbH */

/* block "CCU62" of TriCore TC1791 (43 SFRs) */

#ifndef _HAVE_TRICORE_CCU62_ADDRESSES_H_
#define _HAVE_TRICORE_CCU62_ADDRESSES_H_

#define CCU62_MCFG_ADDR       0xF0003204     /* "Module Configuration Register" */
#define CCU62_ID_ADDR         0xF0003208     /* "Module Identification Register" */
#define CCU62_MOSEL_ADDR      0xF000320C     /* "CCU62 Module Output Select Register" */
#define CCU62_PISEL0_ADDR     0xF0003210     /* "Port Input Select Register 0" */
#define CCU62_PISEL2_ADDR     0xF0003214     /* "Port Input Select Register 2" */
#define CCU62_KSCFG_ADDR      0xF0003218     /* "Kernel State Configuration Register" */
#define CCU62_KSCSR_ADDR      0xF000321C     /* "Kernel State Control Sensitivity Register" */
#define CCU62_T12_ADDR        0xF0003220     /* "Timer T12 Counter Register" */
#define CCU62_T12PR_ADDR      0xF0003224     /* "Timer 12 Period Register" */
#define CCU62_T12DTC_ADDR     0xF0003228     /* "Dead-Time Control Register for Timer12" */
#define CCU62_CC60R_ADDR      0xF0003230     /* "Capture/Compare Register for Channel CC60" */
#define CCU62_CC61R_ADDR      0xF0003234     /* "Capture/Compare Register for Channel CC61" */
#define CCU62_CC62R_ADDR      0xF0003238     /* "Capture/Compare Register for Channel CC62" */
#define CCU62_CC60SR_ADDR     0xF0003240     /* "Capture/Compare Shadow Reg. for Channel CC60" */
#define CCU62_CC61SR_ADDR     0xF0003244     /* "Capture/Compare Shadow Reg. for Channel CC61" */
#define CCU62_CC62SR_ADDR     0xF0003248     /* "Capture/Compare Shadow Reg. for Channel CC62" */
#define CCU62_T13_ADDR        0xF0003250     /* "Timer T13 Counter Register" */
#define CCU62_T13PR_ADDR      0xF0003254     /* "Timer 13 Period Register" */
#define CCU62_CC63R_ADDR      0xF0003258     /* "Compare Register for T13" */
#define CCU62_CC63SR_ADDR     0xF000325C     /* "Compare Shadow Register for T13" */
#define CCU62_CMPSTAT_ADDR    0xF0003260     /* "Compare State Register" */
#define CCU62_CMPMODIF_ADDR   0xF0003264     /* "Compare State Modification Register" */
#define CCU62_T12MSEL_ADDR    0xF0003268     /* "T12 Mode Select Register" */
#define CCU62_TCTR0_ADDR      0xF0003270     /* "Timer Control Register 0" */
#define CCU62_TCTR2_ADDR      0xF0003274     /* "Timer Control Register 2" */
#define CCU62_TCTR4_ADDR      0xF0003278     /* "Timer Control Register 4" */
#define CCU62_MODCTR_ADDR     0xF0003280     /* "Modulation Control Register" */
#define CCU62_TRPCTR_ADDR     0xF0003284     /* "Trap Control Register" */
#define CCU62_PSLR_ADDR       0xF0003288     /* "Passive State Level Register" */
#define CCU62_MCMOUTS_ADDR    0xF000328C     /* "Multi-Channel Mode Output Shadow Register" */
#define CCU62_MCMOUT_ADDR     0xF0003290     /* "Multi-Channel Mode Output Register" */
#define CCU62_MCMCTR_ADDR     0xF0003294     /* "Multi-Channel Mode Control Register" */
#define CCU62_IMON_ADDR       0xF0003298     /* "Input Monitoring Register" */
#define CCU62_LI_ADDR         0xF000329C     /* "Lost Indicator Register" */
#define CCU62_IS_ADDR         0xF00032A0     /* "Interrupt Status Register" */
#define CCU62_ISS_ADDR        0xF00032A4     /* "Interrupt Status Set Register" */
#define CCU62_ISR_ADDR        0xF00032A8     /* "Interrupt Status Reset Register" */
#define CCU62_INP_ADDR        0xF00032AC     /* "Interrupt Node Pointer Register" */
#define CCU62_IEN_ADDR        0xF00032B0     /* "Interrupt Enable Register" */
#define CCU62_SRC3_ADDR       0xF00032F0     /* "CCU62 Service Request Control Register" */
#define CCU62_SRC2_ADDR       0xF00032F4     /* "CCU62 Service Request Control Register" */
#define CCU62_SRC1_ADDR       0xF00032F8     /* "CCU62 Service Request Control Register" */
#define CCU62_SRC0_ADDR       0xF00032FC     /* "CCU62 Service Request Control Register" */


#endif /* _HAVE_TRICORE_CCU62_ADDRESSES_H_ (block "CCU62") */


