# Hardware-Implementation-and-Optimization-of-64-Point-FFT
This project focuses on the hardware implementation flow of a 64-point Radix-2 DIT FFT. First, a fully parallel flash reference model is implemented to verify the correctness of the algorithm. Then, a streaming RTL design is completed based on Parhi’s folding and SDF theories. The design uses Q1.15 fixed-point format, integrating input bit reversal, six SDF stages, and a unified normalization strategy. A joint verification framework is built with SystemVerilog Testbench and Python/NumPy, supporting one-click simulation, log collection, and error statistics. Synthesis and implementation results on the Virtex-7 FPGA show that compared with the fully parallel scheme, the SDF architecture reduces LUT, register, DSP, and I/O resources by an average of 70%–98%, while maintaining a positive timing margin of 1.6 ns under a 100 MHz clock constraint. This proves that the folded FFT achieves both algorithmic equivalence and engineering feasibility, and can serve as a fundamental module for larger-scale or reconfigurable DSP systems.

本项目围绕 64 点 Radix-2 DIT FFT 的硬件化流程展开，先实现全并行 flash 参考模型以验证算法正确性，再依据 Parhi 折叠/SDF 理论完成串流版 RTL。设计在 Q1.15 定点下集成输入位反转、六级 SDF stage 以及统一归一化策略，并构建 SystemVerilog Testbench + Python/NumPy 联合验证链路，实现一键仿真、日志采集与误差统计。基于 Virtex-7 器件的综合/实现显示：SDF 结构在 LUT、寄存器、DSP、I/O 等指标上相较全并行方案平均下降 70%–98%，在 100 MHz 约束下仍保有 1.6 ns 正裕量，证明该折叠式 FFT 兼具算法等效性与工程可行性，可作为更大规模或可重构 DSP 模块的基础。
