
---------- Begin Simulation Statistics ----------
final_tick                                36353464000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 514989                       # Simulator instruction rate (inst/s)
host_mem_usage                                8603804                       # Number of bytes of host memory used
host_op_rate                                   961196                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.59                       # Real time elapsed on the host
host_tick_rate                             2674484070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      13065219                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036353                       # Number of seconds simulated
sim_ticks                                 36353464000                       # Number of ticks simulated
system.cpu.Branches                           1575317                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      13065219                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1699508                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           157                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      931680                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           144                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9064306                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           163                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         36353464                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   36353464                       # Number of busy cycles
system.cpu.num_cc_register_reads              7912194                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4333576                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1174881                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 112438                       # Number of float alu accesses
system.cpu.num_fp_insts                        112438                       # number of float instructions
system.cpu.num_fp_register_reads               179667                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               89396                       # number of times the floating registers were written
system.cpu.num_func_calls                      248740                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              12950107                       # Number of integer alu accesses
system.cpu.num_int_insts                     12950107                       # number of integer instructions
system.cpu.num_int_register_reads            25589716                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10441214                       # number of times the integer registers were written
system.cpu.num_load_insts                     1698268                       # Number of load instructions
system.cpu.num_mem_refs                       2629508                       # number of memory refs
system.cpu.num_store_insts                     931240                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 38192      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                  10309024     78.90%     79.20% # Class of executed instruction
system.cpu.op_class::IntMult                     1041      0.01%     79.20% # Class of executed instruction
system.cpu.op_class::IntDiv                       917      0.01%     79.21% # Class of executed instruction
system.cpu.op_class::FloatAdd                     428      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.21% # Class of executed instruction
system.cpu.op_class::SimdAlu                    39524      0.30%     79.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                      834      0.01%     79.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                    22396      0.17%     79.69% # Class of executed instruction
system.cpu.op_class::SimdMisc                   23178      0.18%     79.87% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 229      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.87% # Class of executed instruction
system.cpu.op_class::MemRead                  1676039     12.83%     92.70% # Class of executed instruction
system.cpu.op_class::MemWrite                  929309      7.11%     99.82% # Class of executed instruction
system.cpu.op_class::FloatMemRead               22229      0.17%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1931      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13065287                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       114160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        49945                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         228423                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            49945                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6477                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          231                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5031                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4469                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6477                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        27154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        27154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  27154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       715328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       715328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  715328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10946                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10946    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10946                       # Request fanout histogram
system.membus.reqLayer0.occupancy            17132000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           59056500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          8991893                       # number of demand (read+write) hits
system.icache.demand_hits::total              8991893                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         8991893                       # number of overall hits
system.icache.overall_hits::total             8991893                       # number of overall hits
system.icache.demand_misses::.cpu.inst          72413                       # number of demand (read+write) misses
system.icache.demand_misses::total              72413                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         72413                       # number of overall misses
system.icache.overall_misses::total             72413                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   7338547000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   7338547000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   7338547000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   7338547000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9064306                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9064306                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9064306                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9064306                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.007989                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.007989                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.007989                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.007989                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 101342.949470                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 101342.949470                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 101342.949470                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 101342.949470                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        72413                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         72413                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        72413                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        72413                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   7193721000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   7193721000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   7193721000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   7193721000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.007989                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.007989                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.007989                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.007989                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 99342.949470                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 99342.949470                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 99342.949470                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 99342.949470                       # average overall mshr miss latency
system.icache.replacements                      71901                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         8991893                       # number of ReadReq hits
system.icache.ReadReq_hits::total             8991893                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         72413                       # number of ReadReq misses
system.icache.ReadReq_misses::total             72413                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   7338547000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   7338547000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9064306                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9064306                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.007989                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.007989                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 101342.949470                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 101342.949470                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        72413                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        72413                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   7193721000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   7193721000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007989                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.007989                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99342.949470                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 99342.949470                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               499.349633                       # Cycle average of tags in use
system.icache.tags.total_refs                 9064306                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 72413                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                125.175120                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   499.349633                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.975292                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.975292                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9136719                       # Number of tag accesses
system.icache.tags.data_accesses              9136719                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          329984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          370560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              700544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       329984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         329984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        14784                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            14784                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             5156                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             5790                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                10946                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           231                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 231                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            9077099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           10193251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               19270351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       9077099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           9077099                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          406674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                406674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          406674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           9077099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          10193251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              19677024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      5156.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      5742.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.020018742500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                31362                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 187                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        10946                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         231                       # Number of write requests accepted
system.mem_ctrl.readBursts                      10946                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       231                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      48                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                844                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2351                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1222                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                659                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                560                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                376                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                516                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                442                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                440                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                399                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               631                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               344                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               345                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               554                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               539                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               676                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 78                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 65                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 17                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       19.44                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     144864000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    54490000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                349201500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      13292.71                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32042.71                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      4731                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      165                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  43.41                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 71.74                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  10946                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   231                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    10887                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         6199                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     114.547508                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     95.744556                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     87.378332                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          3673     59.25%     59.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2006     32.36%     91.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          330      5.32%     96.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          150      2.42%     99.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           21      0.34%     99.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      0.21%     99.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            5      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          6199                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      952.363636                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     395.731074                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1600.201629                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255              5     45.45%     45.45% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            2     18.18%     63.64% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            2     18.18%     81.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5376-5631            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                11    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  697472                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     3072                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    12672                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   700544                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 14784                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         19.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      19.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.15                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.15                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    36347340000                       # Total gap between requests
system.mem_ctrl.avgGap                     3251976.38                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       329984                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       367488                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        12672                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 9077099.227737966925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 10108747.821115478873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 348577.511072947527                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         5156                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         5790                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          231                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    162921250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    186280250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 581555543000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31598.38                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32172.75                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 2517556463.20                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     44.00                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              16343460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               8686755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             28045920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy               41760                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2869139520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        4420294710                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       10237377120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         17579929245                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         483.583332                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  26570608000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1213680000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   8569176000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              27924540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              14838450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             49765800                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              991800                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2869139520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        6711346440                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        8308070400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         17982076950                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         494.645488                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  21530892750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1213680000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  13608891250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           43980                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           27976                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               71956                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          43980                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          27976                       # number of overall hits
system.l2cache.overall_hits::total              71956                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         28433                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         13874                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             42307                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        28433                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        13874                       # number of overall misses
system.l2cache.overall_misses::total            42307                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   6052424000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   5012088000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  11064512000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   6052424000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   5012088000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  11064512000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        72413                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        41850                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          114263                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        72413                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        41850                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         114263                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.392650                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.331517                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.370260                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.392650                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.331517                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.370260                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 212866.176626                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 361257.604152                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 261529.108658                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 212866.176626                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 361257.604152                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 261529.108658                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           8851                       # number of writebacks
system.l2cache.writebacks::total                 8851                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        28433                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        13874                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        42307                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        28433                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        13874                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        42307                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   5483764000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   4734608000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  10218372000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   5483764000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   4734608000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  10218372000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.392650                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.331517                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.370260                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.392650                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.331517                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.370260                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 192866.176626                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 341257.604152                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 241529.108658                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 192866.176626                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 341257.604152                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 241529.108658                       # average overall mshr miss latency
system.l2cache.replacements                     53713                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        30538                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        30538                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        30538                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        30538                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        28336                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        28336                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          711                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             711                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          210                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           210                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data      3941000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total      3941000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          921                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          921                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.228013                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.228013                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 18766.666667                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 18766.666667                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          210                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          210                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     18021000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     18021000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.228013                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.228013                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 85814.285714                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 85814.285714                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         5159                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             5159                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5093                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5093                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   3298907000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   3298907000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        10252                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        10252                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.496781                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.496781                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 647733.555861                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 647733.555861                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5093                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5093                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   3197047000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3197047000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.496781                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.496781                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 627733.555861                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 627733.555861                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        43980                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        22817                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        66797                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        28433                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         8781                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        37214                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   6052424000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1713181000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   7765605000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        72413                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        31598                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       104011                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.392650                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.277897                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.357789                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 212866.176626                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 195100.899670                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 208674.289246                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        28433                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         8781                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        37214                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   5483764000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1537561000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   7021325000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.392650                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.277897                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.357789                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 192866.176626                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 175100.899670                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 188674.289246                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              996.970264                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 199909                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                54737                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.652173                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   176.631566                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   301.674972                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   518.663727                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.172492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.294604                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.506508                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.973604                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          736                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               283160                       # Number of tag accesses
system.l2cache.tags.data_accesses              283160                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            22322                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             7710                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                30032                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           22322                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            7710                       # number of overall hits
system.l3Dram.overall_hits::total               30032                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           6111                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           6163                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              12274                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          6111                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          6163                       # number of overall misses
system.l3Dram.overall_misses::total             12274                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   3748249000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   4049693000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total   7797942000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   3748249000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   4049693000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total   7797942000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        28433                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        13873                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            42306                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        28433                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        13873                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           42306                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.214926                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.444244                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.290124                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.214926                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.444244                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.290124                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 613360.988382                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 657097.679701                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 635321.981424                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 613360.988382                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 657097.679701                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 635321.981424                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            1565                       # number of writebacks
system.l3Dram.writebacks::total                  1565                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         6111                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         6163                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         12274                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         6111                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         6163                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        12274                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   3436588000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   3735380000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   7171968000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   3436588000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   3735380000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   7171968000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.214926                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.444244                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.290124                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.214926                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.444244                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.290124                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 562360.988382                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 606097.679701                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 584321.981424                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 562360.988382                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 606097.679701                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 584321.981424                       # average overall mshr miss latency
system.l3Dram.replacements                       9848                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         8851                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         8851                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         8851                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         8851                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         4702                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         4702                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          195                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              195                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           16                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             16                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          211                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          211                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.075829                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.075829                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           16                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           16                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      2896000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      2896000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.075829                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.075829                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data           590                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               590                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         4502                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            4502                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   3059901000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   3059901000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         5092                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          5092                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.884132                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.884132                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 679675.921813                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 679675.921813                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         4502                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         4502                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   2830299000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   2830299000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.884132                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.884132                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 628675.921813                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 628675.921813                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        22322                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         7120                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         29442                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         6111                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         1661                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         7772                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   3748249000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    989792000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   4738041000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        28433                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         8781                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        37214                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.214926                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.189158                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.208846                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 613360.988382                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 595901.264299                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 609629.567679                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         6111                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         1661                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         7772                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   3436588000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    905081000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   4341669000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.214926                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.189158                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.208846                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 562360.988382                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 544901.264299                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 558629.567679                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3121.887161                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   81296                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 13901                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  5.848212                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   263.079302                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   763.567827                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2095.240032                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.064228                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.186418                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.511533                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.762179                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4053                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1140                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         2768                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 99919                       # Number of tag accesses
system.l3Dram.tags.data_accesses                99919                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2588274                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2588274                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2588349                       # number of overall hits
system.dcache.overall_hits::total             2588349                       # number of overall hits
system.dcache.demand_misses::.cpu.data          42771                       # number of demand (read+write) misses
system.dcache.demand_misses::total              42771                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         42771                       # number of overall misses
system.dcache.overall_misses::total             42771                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   5865968000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   5865968000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   5865968000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   5865968000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2631045                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2631045                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2631120                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2631120                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.016256                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.016256                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.016256                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.016256                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 137148.254659                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 137148.254659                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 137148.254659                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 137148.254659                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           30538                       # number of writebacks
system.dcache.writebacks::total                 30538                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        42771                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         42771                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        42771                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        42771                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   5780426000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   5780426000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   5780426000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   5780426000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.016256                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.016256                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.016256                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.016256                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 135148.254659                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 135148.254659                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 135148.254659                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 135148.254659                       # average overall mshr miss latency
system.dcache.replacements                      41338                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1667835                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1667835                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         31598                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             31598                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   2362460000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   2362460000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1699433                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1699433                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.018593                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.018593                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 74766.124438                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 74766.124438                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        31598                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        31598                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   2299264000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   2299264000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018593                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.018593                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72766.124438                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 72766.124438                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         920439                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             920439                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        11173                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            11173                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   3503508000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   3503508000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       931612                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         931612                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.011993                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.011993                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 313569.139891                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 313569.139891                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data        11173                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        11173                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   3481162000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   3481162000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011993                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.011993                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 311569.139891                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 311569.139891                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data           75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               498.033854                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2631120                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 41850                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 62.870251                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   498.033854                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.972722                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.972722                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2672970                       # Number of tag accesses
system.dcache.tags.data_accesses              2672970                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          955                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          373                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           1328                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          955                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          373                       # number of overall hits
system.DynamicCache.overall_hits::total          1328                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         5156                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         5790                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        10946                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         5156                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         5790                       # number of overall misses
system.DynamicCache.overall_misses::total        10946                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   3000777000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   3372577000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   6373354000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   3000777000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   3372577000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   6373354000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         6111                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         6163                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        12274                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         6111                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         6163                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        12274                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.843724                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.939478                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.891804                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.843724                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.939478                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.891804                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 581997.090768                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 582483.074266                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 582254.156770                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 581997.090768                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 582483.074266                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 582254.156770                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks          231                       # number of writebacks
system.DynamicCache.writebacks::total             231                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         5156                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         5790                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        10946                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         5156                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         5790                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        10946                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   2330497000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   2619877000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   4950374000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   2330497000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   2619877000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   4950374000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.843724                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.939478                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.891804                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.843724                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.939478                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.891804                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 451997.090768                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 452483.074266                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 452254.156770                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 451997.090768                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 452483.074266                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 452254.156770                       # average overall mshr miss latency
system.DynamicCache.replacements                 8436                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         1565                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         1565                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         1565                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         1565                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         4959                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         4959                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           16                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           16                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data           16                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           16                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data           33                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total           33                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         4469                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         4469                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   2596407000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   2596407000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         4502                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         4502                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.992670                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.992670                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 580981.651376                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 580981.651376                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         4469                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         4469                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2015437000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2015437000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.992670                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.992670                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 450981.651376                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 450981.651376                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          955                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          340                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         1295                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         5156                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         1321                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         6477                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   3000777000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    776170000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   3776947000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         6111                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         1661                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         7772                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.843724                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.795304                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.833376                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 581997.090768                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 587562.452687                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 583132.159951                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         5156                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         1321                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         6477                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2330497000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    604440000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   2934937000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.843724                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.795304                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.833376                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 451997.090768                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 457562.452687                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 453132.159951                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3121.901655                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             15301                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           12489                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.225158                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   386.866158                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   682.247537                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  2052.787960                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.094450                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.166564                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.501169                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.762183                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4053                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1102                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         2819                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           32749                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          32749                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              104011                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         41185                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            142518                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               921                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              921                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              10252                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             10252                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         104011                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       126880                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       216727                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  343607                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      4632832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      4634432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  9267264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             70464                       # Total snoops (count)
system.l2bar.snoopTraffic                      681408                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             185648                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.269031                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.443457                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   135703     73.10%     73.10% # Request fanout histogram
system.l2bar.snoop_fanout::1                    49945     26.90%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               185648                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            289499000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           217239000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           126471000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36353464000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  36353464000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
