InceptionV4/Logits/Logits/biases CPU 1 1657 1658
InceptionV4/Logits/Logits/weights CPU 0 1688 1688
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1704 1704
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 1713 1714
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1719 1719
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 1724 1725
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7982 1730 9712
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 22252 9760 32012
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5636 32051 37687
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6715 37727 44442
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 10083 44479 54562
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5948 54597 60545
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7562 60580 68142
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9144 68179 77323
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 10866 32165 43031
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 38914 43031 81945
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57057 81975 139032
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 67541 82123 149664
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2693 149664 152357
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3122 152402 155524
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1549 155524 157073
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9543 157116 166659
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6032 157117 163149
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8450 163149 171599
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 20828 166685 187513
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25059 171637 196696
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28543 196714 225257
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24198 225279 249477
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4174 249629 253803
InceptionV4/InceptionV4/Mixed_4a/concat CPU 4660 253803 258463
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2294 258508 260802
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 6014 258508 264522
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65565 264522 330087
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3285 330259 333544
InceptionV4/InceptionV4/Mixed_5a/concat CPU 846 333544 334390
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3887 334429 338316
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8138 338346 346484
InceptionV4/InceptionV4/Mixed_5b/concat CPU 881 346527 347408
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3880 347431 351311
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3731 347430 351161
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4865 351161 356026
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8559 351334 359893
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7267 356049 363316
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5908 359916 365824
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8643 363334 371977
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6762 365841 372603
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8356 372631 380987
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2065 381029 383094
InceptionV4/InceptionV4/Mixed_5c/concat CPU 859 383094 383953
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3885 383998 387883
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3724 383998 387722
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4854 387722 392576
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8431 387908 396339
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6274 392606 398880
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5642 396356 401998
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8656 398894 407550
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6623 402015 408638
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8068 408667 416735
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2064 416779 418843
InceptionV4/InceptionV4/Mixed_5d/concat CPU 855 418843 419698
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3955 419745 423700
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3596 419747 423343
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4746 423343 428089
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8150 423720 431870
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6242 428121 434363
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5759 431886 437645
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8638 434421 443059
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6652 437664 444316
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8143 444345 452488
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2124 452523 454647
InceptionV4/InceptionV4/Mixed_5e/concat CPU 852 454647 455499
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1161 455547 456708
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 15201 456730 471931
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 32903 471955 504858
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3768 455547 459315
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 73343 459315 532658
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33952 504884 538836
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 2040 538869 540909
InceptionV4/InceptionV4/Mixed_6a/concat CPU 532 540909 541441
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2500 541484 543984
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8558 544008 552566
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3050 541599 544649
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8649 544649 553298
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13100 552585 565685
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13903 553327 567230
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16280 567246 583526
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18750 565702 584452
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19091 583564 602655
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26226 584468 610694
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21034 602675 623709
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20810 610711 631521
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1938 631557 633495
InceptionV4/InceptionV4/Mixed_6b/concat CPU 539 633495 634034
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2379 634079 636458
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8661 636482 645143
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3016 634194 637210
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8651 637210 645861
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12900 645163 658063
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13878 645889 659767
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16483 659782 676265
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18803 658078 676881
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18675 676282 694957
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26314 676899 703213
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21555 694970 716525
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20964 703231 724195
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1909 724225 726134
InceptionV4/InceptionV4/Mixed_6c/concat CPU 534 726134 726668
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2406 726713 729119
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8664 729141 737805
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2781 726827 729608
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8466 729608 738074
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12941 737828 750769
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13742 738100 751842
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17393 751860 769253
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18614 750784 769398
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18660 769269 787929
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26379 769414 795793
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21145 787951 809096
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20834 795811 816645
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1928 816680 818608
InceptionV4/InceptionV4/Mixed_6d/concat CPU 527 818608 819135
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2360 819179 821539
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8636 821563 830199
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2800 819293 822093
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8456 822093 830549
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13024 830221 843245
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13734 830572 844306
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16610 844324 860934
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18576 843262 861838
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19519 860951 880470
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26477 861903 888380
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21130 880489 901619
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20862 888396 909258
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 2252 909291 911543
InceptionV4/InceptionV4/Mixed_6e/concat CPU 534 911543 912077
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2535 912123 914658
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8748 914683 923431
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2895 912237 915132
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8620 915132 923752
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12944 923455 936399
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13808 923779 937587
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16444 937601 954045
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18627 936416 955043
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18657 954061 972718
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26190 955058 981248
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21542 972734 994276
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20875 981263 1002138
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 2259 1002172 1004431
InceptionV4/InceptionV4/Mixed_6f/concat CPU 531 1004431 1004962
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2408 1005006 1007414
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2818 1005120 1007938
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8583 1007938 1016521
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9111 1007438 1016549
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13022 1016563 1029585
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13744 1016546 1030290
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17392 1030306 1047698
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18707 1029601 1048308
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18512 1047715 1066227
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25875 1048328 1074203
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21175 1066241 1087416
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20881 1074222 1095103
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1922 1095135 1097057
InceptionV4/InceptionV4/Mixed_6g/concat CPU 530 1097057 1097587
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2410 1097632 1100042
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2815 1097747 1100562
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8431 1100562 1108993
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9235 1100064 1109299
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13350 1109316 1122666
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13976 1109041 1123017
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16500 1123035 1139535
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18464 1122683 1141147
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19470 1139546 1159016
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25904 1141165 1167069
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21006 1159036 1180042
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20565 1167088 1187653
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1935 1187694 1189629
InceptionV4/InceptionV4/Mixed_6h/concat CPU 534 1189629 1190163
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 887 1190207 1191094
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13030 1191116 1204146
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3419 1190206 1193625
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11799 1193625 1205424
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5386 1204180 1209566
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23687 1205452 1229139
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 29978 1229163 1259141
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 12040 1259157 1271197
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1730 1271389 1273119
InceptionV4/InceptionV4/Mixed_7a/concat CPU 175 1273119 1273294
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 788 1273330 1274118
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6556 1274133 1280689
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2237 1273333 1275570
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5205 1275570 1280775
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6430 1280802 1287232
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9719 1280706 1290425
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4851 1290444 1295295
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8125 1287247 1295372
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4782 1295316 1300098
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 48 1300115 1300163
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4798 1295384 1300182
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4793 1300197 1304990
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 872 1305003 1305875
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6565 1300170 1306735
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1760 1306767 1308527
InceptionV4/InceptionV4/Mixed_7b/concat CPU 181 1308527 1308708
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 785 1308744 1309529
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6641 1309542 1316183
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2229 1308745 1310974
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5583 1310974 1316557
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6505 1316603 1323108
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9873 1316212 1326085
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4834 1326106 1330940
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8297 1323122 1331419
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4777 1330954 1335731
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 42 1335746 1335788
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4771 1331432 1336203
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4780 1336220 1341000
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 879 1341016 1341895
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6543 1335797 1342340
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1764 1342382 1344146
InceptionV4/InceptionV4/Mixed_7c/concat CPU 182 1344146 1344328
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 788 1344365 1345153
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2233 1344366 1346599
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5080 1346599 1351679
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6549 1345170 1351719
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6328 1351708 1358036
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9835 1351732 1361567
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8228 1358052 1366280
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4925 1361588 1366513
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4847 1366293 1371140
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4730 1366530 1371260
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 51 1371283 1371334
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4661 1371156 1375817
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 750 1375829 1376579
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6495 1371341 1377836
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1720 1377856 1379576
InceptionV4/InceptionV4/Mixed_7d/concat CPU 182 1379576 1379758
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 213 1379785 1379998
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 17 1380008 1380025
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1380032 1380033
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1380040 1380040
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1380045 1380045
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1380052 1380054
InceptionV4/Logits/Logits/MatMul CPU 18675 1380060 1398735
InceptionV4/Logits/Logits/BiasAdd CPU 48 1398754 1398802
InceptionV4/Logits/Predictions CPU 23 1398810 1398833
InceptionV4/Logits/Logits/biases CPU 0 580 580
InceptionV4/Logits/Logits/weights CPU 0 601 601
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 619 620
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 632 632
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 638 638
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 645 645
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6988 656 7644
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 20747 7689 28436
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5711 28475 34186
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 7728 34215 41943
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 10255 41992 52247
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5912 52281 58193
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7576 58232 65808
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 4316 28593 32909
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 40402 32909 73311
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9154 65851 75005
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57038 73351 130389
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 61795 75024 136819
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2699 136819 139518
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3744 139566 143310
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1556 143310 144866
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9486 144909 154395
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4913 145025 149938
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8784 149938 158722
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 21013 154428 175441
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25410 158748 184158
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28612 184185 212797
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24531 212816 237347
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3859 237509 241368
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1805 241368 243173
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2279 243220 245499
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 5801 243334 249135
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65681 249135 314816
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3188 314983 318171
InceptionV4/InceptionV4/Mixed_5a/concat CPU 852 318171 319023
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3894 319068 322962
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8147 322995 331142
InceptionV4/InceptionV4/Mixed_5b/concat CPU 946 331176 332122
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3886 332145 336031
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3208 332261 335469
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4818 335469 340287
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8541 336055 344596
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7291 340309 347600
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5855 344623 350478
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8686 347627 356313
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6769 350497 357266
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8390 357295 365685
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2047 365724 367771
InceptionV4/InceptionV4/Mixed_5c/concat CPU 896 367771 368667
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3966 368719 372685
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3241 368837 372078
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4844 372078 376922
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8385 372712 381097
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6194 376954 383148
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5660 381118 386778
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8526 383163 391689
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6613 386801 393414
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8081 393445 401526
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2197 401563 403760
InceptionV4/InceptionV4/Mixed_5d/concat CPU 886 403760 404646
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3874 404697 408571
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3189 404815 408004
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 6794 408004 414798
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8210 408595 416805
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6316 414826 421142
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5718 416830 422548
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6786 422571 429357
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8831 421203 430034
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8463 429375 437838
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1944 437877 439821
InceptionV4/InceptionV4/Mixed_5e/concat CPU 902 439821 440723
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1336 440771 442107
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 15416 442131 457547
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 32963 457576 490539
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3933 440948 444881
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 73331 444881 518212
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33891 490563 524454
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1975 524487 526462
InceptionV4/InceptionV4/Mixed_6a/concat CPU 536 526462 526998
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2379 527045 529424
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8688 529451 538139
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3002 527164 530166
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8665 530166 538831
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13091 538165 551256
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14128 538854 552982
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16258 552996 569254
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18712 551275 569987
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19872 569284 589156
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26319 570004 596323
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21067 589170 610237
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 21032 596341 617373
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1732 617412 619144
InceptionV4/InceptionV4/Mixed_6b/concat CPU 532 619144 619676
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2464 619725 622189
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8656 622219 630875
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3079 619844 622923
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8580 622923 631503
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12982 630895 643877
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13870 631528 645398
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16478 645413 661891
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18841 643893 662734
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18671 661903 680574
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26188 662754 688942
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22319 680587 702906
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20968 688963 709931
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1743 709964 711707
InceptionV4/InceptionV4/Mixed_6c/concat CPU 597 711707 712304
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2424 712354 714778
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8614 714804 723418
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3062 712472 715534
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8641 715534 724175
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12974 723445 736419
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13876 724200 738076
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18596 736439 755035
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17575 738091 755666
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18377 755680 774057
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26338 755056 781394
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21263 774073 795336
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20904 781413 802317
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1797 802354 804151
InceptionV4/InceptionV4/Mixed_6d/concat CPU 558 804151 804709
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2408 804756 807164
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8701 807191 815892
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3278 804874 808152
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8511 808152 816663
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13066 815913 828979
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13807 816685 830492
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16632 830507 847139
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18663 829000 847663
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19760 847154 866914
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26491 847736 874227
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21186 866930 888116
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20985 874244 895229
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1794 895265 897059
InceptionV4/InceptionV4/Mixed_6e/concat CPU 527 897059 897586
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2423 897638 900061
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8685 900083 908768
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3137 897757 900894
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8637 900894 909531
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13030 908794 921824
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13566 909556 923122
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16296 923137 939433
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18664 921843 940507
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18748 939449 958197
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26325 940524 966849
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22453 958213 980666
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20860 966867 987727
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1798 987767 989565
InceptionV4/InceptionV4/Mixed_6f/concat CPU 532 989565 990097
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2526 990145 992671
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9037 992703 1001740
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3108 990264 993372
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8744 993372 1002116
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13062 1001760 1014822
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13836 1002140 1015976
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17557 1015992 1033549
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18731 1014840 1033571
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18348 1033567 1051915
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25922 1033593 1059515
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21302 1051943 1073245
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 21042 1059538 1080580
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1855 1080614 1082469
InceptionV4/InceptionV4/Mixed_6g/concat CPU 538 1082469 1083007
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2498 1083058 1085556
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3275 1083176 1086451
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8508 1086451 1094959
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9536 1085579 1095115
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13644 1095140 1108784
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14087 1095009 1109096
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16726 1109113 1125839
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18546 1108805 1127351
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19856 1125860 1145716
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25839 1127374 1153213
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21268 1145732 1167000
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20653 1153233 1173886
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1898 1173926 1175824
InceptionV4/InceptionV4/Mixed_6h/concat CPU 531 1175824 1176355
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 911 1176403 1177314
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13084 1177343 1190427
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3471 1176522 1179993
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12009 1179993 1192002
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5484 1190448 1195932
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23856 1192025 1215881
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 30126 1215916 1246042
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11675 1246062 1257737
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1145 1257891 1259036
InceptionV4/InceptionV4/Mixed_7a/concat CPU 211 1259036 1259247
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 791 1259284 1260075
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2131 1259405 1261536
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4947 1261536 1266483
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6595 1260096 1266691
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6460 1266508 1272968
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9962 1266710 1276672
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8429 1272985 1281414
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4808 1276692 1281500
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4791 1281514 1286305
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 52 1286343 1286395
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4880 1281426 1286306
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4925 1286407 1291332
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 971 1291344 1292315
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6589 1286404 1292993
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1770 1293024 1294794
InceptionV4/InceptionV4/Mixed_7b/concat CPU 180 1294794 1294974
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 783 1295016 1295799
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6629 1295815 1302444
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2184 1295133 1297317
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5829 1297317 1303146
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6571 1303175 1309746
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10177 1302478 1312655
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4814 1312696 1317510
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8412 1309761 1318173
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4795 1317527 1322322
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 44 1322339 1322383
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4863 1318187 1323050
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4800 1323062 1327862
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 871 1327874 1328745
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6510 1322394 1328904
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1334 1328937 1330271
InceptionV4/InceptionV4/Mixed_7c/concat CPU 178 1330271 1330449
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 848 1330487 1331335
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2295 1330607 1332902
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5061 1332902 1337963
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6668 1331360 1338028
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6289 1337990 1344279
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9966 1338044 1348010
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8164 1344294 1352458
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4923 1348036 1352959
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4831 1352472 1357303
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4761 1352976 1357737
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 49 1357753 1357802
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4783 1357315 1362098
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 886 1362112 1362998
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6605 1357810 1364415
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1670 1364437 1366107
InceptionV4/InceptionV4/Mixed_7d/concat CPU 181 1366107 1366288
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 212 1366317 1366529
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1366539 1366544
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1366551 1366551
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1366559 1366559
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1366565 1366565
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1366572 1366575
InceptionV4/Logits/Logits/MatMul CPU 14820 1366581 1381401
InceptionV4/Logits/Logits/BiasAdd CPU 32 1381420 1381452
InceptionV4/Logits/Predictions CPU 19 1381459 1381478
InceptionV4/Logits/Logits/biases CPU 1 536 537
InceptionV4/Logits/Logits/weights CPU 0 548 548
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 570 570
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 577 577
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 582 582
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 588 589
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7069 593 7662
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 20844 7707 28551
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5582 28591 34173
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 7711 34205 41916
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 10282 41958 52240
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5958 52273 58231
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7457 58273 65730
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 4300 28712 33012
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 40220 33012 73232
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8959 65774 74733
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57095 73262 130357
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 61708 74757 136465
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2721 136465 139186
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3530 139233 142763
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1589 142763 144352
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9554 144400 153954
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5062 144521 149583
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8608 149583 158191
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 20984 153985 174969
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25382 158221 183603
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28817 183624 212441
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24429 212461 236890
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4115 237042 241157
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1930 241157 243087
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2283 243136 245419
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 5942 243252 249194
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65536 249194 314730
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2854 314895 317749
InceptionV4/InceptionV4/Mixed_5a/concat CPU 911 317749 318660
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3868 318706 322574
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8190 322604 330794
InceptionV4/InceptionV4/Mixed_5b/concat CPU 941 330830 331771
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3898 331794 335692
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3728 331910 335638
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4833 335638 340471
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8520 335720 344240
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7220 340494 347714
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5971 344265 350236
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8572 347740 356312
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6823 350254 357077
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8317 357103 365420
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1921 365457 367378
InceptionV4/InceptionV4/Mixed_5c/concat CPU 863 367378 368241
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3933 368290 372223
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3951 368409 372360
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4825 372360 377185
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8422 372250 380672
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6177 377210 383387
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5749 380691 386440
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8551 383401 391952
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6632 386461 393093
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8101 393126 401227
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1962 401264 403226
InceptionV4/InceptionV4/Mixed_5d/concat CPU 846 403226 404072
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3976 404122 408098
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3812 404240 408052
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4814 408052 412866
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8270 408120 416390
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6213 412889 419102
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5684 416411 422095
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8562 419162 427724
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6768 422122 428890
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8214 428918 437132
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1898 437168 439066
InceptionV4/InceptionV4/Mixed_5e/concat CPU 885 439066 439951
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1205 440001 441206
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 15435 441232 456667
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 33084 456695 489779
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3864 440120 443984
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 74345 443984 518329
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33859 489808 523667
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 2027 523701 525728
InceptionV4/InceptionV4/Mixed_6a/concat CPU 572 525728 526300
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2441 526347 528788
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8681 528815 537496
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3176 526468 529644
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8648 529644 538292
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13055 537521 550576
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13859 538315 552174
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16511 552190 568701
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18829 550594 569423
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19527 568731 588258
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26229 569438 595667
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21083 588274 609357
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 21037 595684 616721
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 2256 616760 619016
InceptionV4/InceptionV4/Mixed_6b/concat CPU 561 619016 619577
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2399 619625 622024
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8714 622052 630766
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3049 619742 622791
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8764 622791 631555
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12985 630786 643771
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13847 631578 645425
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16506 645439 661945
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18830 643788 662618
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18616 661958 680574
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26260 662639 688899
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21713 680593 702306
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20842 688922 709764
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1813 709798 711611
InceptionV4/InceptionV4/Mixed_6c/concat CPU 540 711611 712151
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2396 712204 714600
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8607 714621 723228
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3071 712323 715394
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8643 715394 724037
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13077 723253 736330
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13863 724060 737923
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18533 736347 754880
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17582 737939 755521
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18411 755534 773945
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26460 754901 781361
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21210 773960 795170
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20961 781382 802343
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1829 802383 804212
InceptionV4/InceptionV4/Mixed_6d/concat CPU 529 804212 804741
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2553 804790 807343
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8650 807371 816021
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3153 804910 808063
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8478 808063 816541
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12947 816044 828991
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13901 816565 830466
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16644 830481 847125
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18662 829013 847675
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18374 847141 865515
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26463 847746 874209
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21153 865531 886684
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20843 874227 895070
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1807 895107 896914
InceptionV4/InceptionV4/Mixed_6e/concat CPU 530 896914 897444
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2401 897496 899897
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8772 899918 908690
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2994 897616 900610
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8646 900610 909256
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12900 908718 921618
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13790 909281 923071
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16547 923084 939631
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18655 921636 940291
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18619 939645 958264
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26214 940308 966522
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21790 958277 980067
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20945 966555 987500
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1760 987544 989304
InceptionV4/InceptionV4/Mixed_6f/concat CPU 531 989304 989835
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2404 989883 992287
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9098 992316 1001414
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3054 990002 993056
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8595 993056 1001651
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13088 1001434 1014522
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13909 1001680 1015589
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17020 1015604 1032624
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18730 1014539 1033269
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18296 1032637 1050933
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25994 1033292 1059286
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21201 1050951 1072152
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20793 1059308 1080101
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 2096 1080135 1082231
InceptionV4/InceptionV4/Mixed_6g/concat CPU 528 1082231 1082759
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2400 1082808 1085208
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9109 1085231 1094340
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3032 1082928 1085960
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8696 1085960 1094656
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13488 1094364 1107852
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14050 1094681 1108731
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16520 1108745 1125265
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18523 1107869 1126392
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18549 1125281 1143830
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25804 1126413 1152217
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21229 1143846 1165075
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20830 1152237 1173067
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1957 1173108 1175065
InceptionV4/InceptionV4/Mixed_6h/concat CPU 530 1175065 1175595
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 995 1175643 1176638
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13195 1176666 1189861
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3564 1175771 1179335
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12121 1179335 1191456
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5391 1189883 1195274
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23836 1191481 1215317
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 30231 1215338 1245569
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11612 1245590 1257202
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1734 1257338 1259072
InceptionV4/InceptionV4/Mixed_7a/concat CPU 174 1259072 1259246
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 787 1259297 1260084
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6709 1260105 1266814
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2332 1259407 1261739
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5386 1261739 1267125
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6586 1267147 1273733
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9857 1266840 1276697
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4801 1276717 1281518
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8382 1273745 1282127
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4853 1281533 1286386
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 42 1286406 1286448
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5034 1282138 1287172
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4884 1287185 1292069
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6558 1286455 1293013
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1017 1292080 1293097
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1782 1293129 1294911
InceptionV4/InceptionV4/Mixed_7b/concat CPU 181 1294911 1295092
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 847 1295133 1295980
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6647 1295998 1302645
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2428 1295252 1297680
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5734 1297680 1303414
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6354 1303440 1309794
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9918 1302673 1312591
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4905 1312613 1317518
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8393 1309808 1318201
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4731 1317534 1322265
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 46 1322280 1322326
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4941 1318212 1323153
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4767 1323166 1327933
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 875 1327944 1328819
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6593 1322336 1328929
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1347 1328965 1330312
InceptionV4/InceptionV4/Mixed_7c/concat CPU 177 1330312 1330489
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 784 1330526 1331310
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2208 1330646 1332854
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5061 1332854 1337915
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6617 1331330 1337947
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6606 1337941 1344547
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9888 1337962 1347850
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4912 1347873 1352785
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8398 1344561 1352959
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4839 1352799 1357638
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 47 1357663 1357710
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4848 1352971 1357819
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4788 1357865 1362653
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 945 1362665 1363610
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6494 1357717 1364211
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1865 1364231 1366096
InceptionV4/InceptionV4/Mixed_7d/concat CPU 179 1366096 1366275
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 207 1366305 1366512
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1366522 1366527
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1366534 1366534
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1366542 1366543
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1366547 1366548
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1366554 1366556
InceptionV4/Logits/Logits/MatMul CPU 14744 1366562 1381306
InceptionV4/Logits/Logits/BiasAdd CPU 33 1381325 1381358
InceptionV4/Logits/Predictions CPU 20 1381365 1381385
InceptionV4/Logits/Logits/biases CPU 2 439 441
InceptionV4/Logits/Logits/weights CPU 1 454 455
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 470 471
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 480 481
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 486 486
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 495 495
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7049 507 7556
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 20849 7602 28451
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5694 28490 34184
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 7763 34217 41980
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 10249 42020 52269
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5885 52304 58189
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7572 58230 65802
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 4383 28613 32996
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 40337 32996 73333
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8966 65846 74812
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 56941 73360 130301
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 62159 74833 136992
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2671 136992 139663
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3722 139712 143434
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1554 143434 144988
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9488 145037 154525
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5142 145157 150299
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8931 150299 159230
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 20973 154556 175529
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25314 159255 184569
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 29086 184590 213676
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24570 213694 238264
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3990 238402 242392
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1883 242392 244275
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2295 244325 246620
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 5917 244443 250360
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65628 250360 315988
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3438 316147 319585
InceptionV4/InceptionV4/Mixed_5a/concat CPU 847 319585 320432
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3893 320477 324370
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8195 324401 332596
InceptionV4/InceptionV4/Mixed_5b/concat CPU 938 332637 333575
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3870 333601 337471
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3205 333715 336920
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4857 336920 341777
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8565 337498 346063
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7259 341800 349059
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5864 346088 351952
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8684 349085 357769
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6714 351970 358684
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8406 358711 367117
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2148 367156 369304
InceptionV4/InceptionV4/Mixed_5c/concat CPU 859 369304 370163
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3946 370213 374159
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3243 370330 373573
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4823 373573 378396
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8375 374186 382561
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6261 378420 384681
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5642 382580 388222
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8641 384693 393334
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6581 388241 394822
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8091 394853 402944
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2133 402981 405114
InceptionV4/InceptionV4/Mixed_5d/concat CPU 848 405114 405962
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3862 406012 409874
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3225 406130 409355
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4811 409355 414166
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8242 409898 418140
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6249 414189 420438
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5799 418160 423959
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8638 420491 429129
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6615 423982 430597
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8212 430624 438836
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2090 438871 440961
InceptionV4/InceptionV4/Mixed_5e/concat CPU 958 440961 441919
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1301 441970 443271
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 15351 443299 458650
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 32920 458681 491601
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3996 442031 446027
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 73426 446027 519453
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33832 491626 525458
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 2070 525492 527562
InceptionV4/InceptionV4/Mixed_6a/concat CPU 529 527562 528091
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2393 528137 530530
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8691 530555 539246
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3136 528256 531392
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8476 531392 539868
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13062 539271 552333
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13803 539895 553698
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16385 553712 570097
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18756 552352 571108
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19766 570129 589895
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26334 571123 597457
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21034 589909 610943
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20888 597477 618365
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1875 618403 620278
InceptionV4/InceptionV4/Mixed_6b/concat CPU 533 620278 620811
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2471 620859 623330
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8695 623361 632056
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3242 620977 624219
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8477 624219 632696
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12975 632077 645052
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13838 632725 646563
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16593 646576 663169
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18793 645068 663861
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18677 663181 681858
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26223 663881 690104
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22145 681874 704019
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20933 690124 711057
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2019 711089 713108
InceptionV4/InceptionV4/Mixed_6c/concat CPU 529 713108 713637
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2484 713684 716168
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8601 716191 724792
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3111 713802 716913
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8589 716913 725502
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13003 724816 737819
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13842 725525 739367
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18643 737834 756477
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17367 739382 756749
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18562 756761 775323
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26338 756500 782838
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21210 775337 796547
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20887 782855 803742
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1843 803778 805621
InceptionV4/InceptionV4/Mixed_6d/concat CPU 555 805621 806176
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2389 806224 808613
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8647 808641 817288
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3149 806340 809489
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8585 809489 818074
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13014 817309 830323
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13812 818097 831909
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16602 831921 848523
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18634 830344 848978
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19477 848536 868013
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26504 849049 875553
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21189 868028 889217
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20782 875571 896353
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 2234 896393 898627
InceptionV4/InceptionV4/Mixed_6e/concat CPU 531 898627 899158
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2553 899211 901764
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8615 901787 910402
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3289 899331 902620
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8839 902620 911459
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12967 910427 923394
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13861 911485 925346
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16677 925358 942035
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18667 923411 942078
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18691 942048 960739
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26107 942093 968200
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22267 960755 983022
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 21011 968218 989229
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1989 989270 991259
InceptionV4/InceptionV4/Mixed_6f/concat CPU 591 991259 991850
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2478 991915 994393
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9236 994424 1003660
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3048 992129 995177
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8833 995177 1004010
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13047 1003682 1016729
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13970 1004035 1018005
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17367 1018022 1035389
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18747 1016746 1035493
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18597 1035403 1054000
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25859 1035517 1061376
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21389 1054015 1075404
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20979 1061399 1082378
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1955 1082411 1084366
InceptionV4/InceptionV4/Mixed_6g/concat CPU 565 1084366 1084931
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2374 1084980 1087354
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9277 1087376 1096653
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3350 1085098 1088448
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8848 1088448 1097296
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13396 1096677 1110073
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14183 1097321 1111504
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16613 1111520 1128133
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18514 1110088 1128602
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19772 1128148 1147920
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25884 1128621 1154505
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21270 1147937 1169207
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20827 1154525 1175352
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1988 1175392 1177380
InceptionV4/InceptionV4/Mixed_6h/concat CPU 532 1177380 1177912
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 930 1177960 1178890
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13143 1178917 1192060
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3491 1178079 1181570
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11999 1181570 1193569
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5407 1192080 1197487
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23833 1193592 1217425
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 30231 1217445 1247676
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 12254 1247697 1259951
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1745 1260086 1261831
InceptionV4/InceptionV4/Mixed_7a/concat CPU 177 1261831 1262008
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 787 1262047 1262834
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6621 1262853 1269474
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2327 1262169 1264496
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5339 1264496 1269835
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6597 1269873 1276470
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9956 1269496 1279452
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4880 1279472 1284352
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8429 1276484 1284913
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4817 1284369 1289186
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 43 1289204 1289247
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5003 1284925 1289928
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4900 1289940 1294840
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 866 1294852 1295718
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6665 1289254 1295919
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1768 1295952 1297720
InceptionV4/InceptionV4/Mixed_7b/concat CPU 181 1297720 1297901
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 795 1297940 1298735
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6629 1298749 1305378
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2352 1298131 1300483
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5706 1300483 1306189
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6618 1306215 1312833
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9919 1305406 1315325
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4855 1315346 1320201
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8660 1312848 1321508
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4818 1320219 1325037
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 49 1325055 1325104
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5013 1321521 1326534
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 5052 1326550 1331602
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6669 1325114 1331783
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 785 1331621 1332406
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1850 1332660 1334510
InceptionV4/InceptionV4/Mixed_7c/concat CPU 229 1334510 1334739
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 799 1334784 1335583
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2498 1334821 1337319
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5160 1337319 1342479
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7101 1335604 1342705
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6557 1342507 1349064
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10182 1342722 1352904
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8255 1349080 1357335
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4889 1352928 1357817
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4815 1357349 1362164
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4785 1357832 1362617
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 48 1362635 1362683
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4803 1362176 1366979
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 851 1366990 1367841
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6473 1362689 1369162
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1832 1369183 1371015
InceptionV4/InceptionV4/Mixed_7d/concat CPU 179 1371015 1371194
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 229 1371271 1371500
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 6 1371510 1371516
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1371522 1371522
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1371530 1371530
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1371535 1371535
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1371541 1371544
InceptionV4/Logits/Logits/MatMul CPU 14731 1371550 1386281
InceptionV4/Logits/Logits/BiasAdd CPU 32 1386299 1386331
InceptionV4/Logits/Predictions CPU 21 1386338 1386359
InceptionV4/Logits/Logits/biases CPU 0 443 443
InceptionV4/Logits/Logits/weights CPU 0 457 457
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 484 484
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 496 496
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 502 502
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 510 510
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7049 515 7564
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 20784 7609 28393
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5705 28435 34140
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 7751 34179 41930
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 10358 41972 52330
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5865 52358 58223
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7474 58261 65735
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 4393 28556 32949
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 40207 32949 73156
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8982 65777 74759
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 56989 73181 130170
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 61940 74782 136722
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2751 136722 139473
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3677 139519 143196
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1607 143196 144803
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9518 144851 154369
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5149 144972 150121
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8933 150121 159054
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 21090 154402 175492
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25269 159079 184348
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 29071 184367 213438
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24565 213457 238022
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4192 238161 242353
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1898 242353 244251
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2326 244298 246624
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 5969 244416 250385
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65619 250385 316004
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3481 316164 319645
InceptionV4/InceptionV4/Mixed_5a/concat CPU 852 319645 320497
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3941 320542 324483
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8158 324515 332673
InceptionV4/InceptionV4/Mixed_5b/concat CPU 949 332710 333659
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3887 333683 337570
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3196 333801 336997
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4837 336997 341834
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8532 337598 346130
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7244 341856 349100
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5971 346155 352126
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8694 349128 357822
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6750 352145 358895
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8397 358923 367320
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2131 367359 369490
InceptionV4/InceptionV4/Mixed_5c/concat CPU 850 369490 370340
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3941 370389 374330
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3223 370506 373729
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4821 373729 378550
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8376 374356 382732
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6235 378572 384807
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5640 382752 388392
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8615 384820 393435
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6579 388414 394993
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8074 395027 403101
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2109 403135 405244
InceptionV4/InceptionV4/Mixed_5d/concat CPU 852 405244 406096
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3881 406144 410025
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3225 406262 409487
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4832 409487 414319
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8241 410046 418287
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6268 414342 420610
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5737 418307 424044
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8608 420663 429271
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6608 424069 430677
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8253 430704 438957
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2077 438996 441073
InceptionV4/InceptionV4/Mixed_5e/concat CPU 965 441073 442038
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1360 442086 443446
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 15348 443475 458823
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 32967 458851 491818
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4097 442209 446306
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 73412 446306 519718
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33843 491844 525687
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 2173 525721 527894
InceptionV4/InceptionV4/Mixed_6a/concat CPU 529 527894 528423
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2391 528470 530861
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8679 530886 539565
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3225 528589 531814
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8758 531814 540572
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13112 539591 552703
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13973 540596 554569
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16376 554581 570957
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18730 552722 571452
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19839 570987 590826
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26267 571466 597733
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21020 590840 611860
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 21022 597751 618773
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1960 618812 620772
InceptionV4/InceptionV4/Mixed_6b/concat CPU 531 620772 621303
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2422 621350 623772
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8731 623803 632534
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3173 621468 624641
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8549 624641 633190
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12939 632554 645493
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14049 633215 647264
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16586 647278 663864
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18837 645509 664346
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18651 663878 682529
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26213 664368 690581
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22212 682542 704754
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20884 690601 711485
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2091 711517 713608
InceptionV4/InceptionV4/Mixed_6c/concat CPU 533 713608 714141
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2382 714189 716571
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8668 716593 725261
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3138 714307 717445
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8727 717445 726172
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12968 725286 738254
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13831 726194 740025
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18664 738270 756934
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17567 740039 757606
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18701 757619 776320
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26386 756959 783345
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21223 776333 797556
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20855 783364 804219
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1961 804255 806216
InceptionV4/InceptionV4/Mixed_6d/concat CPU 529 806216 806745
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2394 806793 809187
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8585 809215 817800
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3127 806911 810038
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8737 810038 818775
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13025 817820 830845
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13918 818798 832716
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16591 832730 849321
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18664 830867 849531
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19751 849333 869084
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26483 849607 876090
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21395 869099 890494
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20847 876107 896954
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1965 896991 898956
InceptionV4/InceptionV4/Mixed_6e/concat CPU 531 898956 899487
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2429 899538 901967
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8640 901990 910630
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3135 899657 902792
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8684 902792 911476
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13028 910660 923688
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13902 911504 925406
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16543 925420 941963
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18672 923708 942380
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18687 941981 960668
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26209 942396 968605
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22230 960685 982915
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20863 968622 989485
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1952 989528 991480
InceptionV4/InceptionV4/Mixed_6f/concat CPU 609 991480 992089
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2448 992135 994583
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9030 994614 1003644
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3538 992256 995794
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8750 995794 1004544
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13114 1003664 1016778
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13928 1004568 1018496
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18712 1016797 1035509
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17469 1018515 1035984
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18586 1035998 1054584
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25834 1035538 1061372
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21231 1054599 1075830
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20967 1061390 1082357
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1960 1082390 1084350
InceptionV4/InceptionV4/Mixed_6g/concat CPU 563 1084350 1084913
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2407 1084961 1087368
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9169 1087389 1096558
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3259 1085080 1088339
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8614 1088339 1096953
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13467 1096585 1110052
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14056 1096994 1111050
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16457 1111064 1127521
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18557 1110069 1128626
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19335 1127532 1146867
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25876 1128652 1154528
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21150 1146883 1168033
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20846 1154548 1175394
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1810 1175431 1177241
InceptionV4/InceptionV4/Mixed_6h/concat CPU 534 1177241 1177775
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 927 1177822 1178749
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13274 1178778 1192052
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3258 1177940 1181198
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11906 1181198 1193104
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5432 1192074 1197506
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23714 1193128 1216842
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 30060 1216863 1246923
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11612 1246946 1258558
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1707 1258692 1260399
InceptionV4/InceptionV4/Mixed_7a/concat CPU 179 1260399 1260578
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 795 1260615 1261410
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2037 1260736 1262773
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4975 1262773 1267748
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6648 1261428 1268076
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6254 1267771 1274025
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10063 1268101 1278164
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8264 1274041 1282305
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4902 1278186 1283088
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5225 1282321 1287546
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4887 1283105 1287992
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 48 1288015 1288063
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4582 1287561 1292143
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 391 1292158 1292549
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6565 1288071 1294636
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1634 1294674 1296308
InceptionV4/InceptionV4/Mixed_7b/concat CPU 181 1296308 1296489
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 788 1296530 1297318
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1968 1296650 1298618
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5080 1298618 1303698
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6708 1297332 1304040
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6291 1303724 1310015
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9924 1304066 1313990
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8113 1310029 1318142
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4801 1314034 1318835
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5118 1318156 1323274
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4801 1318850 1323651
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 49 1323668 1323717
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4943 1323306 1328249
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 967 1328261 1329228
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6511 1323727 1330238
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1778 1330271 1332049
InceptionV4/InceptionV4/Mixed_7c/concat CPU 178 1332049 1332227
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 793 1332264 1333057
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6666 1333076 1339742
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2380 1332385 1334765
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5402 1334765 1340167
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6687 1340188 1346875
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9952 1339760 1349712
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 5008 1349736 1354744
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8333 1346888 1355221
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4756 1354762 1359518
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 46 1359533 1359579
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4877 1355232 1360109
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4909 1360122 1365031
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 955 1365041 1365996
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6576 1359586 1366162
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1827 1366182 1368009
InceptionV4/InceptionV4/Mixed_7d/concat CPU 182 1368009 1368191
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 212 1368218 1368430
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1368440 1368445
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1368452 1368452
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1368460 1368460
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1368465 1368465
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1368472 1368474
InceptionV4/Logits/Logits/MatMul CPU 14880 1368480 1383360
InceptionV4/Logits/Logits/BiasAdd CPU 33 1383380 1383413
InceptionV4/Logits/Predictions CPU 21 1383420 1383441
InceptionV4/Logits/Logits/biases CPU 1 434 435
InceptionV4/Logits/Logits/weights CPU 0 453 453
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 470 470
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 478 479
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 484 484
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 494 494
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7010 507 7517
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 20802 7561 28363
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5612 28402 34014
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 7814 34051 41865
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 10354 41904 52258
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5923 52293 58216
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7483 58259 65742
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 4417 28523 32940
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 40316 32940 73256
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8895 65783 74678
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57071 73287 130358
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 62388 74699 137087
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2709 137087 139796
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3675 139846 143521
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1607 143521 145128
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9488 145174 154662
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5119 145296 150415
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8868 150415 159283
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 21108 154692 175800
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25652 159310 184962
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28586 184981 213567
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24645 213586 238231
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3946 238374 242320
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1879 242320 244199
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2370 244246 246616
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 6058 244363 250421
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65668 250421 316089
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3205 316252 319457
InceptionV4/InceptionV4/Mixed_5a/concat CPU 852 319457 320309
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3848 320354 324202
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8195 324233 332428
InceptionV4/InceptionV4/Mixed_5b/concat CPU 947 332463 333410
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 4012 333434 337446
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3726 333550 337276
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4867 337276 342143
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8600 337474 346074
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7212 342180 349392
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5892 346108 352000
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8631 349424 358055
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6863 352019 358882
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8450 358909 367359
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2099 367401 369500
InceptionV4/InceptionV4/Mixed_5c/concat CPU 856 369500 370356
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3877 370404 374281
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3785 370522 374307
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4845 374307 379152
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8396 374307 382703
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6290 379174 385464
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5727 382725 388452
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8532 385480 394012
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6701 388472 395173
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8024 395201 403225
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1940 403259 405199
InceptionV4/InceptionV4/Mixed_5d/concat CPU 885 405199 406084
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3962 406134 410096
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3710 406253 409963
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4798 409963 414761
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8227 410116 418343
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6256 414786 421042
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5717 418366 424083
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8600 421096 429696
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6671 424109 430780
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8241 430810 439051
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1886 439088 440974
InceptionV4/InceptionV4/Mixed_5e/concat CPU 848 440974 441822
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1200 441873 443073
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 15414 443101 458515
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 32884 458544 491428
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3842 441993 445835
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 73323 445835 519158
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33916 491452 525368
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1973 525403 527376
InceptionV4/InceptionV4/Mixed_6a/concat CPU 535 527376 527911
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2376 527960 530336
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8720 530363 539083
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2985 528079 531064
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8592 531064 539656
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13018 539107 552125
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13652 539680 553332
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16176 553347 569523
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18860 552143 571003
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19850 569564 589414
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26229 571020 597249
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20829 589435 610264
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 21326 597270 618596
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 2156 618646 620802
InceptionV4/InceptionV4/Mixed_6b/concat CPU 531 620802 621333
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2385 621385 623770
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8711 623798 632509
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2970 621505 624475
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8470 624475 632945
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13039 632531 645570
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13712 632988 646700
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16339 646717 663056
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18805 645588 664393
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18343 663071 681414
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26294 664415 690709
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20845 681426 702271
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20833 690731 711564
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1785 711597 713382
InceptionV4/InceptionV4/Mixed_6c/concat CPU 531 713382 713913
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2482 713960 716442
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8677 716467 725144
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2868 714079 716947
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8518 716947 725465
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13030 725168 738198
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13854 725488 739342
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18602 738214 756816
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17584 739356 756940
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18586 756952 775538
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26279 756841 783120
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21214 775553 796767
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20952 783138 804090
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 2115 804129 806244
InceptionV4/InceptionV4/Mixed_6d/concat CPU 607 806244 806851
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2724 806899 809623
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8626 809652 818278
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3370 807111 810481
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8518 810481 818999
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12981 818299 831280
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13895 819023 832918
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16641 832936 849577
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18734 831304 850038
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19797 849592 869389
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26469 850111 876580
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21232 869405 890637
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20895 876597 897492
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1951 897528 899479
InceptionV4/InceptionV4/Mixed_6e/concat CPU 563 899479 900042
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2444 900094 902538
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8712 902560 911272
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3061 900212 903273
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8680 903273 911953
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13028 911302 924330
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13883 911979 925862
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16620 925877 942497
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18676 924349 943025
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18668 942510 961178
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26240 943041 969281
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21712 961192 982904
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20985 969299 990284
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1957 990328 992285
InceptionV4/InceptionV4/Mixed_6f/concat CPU 527 992285 992812
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2479 992860 995339
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9049 995368 1004417
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3326 992979 996305
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8775 996305 1005080
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13193 1004435 1017628
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13827 1005103 1018930
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16751 1018944 1035695
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18678 1017644 1036322
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18601 1035709 1054310
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25858 1036348 1062206
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21202 1054324 1075526
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20844 1062225 1083069
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 2064 1083105 1085169
InceptionV4/InceptionV4/Mixed_6g/concat CPU 598 1085169 1085767
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2433 1085815 1088248
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9201 1088269 1097470
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2993 1085936 1088929
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8763 1088929 1097692
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13388 1097516 1110904
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14017 1097714 1111731
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16506 1111743 1128249
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18545 1110921 1129466
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19308 1128263 1147571
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25851 1129487 1155338
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21132 1147586 1168718
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20869 1155357 1176226
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1735 1176266 1178001
InceptionV4/InceptionV4/Mixed_6h/concat CPU 553 1178001 1178554
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 915 1178601 1179516
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13082 1179543 1192625
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3154 1178718 1181872
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11933 1181872 1193805
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5477 1192646 1198123
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23567 1193827 1217394
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 30052 1217414 1247466
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11638 1247488 1259126
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1504 1259322 1260826
InceptionV4/InceptionV4/Mixed_7a/concat CPU 176 1260826 1261002
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 796 1261037 1261833
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2137 1261158 1263295
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5089 1263295 1268384
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6637 1261852 1268489
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6307 1268409 1274716
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9873 1268506 1278379
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8212 1274733 1282945
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4783 1278403 1283186
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4898 1282959 1287857
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4854 1283205 1288059
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 55 1288082 1288137
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4679 1287878 1292557
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 355 1292585 1292940
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6547 1288144 1294691
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1588 1294724 1296312
InceptionV4/InceptionV4/Mixed_7b/concat CPU 180 1296312 1296492
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 786 1296532 1297318
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6628 1297332 1303960
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2257 1296652 1298909
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5467 1298909 1304376
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6309 1304399 1310708
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9883 1303982 1313865
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4852 1313887 1318739
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8369 1310745 1319114
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4739 1318755 1323494
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 47 1323509 1323556
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4911 1319126 1324037
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4686 1324050 1328736
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 843 1328747 1329590
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6661 1323566 1330227
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1554 1330261 1331815
InceptionV4/InceptionV4/Mixed_7c/concat CPU 180 1331815 1331995
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 786 1332032 1332818
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2176 1332152 1334328
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5083 1334328 1339411
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6695 1332837 1339532
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6294 1339436 1345730
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9867 1339548 1349415
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8107 1345743 1353850
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4846 1349439 1354285
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4798 1353862 1358660
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4803 1354300 1359103
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 52 1359124 1359176
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4703 1358672 1363375
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 824 1363387 1364211
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6500 1359183 1365683
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1625 1365705 1367330
InceptionV4/InceptionV4/Mixed_7d/concat CPU 220 1367330 1367550
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 213 1367580 1367793
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 6 1367803 1367809
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1367815 1367816
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1367823 1367823
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1367828 1367829
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1367835 1367838
InceptionV4/Logits/Logits/MatMul CPU 14843 1367844 1382687
InceptionV4/Logits/Logits/BiasAdd CPU 34 1382707 1382741
InceptionV4/Logits/Predictions CPU 19 1382748 1382767
InceptionV4/Logits/Logits/biases CPU 0 439 439
InceptionV4/Logits/Logits/weights CPU 1 450 451
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 472 472
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 481 481
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 486 486
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 493 493
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 6993 497 7490
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 20827 7535 28362
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5661 28404 34065
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 7751 34095 41846
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 10438 41891 52329
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5904 52367 58271
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7580 58308 65888
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 4483 28526 33009
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 40939 33009 73948
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9033 65934 74967
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 56596 73975 130571
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 61422 74988 136410
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2754 136410 139164
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3535 139210 142745
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1562 142745 144307
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9516 144355 153871
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4946 144477 149423
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8609 149423 158032
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 20997 153902 174899
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25210 158065 183275
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28667 183296 211963
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24332 211984 236316
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3841 236456 240297
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1887 240297 242184
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2276 242232 244508
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 5755 242348 248103
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65422 248103 313525
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3487 313684 317171
InceptionV4/InceptionV4/Mixed_5a/concat CPU 848 317171 318019
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3874 318063 321937
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8158 321969 330127
InceptionV4/InceptionV4/Mixed_5b/concat CPU 919 330162 331081
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3861 331105 334966
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3195 331221 334416
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4693 334416 339109
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8606 334992 343598
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7154 339132 346286
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5866 343622 349488
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8652 346315 354967
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6655 349508 356163
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8390 356193 364583
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2167 364625 366792
InceptionV4/InceptionV4/Mixed_5c/concat CPU 852 366792 367644
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3956 367692 371648
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3264 367809 371073
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4696 371073 375769
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8393 371675 380068
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6296 375792 382088
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5671 380087 385758
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8594 382101 390695
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6611 385780 392391
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8087 392423 400510
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2029 400544 402573
InceptionV4/InceptionV4/Mixed_5d/concat CPU 852 402573 403425
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3865 403475 407340
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3219 403592 406811
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4810 406811 411621
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8247 407362 415609
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6141 411648 417789
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5744 415629 421373
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8538 417841 426379
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6639 421397 428036
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8234 428064 436298
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1994 436335 438329
InceptionV4/InceptionV4/Mixed_5e/concat CPU 1021 438329 439350
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1422 439401 440823
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 15276 440852 456128
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 32948 456155 489103
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3809 439536 443345
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 73204 443345 516549
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33859 489127 522986
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1971 523022 524993
InceptionV4/InceptionV4/Mixed_6a/concat CPU 534 524993 525527
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2403 525577 527980
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8694 528007 536701
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2990 525697 528687
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8690 528687 537377
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13049 536726 549775
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13774 537401 551175
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16510 551189 567699
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18753 549794 568547
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19852 567728 587580
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26264 568562 594826
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20946 587594 608540
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20958 594843 615801
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1741 615839 617580
InceptionV4/InceptionV4/Mixed_6b/concat CPU 530 617580 618110
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2475 618158 620633
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8643 620667 629310
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3366 618277 621643
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8764 621643 630407
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12967 629330 642297
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13866 630430 644296
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16592 644310 660902
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18833 642314 661147
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18592 660914 679506
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26260 661170 687430
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22279 679532 701811
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20877 687451 708328
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1683 708360 710043
InceptionV4/InceptionV4/Mixed_6c/concat CPU 565 710043 710608
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2370 710656 713026
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8677 713049 721726
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3157 710774 713931
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8527 713931 722458
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12983 721750 734733
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13675 722480 736155
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16348 736167 752515
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18651 734749 753400
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18482 752528 771010
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26437 753422 779859
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21192 771027 792219
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20927 779878 800805
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1789 800842 802631
InceptionV4/InceptionV4/Mixed_6d/concat CPU 529 802631 803160
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2397 803207 805604
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8651 805631 814282
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2997 803326 806323
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8612 806323 814935
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13007 814303 827310
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13863 814956 828819
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16618 828834 845452
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18730 827331 846061
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19587 845470 865057
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26511 846138 872649
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21242 865072 886314
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20755 872666 893421
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1894 893458 895352
InceptionV4/InceptionV4/Mixed_6e/concat CPU 534 895352 895886
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2369 895938 898307
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8754 898329 907083
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3159 896057 899216
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8717 899216 907933
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13009 907111 920120
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13856 907956 921812
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16377 921828 938205
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18746 920138 938884
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18568 938219 956787
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26158 938901 965059
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22286 956801 979087
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20925 965078 986003
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1749 986044 987793
InceptionV4/InceptionV4/Mixed_6f/concat CPU 564 987793 988357
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2505 988405 990910
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9119 990943 1000062
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3344 988523 991867
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8773 991867 1000640
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13112 1000082 1013194
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13732 1000665 1014397
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17484 1014414 1031898
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18757 1013212 1031969
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18315 1031915 1050230
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25896 1031993 1057889
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21227 1050247 1071474
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20974 1057912 1078886
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1788 1078917 1080705
InceptionV4/InceptionV4/Mixed_6g/concat CPU 561 1080705 1081266
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2387 1081332 1083719
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9456 1083743 1093199
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3357 1081433 1084790
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8633 1084790 1093423
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13407 1093225 1106632
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14070 1093444 1107514
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16438 1107527 1123965
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18535 1106649 1125184
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19273 1123977 1143250
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25963 1125206 1151169
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21171 1143267 1164438
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20872 1151189 1172061
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1809 1172106 1173915
InceptionV4/InceptionV4/Mixed_6h/concat CPU 532 1173915 1174447
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 924 1174498 1175422
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13225 1175447 1188672
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3362 1174615 1177977
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11944 1177977 1189921
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5455 1188695 1194150
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23658 1189944 1213602
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 30084 1213620 1243704
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11666 1243723 1255389
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1138 1255526 1256664
InceptionV4/InceptionV4/Mixed_7a/concat CPU 196 1256664 1256860
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 791 1256896 1257687
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6626 1257707 1264333
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2168 1257017 1259185
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5237 1259185 1264422
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6215 1264440 1270655
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9789 1264355 1274144
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8235 1270674 1278909
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4840 1274165 1279005
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4871 1278921 1283792
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4815 1279020 1283835
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 47 1283855 1283902
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4683 1283805 1288488
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 887 1288500 1289387
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6635 1283908 1290543
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1598 1290576 1292174
InceptionV4/InceptionV4/Mixed_7b/concat CPU 183 1292174 1292357
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 788 1292398 1293186
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6662 1293201 1299863
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2248 1292517 1294765
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5471 1294765 1300236
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6471 1300258 1306729
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9952 1299907 1309859
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4804 1309882 1314686
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8372 1306747 1315119
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4785 1314701 1319486
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 47 1319502 1319549
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4901 1315130 1320031
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4683 1320046 1324729
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 745 1324740 1325485
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6588 1319558 1326146
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1551 1326179 1327730
InceptionV4/InceptionV4/Mixed_7c/concat CPU 179 1327730 1327909
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 789 1327946 1328735
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6669 1328754 1335423
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2248 1328066 1330314
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5205 1330314 1335519
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6220 1335539 1341759
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9935 1335446 1345381
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8215 1341777 1349992
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4942 1345406 1350348
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4808 1350005 1354813
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4766 1350366 1355132
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 55 1355153 1355208
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4733 1354825 1359558
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 656 1359570 1360226
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6542 1355215 1361757
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1586 1361778 1363364
InceptionV4/InceptionV4/Mixed_7d/concat CPU 182 1363364 1363546
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 214 1363573 1363787
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 6 1363797 1363803
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1363809 1363810
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1363817 1363818
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 1363822 1363823
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1363829 1363831
InceptionV4/Logits/Logits/MatMul CPU 14773 1363837 1378610
InceptionV4/Logits/Logits/BiasAdd CPU 33 1378628 1378661
InceptionV4/Logits/Predictions CPU 20 1378668 1378688
InceptionV4/Logits/Logits/biases CPU 1 437 438
InceptionV4/Logits/Logits/weights CPU 1 449 450
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 467 467
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 474 475
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 480 480
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 486 486
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7043 498 7541
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 20798 7586 28384
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5588 28422 34010
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 7778 34046 41824
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 10300 41866 52166
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5910 52200 58110
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7430 58155 65585
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 4202 28542 32744
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 40177 32744 72921
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9051 65625 74676
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 56353 72948 129301
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 61021 74696 135717
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2728 135717 138445
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3556 138492 142048
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1593 142048 143641
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9516 143690 153206
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4908 143814 148722
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8579 148722 157301
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 20983 153236 174219
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25362 157334 182696
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28825 182717 211542
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24324 211563 235887
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3581 236151 239732
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1903 239732 241635
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2297 241686 243983
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 5574 241803 247377
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65503 247377 312880
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3156 313103 316259
InceptionV4/InceptionV4/Mixed_5a/concat CPU 891 316259 317150
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3872 317193 321065
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8162 321096 329258
InceptionV4/InceptionV4/Mixed_5b/concat CPU 952 329293 330245
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3879 330269 334148
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3702 330384 334086
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4757 334086 338843
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8525 334174 342699
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7210 338865 346075
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5938 342725 348663
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8564 346104 354668
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6726 348683 355409
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8448 355436 363884
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1882 363923 365805
InceptionV4/InceptionV4/Mixed_5c/concat CPU 919 365805 366724
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3903 366802 370705
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3719 366898 370617
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4836 370617 375453
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8406 370730 379136
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6191 375477 381668
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5680 379157 384837
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8547 381680 390227
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6670 384856 391526
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8127 391560 399687
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1972 399723 401695
InceptionV4/InceptionV4/Mixed_5d/concat CPU 850 401695 402545
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3891 402595 406486
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3754 402712 406466
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4805 406466 411271
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8222 406508 414730
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6130 411293 417423
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5724 414751 420475
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8634 417489 426123
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6723 420498 427221
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8134 427245 435379
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1988 435415 437403
InceptionV4/InceptionV4/Mixed_5e/concat CPU 855 437403 438258
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1186 438311 439497
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 15330 439524 454854
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 33111 454883 487994
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3860 438430 442290
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 73268 442290 515558
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33868 488016 521884
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1986 521920 523906
InceptionV4/InceptionV4/Mixed_6a/concat CPU 528 523906 524434
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2473 524481 526954
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8595 526982 535577
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2990 524601 527591
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8603 527591 536194
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13128 535601 548729
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13792 536218 550010
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16497 550027 566524
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18732 548748 567480
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18719 566556 585275
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26176 567497 593673
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20867 585289 606156
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20881 593691 614572
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1873 614612 616485
InceptionV4/InceptionV4/Mixed_6b/concat CPU 570 616485 617055
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2437 617100 619537
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8725 619565 628290
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2916 617221 620137
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8580 620137 628717
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12989 628310 641299
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13891 628742 642633
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16507 642651 659158
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18838 641316 660154
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18729 659175 677904
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26200 660174 686374
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22066 677917 699983
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20984 686394 707378
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1891 707409 709300
InceptionV4/InceptionV4/Mixed_6c/concat CPU 531 709300 709831
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2400 709880 712280
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8722 712303 721025
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2794 709997 712791
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8510 712791 721301
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12965 721049 734014
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13736 721326 735062
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17419 735077 752496
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18560 734030 752590
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18673 752515 771188
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26359 752611 778970
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21180 771206 792386
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20887 778988 799875
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1913 799915 801828
InceptionV4/InceptionV4/Mixed_6d/concat CPU 534 801828 802362
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2403 802411 804814
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8752 804842 813594
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2841 802527 805368
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8456 805368 813824
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12943 813614 826557
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13751 813846 827597
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16548 827613 844161
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 19346 826576 845922
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19618 844174 863792
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 29402 846055 875457
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21148 863814 884962
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20662 875477 896139
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 2289 896174 898463
InceptionV4/InceptionV4/Mixed_6e/concat CPU 533 898463 898996
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2382 899048 901430
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8798 901453 910251
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2817 899168 901985
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8431 901985 910416
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12884 910279 923163
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13844 910438 924282
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16413 924296 940709
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18713 923182 941895
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18685 940723 959408
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26310 941912 968222
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21644 959424 981068
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20946 968241 989187
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1713 989229 990942
InceptionV4/InceptionV4/Mixed_6f/concat CPU 530 990942 991472
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2422 991519 993941
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9062 993969 1003031
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2999 991638 994637
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8711 994637 1003348
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13105 1003051 1016156
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13868 1003373 1017241
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16910 1017256 1034166
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18699 1016172 1034871
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18342 1034179 1052521
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25895 1034896 1060791
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21196 1052539 1073735
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20850 1060817 1081667
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1818 1081702 1083520
InceptionV4/InceptionV4/Mixed_6g/concat CPU 530 1083520 1084050
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2439 1084098 1086537
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9372 1086560 1095932
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3404 1084217 1087621
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8600 1087621 1096221
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13487 1095957 1109444
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13929 1096262 1110191
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16458 1110204 1126662
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18525 1109461 1127986
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19079 1126676 1145755
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25798 1128007 1153805
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20946 1145774 1166720
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20783 1153824 1174607
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1804 1174646 1176450
InceptionV4/InceptionV4/Mixed_6h/concat CPU 622 1176450 1177072
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 963 1177116 1178079
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13149 1178110 1191259
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3605 1177243 1180848
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 12025 1180848 1192873
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5394 1191280 1196674
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23795 1192909 1216704
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 30330 1216725 1247055
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11434 1247074 1258508
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1130 1258670 1259800
InceptionV4/InceptionV4/Mixed_7a/concat CPU 190 1259800 1259990
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 788 1260024 1260812
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6667 1260832 1267499
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2261 1260145 1262406
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5440 1262406 1267846
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6593 1267869 1274462
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9875 1267523 1277398
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4807 1277420 1282227
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8375 1274475 1282850
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4850 1282241 1287091
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 44 1287112 1287156
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4947 1282862 1287809
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4734 1287822 1292556
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 593 1292581 1293174
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6573 1287162 1293735
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1599 1293768 1295367
InceptionV4/InceptionV4/Mixed_7b/concat CPU 209 1295367 1295576
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 785 1295617 1296402
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6610 1296417 1303027
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2182 1295736 1297918
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 6156 1297918 1304074
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6349 1304098 1310447
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9882 1303056 1312938
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4933 1312961 1317894
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8093 1310463 1318556
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4773 1317931 1322704
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 46 1322718 1322764
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4776 1318569 1323345
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4919 1323360 1328279
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 966 1328291 1329257
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6609 1322773 1329382
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1754 1329415 1331169
InceptionV4/InceptionV4/Mixed_7c/concat CPU 180 1331169 1331349
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 787 1331386 1332173
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2179 1331506 1333685
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5070 1333685 1338755
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6669 1332190 1338859
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6296 1338775 1345071
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9971 1338874 1348845
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8193 1345082 1353275
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4915 1348869 1353784
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4825 1353288 1358113
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4796 1353800 1358596
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 48 1358615 1358663
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4706 1358125 1362831
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 831 1362842 1363673
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6458 1358670 1365128
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1588 1365148 1366736
InceptionV4/InceptionV4/Mixed_7d/concat CPU 255 1366736 1366991
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 200 1367022 1367222
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1367233 1367238
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1367245 1367245
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1367252 1367253
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1367258 1367258
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1367264 1367267
InceptionV4/Logits/Logits/MatMul CPU 14748 1367273 1382021
InceptionV4/Logits/Logits/BiasAdd CPU 31 1382040 1382071
InceptionV4/Logits/Predictions CPU 21 1382078 1382099
InceptionV4/Logits/Logits/biases CPU 0 442 442
InceptionV4/Logits/Logits/weights CPU 1 459 460
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 475 475
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 482 483
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 489 489
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 497 497
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7020 510 7530
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 20798 7574 28372
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5716 28412 34128
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 7697 34167 41864
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 10319 41905 52224
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5874 52252 58126
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7468 58163 65631
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 4216 28531 32747
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 40227 32747 72974
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8931 65672 74603
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 56299 73002 129301
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 61216 74625 135841
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2744 135841 138585
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3559 138634 142193
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1584 142193 143777
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9488 143824 153312
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4865 143946 148811
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 8803 148811 157614
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 20934 153343 174277
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25293 157639 182932
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28467 182953 211420
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24438 211526 235964
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3684 236099 239783
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1965 239783 241748
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2291 241794 244085
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 5725 241911 247636
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65422 247636 313058
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3376 313213 316589
InceptionV4/InceptionV4/Mixed_5a/concat CPU 854 316589 317443
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3850 317488 321338
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8169 321369 329538
InceptionV4/InceptionV4/Mixed_5b/concat CPU 889 329578 330467
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 4048 330491 334539
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4119 330606 334725
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4733 334725 339458
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8521 334569 343090
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7237 339482 346719
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5888 343114 349002
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8640 346750 355390
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6871 349019 355890
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8426 355917 364343
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1966 364382 366348
InceptionV4/InceptionV4/Mixed_5c/concat CPU 860 366348 367208
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3880 367257 371137
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3629 367373 371002
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4715 371002 375717
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8422 371164 379586
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6331 375746 382077
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5799 379605 385404
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8632 382105 390737
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6660 385424 392084
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8015 392112 400127
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2084 400164 402248
InceptionV4/InceptionV4/Mixed_5d/concat CPU 883 402248 403131
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3990 403182 407172
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3601 403299 406900
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4852 406900 411752
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8255 407200 415455
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6230 411789 418019
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5684 415474 421158
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8583 418076 426659
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6701 421180 427881
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8237 427908 436145
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2079 436180 438259
InceptionV4/InceptionV4/Mixed_5e/concat CPU 848 438259 439107
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1212 439157 440369
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 15430 440395 455825
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 32884 455853 488737
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4017 439276 443293
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 73344 443293 516637
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33859 488762 522621
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 2167 522655 524822
InceptionV4/InceptionV4/Mixed_6a/concat CPU 564 524822 525386
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2390 525434 527824
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8702 527852 536554
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3123 525552 528675
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8819 528675 537494
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12997 536578 549575
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13994 537516 551510
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16377 551523 567900
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18782 549594 568376
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19840 567928 587768
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26236 568390 594626
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21128 587783 608911
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20933 594642 615575
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1977 615616 617593
InceptionV4/InceptionV4/Mixed_6b/concat CPU 530 617593 618123
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2383 618170 620553
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8624 620582 629206
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3123 618288 621411
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8737 621411 630148
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13022 629227 642249
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13955 630171 644126
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16629 644139 660768
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18818 642267 661085
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18637 660780 679417
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26244 661106 687350
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 22280 679432 701712
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20866 687372 708238
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1952 708270 710222
InceptionV4/InceptionV4/Mixed_6c/concat CPU 558 710222 710780
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2485 710828 713313
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8687 713340 722027
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3293 710945 714238
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8525 714238 722763
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13071 722056 735127
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13634 722796 736430
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16432 736446 752878
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18719 735145 753864
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18898 752894 771792
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26364 753887 780251
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21017 771810 792827
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20945 780270 801215
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1866 801251 803117
InceptionV4/InceptionV4/Mixed_6d/concat CPU 563 803117 803680
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2379 803729 806108
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8702 806137 814839
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2944 803845 806789
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8295 806789 815084
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12968 814859 827827
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13612 815106 828718
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16375 828732 845107
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18599 827847 846446
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19721 845119 864840
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26406 846525 872931
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21072 864859 885931
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20652 872949 893601
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1811 893640 895451
InceptionV4/InceptionV4/Mixed_6e/concat CPU 554 895451 896005
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2397 896057 898454
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2786 896175 898961
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8367 898961 907328
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8870 898479 907349
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12874 907372 920246
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13591 907357 920948
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16304 920964 937268
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18707 920265 938972
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18454 937281 955735
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26269 938988 965257
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21588 955751 977339
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20911 965275 986186
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 2249 986230 988479
InceptionV4/InceptionV4/Mixed_6f/concat CPU 530 988479 989009
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2356 989058 991414
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2687 989179 991866
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8433 991866 1000299
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9045 991500 1000545
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13107 1000561 1013668
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13649 1000343 1013992
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16166 1014005 1030171
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18729 1013684 1032413
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18333 1030186 1048519
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25913 1032438 1058351
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21064 1048534 1069598
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20670 1058373 1079043
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1846 1079077 1080923
InceptionV4/InceptionV4/Mixed_6g/concat CPU 582 1080923 1081505
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2350 1081549 1083899
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2810 1081670 1084480
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8444 1084480 1092924
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9254 1083920 1093174
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13368 1093199 1106567
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13856 1092948 1106804
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16282 1106817 1123099
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18510 1106584 1125094
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19889 1123113 1143002
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25830 1125116 1150946
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20909 1143018 1163927
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20819 1150965 1171784
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1763 1171821 1173584
InceptionV4/InceptionV4/Mixed_6h/concat CPU 527 1173584 1174111
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 924 1174157 1175081
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13082 1175105 1188187
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3003 1174276 1177279
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11628 1177279 1188907
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5440 1188208 1193648
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23497 1188930 1212427
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 29918 1212447 1242365
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11602 1242382 1253984
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1468 1254150 1255618
InceptionV4/InceptionV4/Mixed_7a/concat CPU 175 1255618 1255793
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 790 1255830 1256620
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6587 1256641 1263228
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2144 1255952 1258096
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5212 1258096 1263308
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6528 1263327 1269855
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9913 1263247 1273160
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4762 1273181 1277943
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8340 1269873 1278213
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4861 1277976 1282837
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 46 1282860 1282906
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4958 1278224 1283182
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4639 1283196 1287835
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 604 1287847 1288451
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6552 1282912 1289464
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1761 1289498 1291259
InceptionV4/InceptionV4/Mixed_7b/concat CPU 222 1291259 1291481
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 789 1291517 1292306
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6611 1292323 1298934
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2259 1291678 1293937
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 6370 1293937 1300307
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6446 1300332 1306778
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9784 1298959 1308743
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4881 1308764 1313645
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8411 1306794 1315205
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4765 1313663 1318428
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 47 1318444 1318491
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4967 1315220 1320187
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4758 1320201 1324959
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6640 1318502 1325142
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 969 1324972 1325941
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1771 1326085 1327856
InceptionV4/InceptionV4/Mixed_7c/concat CPU 178 1327856 1328034
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 785 1328077 1328862
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6669 1328880 1335549
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2181 1328197 1330378
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5296 1330378 1335674
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6547 1335692 1342239
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9746 1335570 1345316
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4940 1345338 1350278
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8207 1342250 1350457
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4786 1350299 1355085
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 58 1355103 1355161
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5003 1350468 1355471
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4773 1355484 1360257
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 955 1360268 1361223
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6552 1355168 1361720
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1860 1361741 1363601
InceptionV4/InceptionV4/Mixed_7d/concat CPU 182 1363601 1363783
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 218 1363813 1364031
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1364041 1364046
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1364069 1364069
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1364077 1364077
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1364082 1364082
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1364089 1364092
InceptionV4/Logits/Logits/MatMul CPU 14850 1364097 1378947
InceptionV4/Logits/Logits/BiasAdd CPU 35 1378968 1379003
InceptionV4/Logits/Predictions CPU 20 1379010 1379030
InceptionV4/Logits/Logits/biases CPU 1 480 481
InceptionV4/Logits/Logits/weights CPU 0 496 496
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 520 521
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 528 528
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 534 534
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 540 540
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 7095 545 7640
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 20852 7687 28539
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5778 28584 34362
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 7776 34400 42176
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 10272 42212 52484
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5835 52511 58346
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 7537 58382 65919
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D/Convert Convert 4436 28710 33146
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D OpenCL 40131 33146 73277
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8998 65959 74957
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 57591 73306 130897
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool/Convert Convert 62785 74979 137764
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2918 137764 140682
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3713 140740 144453
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1556 144453 146009
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 9544 146062 155606
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5078 146181 151259
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 9030 151259 160289
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 21007 155640 176647
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 25302 160316 185618
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28617 185641 214258
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24543 214291 238834
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 4212 238988 243200
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1871 243200 245071
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2290 245120 247410
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 5919 245238 251157
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 65468 251157 316625
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3334 316794 320128
InceptionV4/InceptionV4/Mixed_5a/concat CPU 868 320128 320996
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3848 321041 324889
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8210 324921 333131
InceptionV4/InceptionV4/Mixed_5b/concat CPU 949 333165 334114
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3838 334137 337975
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3210 334253 337463
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4728 337463 342191
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8632 338000 346632
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7232 342217 349449
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5911 346660 352571
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8636 349482 358118
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6735 352590 359325
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8322 359351 367673
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2204 367709 369913
InceptionV4/InceptionV4/Mixed_5c/concat CPU 862 369913 370775
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3867 370824 374691
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3188 370943 374131
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4697 374131 378828
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8425 374715 383140
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6324 378854 385178
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5639 383159 388798
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8662 385193 393855
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6691 388818 395509
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8082 395542 403624
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2065 403656 405721
InceptionV4/InceptionV4/Mixed_5d/concat CPU 849 405721 406570
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3919 406620 410539
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3230 406739 409969
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4827 409969 414796
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8202 410562 418764
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6134 414823 420957
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5717 418782 424499
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 8788 421012 429800
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 6710 424521 431231
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 8227 431257 439484
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2143 439520 441663
InceptionV4/InceptionV4/Mixed_5e/concat CPU 850 441663 442513
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1214 442565 443779
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 15428 443807 459235
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 33150 459264 492414
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3917 442685 446602
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 74479 446602 521081
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 33887 492439 526326
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 2121 526359 528480
InceptionV4/InceptionV4/Mixed_6a/concat CPU 530 528480 529010
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2453 529056 531509
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8686 531540 540226
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3254 529184 532438
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8529 532438 540967
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13093 540251 553344
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13724 540990 554714
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16443 554728 571171
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18749 553362 572111
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19966 571202 591168
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26254 572130 598384
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20986 591183 612169
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20936 598401 619337
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 2015 619373 621388
InceptionV4/InceptionV4/Mixed_6b/concat CPU 565 621388 621953
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2374 622001 624375
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8824 624403 633227
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2769 622120 624889
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8864 624889 633753
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12975 633249 646224
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13867 633776 647643
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16683 647656 664339
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18812 646241 665053
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18667 664350 683017
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26257 665075 691332
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21577 683032 704609
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20881 691353 712234
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2049 712268 714317
InceptionV4/InceptionV4/Mixed_6c/concat CPU 533 714317 714850
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2405 714896 717301
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8698 717322 726020
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2888 715015 717903
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8579 717903 726482
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12979 726044 739023
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13869 726507 740376
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16816 740391 757207
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18578 739040 757618
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18761 757221 775982
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26378 757638 784016
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21381 776006 797387
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20871 784037 804908
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1977 804944 806921
InceptionV4/InceptionV4/Mixed_6d/concat CPU 533 806921 807454
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2521 807501 810022
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8582 810051 818633
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3308 807619 810927
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8663 810927 819590
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13033 818653 831686
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13882 819613 833495
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16633 833509 850142
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18661 831709 850370
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19101 850156 869257
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26526 850439 876965
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21297 869282 890579
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20831 877007 897838
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 2003 897874 899877
InceptionV4/InceptionV4/Mixed_6e/concat CPU 557 899877 900434
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2379 900486 902865
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 8695 902888 911583
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3258 900604 903862
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8640 903862 912502
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 12844 911611 924455
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13817 912527 926344
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16481 926357 942838
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18704 924474 943178
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18664 942852 961516
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 26297 943194 969491
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21587 961530 983117
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20898 969509 990407
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1841 990451 992292
InceptionV4/InceptionV4/Mixed_6f/concat CPU 558 992292 992850
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2415 992899 995314
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9066 995343 1004409
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3388 993017 996405
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8857 996405 1005262
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13183 1004429 1017612
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13936 1005285 1019221
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18801 1017628 1036429
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 17701 1019239 1036940
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18592 1036959 1055551
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25882 1036463 1062345
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21277 1055566 1076843
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 21037 1062364 1083401
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1867 1083433 1085300
InceptionV4/InceptionV4/Mixed_6g/concat CPU 527 1085300 1085827
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2388 1085874 1088262
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9144 1088284 1097428
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3399 1085994 1089393
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8836 1089393 1098229
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13557 1097453 1111010
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14110 1098252 1112362
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 16520 1112378 1128898
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 18473 1111030 1129503
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 19123 1128913 1148036
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 25825 1129523 1155348
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21095 1148051 1169146
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 20864 1155386 1176250
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1842 1176287 1178129
InceptionV4/InceptionV4/Mixed_6h/concat CPU 527 1178129 1178656
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 947 1178702 1179649
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 13039 1179674 1192713
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3304 1178821 1182125
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11881 1182125 1194006
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 5460 1192734 1198194
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 23541 1194029 1217570
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 29965 1217589 1247554
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 11361 1247575 1258936
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1569 1259112 1260681
InceptionV4/InceptionV4/Mixed_7a/concat CPU 177 1260681 1260858
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 789 1260895 1261684
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2062 1261011 1263073
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5126 1263073 1268199
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6548 1261703 1268251
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6206 1268222 1274428
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9911 1268265 1278176
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8112 1274440 1282552
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4845 1278197 1283042
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4754 1282563 1287317
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4807 1283060 1287867
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 48 1287889 1287937
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4557 1287329 1291886
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 665 1291905 1292570
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6524 1287944 1294468
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1355 1294500 1295855
InceptionV4/InceptionV4/Mixed_7b/concat CPU 180 1295855 1296035
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 793 1296074 1296867
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6613 1296881 1303494
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1932 1296188 1298120
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5612 1298120 1303732
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6167 1303754 1309921
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9842 1303518 1313360
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8047 1309938 1317985
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4823 1313383 1318206
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4569 1317999 1322568
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4841 1318222 1323063
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 56 1323081 1323137
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4559 1322585 1327144
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 539 1327157 1327696
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6516 1323149 1329665
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1472 1329698 1331170
InceptionV4/InceptionV4/Mixed_7c/concat CPU 180 1331170 1331350
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 786 1331388 1332174
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2035 1331502 1333537
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5036 1333537 1338573
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6615 1332194 1338809
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6301 1338594 1344895
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9891 1338826 1348717
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8058 1344907 1352965
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4950 1348738 1353688
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4677 1352978 1357655
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4716 1353704 1358420
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 49 1358437 1358486
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4625 1357667 1362292
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 776 1362303 1363079
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6512 1358492 1365004
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1518 1365025 1366543
InceptionV4/InceptionV4/Mixed_7d/concat CPU 179 1366543 1366722
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 210 1366750 1366960
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1366971 1366976
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1366982 1366983
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1366990 1366990
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1366995 1366995
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1367001 1367004
InceptionV4/Logits/Logits/MatMul CPU 14808 1367010 1381818
InceptionV4/Logits/Logits/BiasAdd CPU 33 1381839 1381872
InceptionV4/Logits/Predictions CPU 20 1381879 1381899
