 
****************************************
Report : qor
Design : Conv
Version: S-2021.06-SP5-4
Date   : Fri Feb 21 06:13:03 2025
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              37.00
  Critical Path Length:          3.80
  Critical Path Slack:          -2.88
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -1802.40
  No. of Violating Paths:     6593.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.06
  Critical Path Slack:           0.94
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'ideal_clock'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:          5.00
  Critical Path Slack:          -3.11
  Critical Path Clk Period:      2.00
  Total Negative Slack:     -45995.71
  No. of Violating Paths:    53451.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       4356
  Hierarchical Port Count:     320681
  Leaf Cell Count:             360288
  Buf/Inv Cell Count:          107608
  Buf Cell Count:               47763
  Inv Cell Count:               59845
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    290387
  Sequential Cell Count:        69901
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:  1966150.656988
  Noncombinational Area:
                       1739853.206127
  Buf/Inv Area:         513711.428657
  Total Buffer Area:        287268.01
  Total Inverter Area:      226443.42
  Macro/Black Box Area:
                      61170225.000000
  Net Area:                  0.000000
  Net XLength        :     6455748.00
  Net YLength        :     6781585.00
  -----------------------------------
  Cell Area:          64876228.863116
  Design Area:        64876228.863116
  Net Length        :     13237333.00


  Design Rules
  -----------------------------------
  Total Number of Nets:        376511
  Nets With Violations:          4014
  Max Trans Violations:          4014
  Max Cap Violations:               0
  -----------------------------------


  Hostname: iron-09

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   30.09
  Logic Optimization:               1951.97
  Mapping Optimization:            42141.92
  -----------------------------------------
  Overall Compile Time:            45541.80
  Overall Compile Wall Clock Time: 17871.62

  --------------------------------------------------------------------

  Design  WNS: 3.11  TNS: 46744.06  Number of Violating Paths: 56597


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
