<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUCallLowering.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUCallLowering.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUCallLowering_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp - Call lowering -----===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file implements the lowering of LLVM calls to machine code calls for</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// GlobalISel.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Analysis_8h.html">llvm/CodeGen/Analysis.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="FunctionLoweringInfo_8h.html">llvm/CodeGen/FunctionLoweringInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   27</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-call-lowering&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/// Wrapper around extendRegister to ensure we extend to a full 32-bit register.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1Register.html">Register</a> extendRegisterMin32(<a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html">CallLowering::ValueHandler</a> &amp;Handler,</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                                    <a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA) {</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>().<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() &lt; 32) {</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="comment">// 16-bit types are reported as legal for 32-bit registers. We need to</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="comment">// extend and do a 32-bit copy to avoid the verifier complaining about it.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keywordflow">return</span> Handler.<a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a00344e2d8f7ad399989bf320adf73aa8">MIRBuilder</a>.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">buildAnyExt</a>(<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32), ValVReg).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  }</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordflow">return</span> Handler.<a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a15b5113436d486ced47ff4d899718bd9">extendRegister</a>(ValVReg, VA);</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;}</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">struct </span>AMDGPUOutgoingValueHandler : <span class="keyword">public</span> <a class="code" href="structllvm_1_1CallLowering_1_1OutgoingValueHandler.html">CallLowering::OutgoingValueHandler</a> {</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  AMDGPUOutgoingValueHandler(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB)</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;      : OutgoingValueHandler(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>), MIB(MIB) {}</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getStackAddress(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Size, int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                           <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                           <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not implemented&quot;</span>);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  }</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">void</span> assignValueToAddress(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> MemTy,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not implemented&quot;</span>);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  }</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">void</span> assignValueToReg(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> PhysReg,</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                        <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> VA)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ExtReg = extendRegisterMin32(*<span class="keyword">this</span>, ValVReg, VA);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="comment">// If this is a scalar return, insert a readfirstlane just in case the value</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <span class="comment">// ends up in a VGPR.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="comment">// FIXME: Assert this is a shader return.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<span class="keyword">&gt;</span>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>());</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;isSGPRReg(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, PhysReg)) {</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(ExtReg);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="keywordflow">if</span> (Ty != S32) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="comment">// FIXME: We should probably support readfirstlane intrinsics with all</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="comment">// legal 32-bit types.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>() == 32);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#a9d825f5954d7bd527aea490668c624c6">isPointer</a>())</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;          ExtReg = MIRBuilder.buildPtrToInt(S32, ExtReg).getReg(0);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;          ExtReg = MIRBuilder.buildBitcast(S32, ExtReg).getReg(0);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;      }</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;      <span class="keyword">auto</span> ToSGPR = MIRBuilder.buildIntrinsic(Intrinsic::amdgcn_readfirstlane,</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                              {<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(ExtReg)}, <span class="keyword">false</span>)</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        .addReg(ExtReg);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      ExtReg = ToSGPR.getReg(0);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    MIRBuilder.buildCopy(PhysReg, ExtReg);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(PhysReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  }</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;};</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">struct </span>AMDGPUIncomingArgHandler : <span class="keyword">public</span> <a class="code" href="structllvm_1_1CallLowering_1_1IncomingValueHandler.html">CallLowering::IncomingValueHandler</a> {</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> StackUsed = 0;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  AMDGPUIncomingArgHandler(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      : IncomingValueHandler(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {}</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getStackAddress(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Size, int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                           <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                           <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keyword">auto</span> &amp;MFI = MIRBuilder.getMF().getFrameInfo();</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">// Byval is assumed to be writable memory, but other stack passed arguments</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">// are not.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsImmutable = !Flags.isByVal();</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordtype">int</span> FI = MFI.CreateFixedObject(Size, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, IsImmutable);</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    MPO = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MIRBuilder.getMF(), FI);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keyword">auto</span> AddrReg = MIRBuilder.buildFrameIndex(</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <a class="code" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(<a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>, 32), FI);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    StackUsed = <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(StackUsed, Size + <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">return</span> AddrReg.getReg(0);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">void</span> assignValueToReg(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> PhysReg,</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                        <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> VA)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    markPhysRegUsed(PhysReg);</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">if</span> (VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>().<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() &lt; 32) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;      <span class="comment">// 16-bit types are reported as legal for 32-bit registers. We need to do</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <span class="comment">// a 32-bit copy, and truncate to avoid the verifier complaining about it.</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      <span class="keyword">auto</span> Copy = MIRBuilder.buildCopy(<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32), PhysReg);</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="comment">// If we have signext/zeroext, it applies to the whole 32-bit register</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      <span class="comment">// before truncation.</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <span class="keyword">auto</span> Extended =</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;          buildExtensionHint(VA, Copy.getReg(0), <a class="code" href="classllvm_1_1LLT.html">LLT</a>(VA.<a class="code" href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>()));</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      MIRBuilder.buildTrunc(ValVReg, Extended);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    }</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    IncomingValueHandler::assignValueToReg(ValVReg, PhysReg, VA);</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  }</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordtype">void</span> assignValueToAddress(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> MemTy,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.getMF();</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keyword">auto</span> MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        MPO, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>, MemTy,</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <a class="code" href="namespacellvm.html#aff719a7221f395b1b3849c9675ca32dd">inferAlignFromPtrInfo</a>(MF, MPO));</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    MIRBuilder.buildLoad(ValVReg, <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, *MMO);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// How the physical register gets marked varies between formal</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// parameters (it&#39;s a basic-block live-in), and a call instruction</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// (it&#39;s an implicit-def of the BL).</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> markPhysRegUsed(<span class="keywordtype">unsigned</span> PhysReg) = 0;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;};</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1FormalArgHandler.html">FormalArgHandler</a> : <span class="keyword">public</span> AMDGPUIncomingArgHandler {</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="structllvm_1_1FormalArgHandler.html#a319e507ba00910ab903cdfa735edd975">FormalArgHandler</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a3968b5fbbfcb762c497c4312c369dad6">MRI</a>)</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      : AMDGPUIncomingArgHandler(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a3968b5fbbfcb762c497c4312c369dad6">MRI</a>) {}</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">void</span> markPhysRegUsed(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a00344e2d8f7ad399989bf320adf73aa8">MIRBuilder</a>.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>().<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(PhysReg);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  }</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;};</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1CallReturnHandler.html">CallReturnHandler</a> : <span class="keyword">public</span> AMDGPUIncomingArgHandler {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="structllvm_1_1CallReturnHandler.html#abb8dff27b39811ef366df5a506071bf1">CallReturnHandler</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a00344e2d8f7ad399989bf320adf73aa8">MIRBuilder</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a3968b5fbbfcb762c497c4312c369dad6">MRI</a>,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB)</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      : AMDGPUIncomingArgHandler(<a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a00344e2d8f7ad399989bf320adf73aa8">MIRBuilder</a>, <a class="code" href="structllvm_1_1CallLowering_1_1ValueHandler.html#a3968b5fbbfcb762c497c4312c369dad6">MRI</a>), MIB(MIB) {}</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordtype">void</span> markPhysRegUsed(<span class="keywordtype">unsigned</span> PhysReg)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(PhysReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  }</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160; </div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;};</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">struct </span>AMDGPUOutgoingArgHandler : <span class="keyword">public</span> AMDGPUOutgoingValueHandler {<span class="comment"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  /// For tail calls, the byte offset of the call&#39;s argument area from the</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">  /// callee&#39;s. Unused elsewhere.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> FPDiff;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160; </div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// Cache the SP register vreg if we need it more than once in this call site.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SPReg;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordtype">bool</span> IsTailCall;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160; </div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  AMDGPUOutgoingArgHandler(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                           <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                           <span class="keywordtype">bool</span> IsTailCall = <span class="keyword">false</span>, <span class="keywordtype">int</span> FPDiff = 0)</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      : AMDGPUOutgoingValueHandler(MIRBuilder, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MIB), FPDiff(FPDiff),</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        IsTailCall(IsTailCall) {}</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getStackAddress(<a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Size, int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                           <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO,</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                           <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> Flags)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(<a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">AMDGPUAS::PRIVATE_ADDRESS</a>, 32);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">if</span> (IsTailCall) {</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> += FPDiff;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      <span class="keywordtype">int</span> FI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(Size, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="keyword">auto</span> FIReg = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a92664cdbeb0b24030809439993ac271d">buildFrameIndex</a>(PtrTy, FI);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      MPO = <a class="code" href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">MachinePointerInfo::getFixedStack</a>(MF, FI);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      <span class="keywordflow">return</span> FIReg.getReg(0);</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    }</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">if</span> (!SPReg) {</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.enableFlatScratch()) {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <span class="comment">// The stack is accessed unswizzled, so we can use a regular copy.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        SPReg = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(PtrTy,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                     MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>()).<a class="code" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>(0);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="comment">// The address we produce here, without knowing the use context, is going</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;        <span class="comment">// to be interpreted as a vector address, so we need to convert to a</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="comment">// swizzled address.</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        SPReg = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AMDGPU::G_AMDGPU_WAVE_ADDRESS, {PtrTy},</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                      {MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">getStackPtrOffsetReg</a>()}).<a class="code" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>(0);</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;      }</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    }</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keyword">auto</span> OffsetReg = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keyword">auto</span> AddrReg = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a82dbc99941b4cb96955d0e550dfb19f5">buildPtrAdd</a>(PtrTy, SPReg, OffsetReg);</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    MPO = <a class="code" href="structllvm_1_1MachinePointerInfo.html#a2f877286c09d06ac6b9c5534736433d9">MachinePointerInfo::getStack</a>(MF, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">return</span> AddrReg.getReg(0);</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  }</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160; </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordtype">void</span> assignValueToReg(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> PhysReg,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                        <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> VA)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(PhysReg, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ExtReg = extendRegisterMin32(*<span class="keyword">this</span>, ValVReg, VA);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(PhysReg, ExtReg);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  }</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordtype">void</span> assignValueToAddress(<a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> MemTy,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> LocMemOffset = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">getLocMemOffset</a>();</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keyword">auto</span> MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        MPO, <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">MachineMemOperand::MOStore</a>, MemTy,</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        <a class="code" href="namespacellvm.html#acd6aa057934751aaac54e5c18bcc18eb">commonAlignment</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getStackAlignment(), LocMemOffset));</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a87a7405685118d45876c996318829ceb">buildStore</a>(ValVReg, <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, *MMO);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  }</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordtype">void</span> assignValueToAddress(<span class="keyword">const</span> <a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html">CallLowering::ArgInfo</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>,</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                            <span class="keywordtype">unsigned</span> ValRegIndex, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> MemTy,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                            <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> &amp;MPO, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA)<span class="keyword"> override </span>{</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ValVReg = VA.<a class="code" href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">getLocInfo</a>() != CCValAssign::LocInfo::FPExt</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                           ? extendRegister(<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.Regs[ValRegIndex], VA)</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                           : <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.Regs[ValRegIndex];</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    assignValueToAddress(ValVReg, <a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, MemTy, MPO, VA);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  }</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;};</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;}</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a9dcbe3b8e2d07be27bfdd1cd6b7b8edd">  260</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a9dcbe3b8e2d07be27bfdd1cd6b7b8edd">AMDGPUCallLowering::AMDGPUCallLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> &amp;TLI)</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  : <a class="code" href="classllvm_1_1CallLowering.html">CallLowering</a>(&amp;TLI) {</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;}</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// FIXME: Compatibility shim</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#a14cee9ad83ac22f6c7ec2ad5cbefb7d1">  265</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> <a class="code" href="AMDGPUCallLowering_8cpp.html#a14cee9ad83ac22f6c7ec2ad5cbefb7d1">extOpcodeToISDExtOpcode</a>(<span class="keywordtype">unsigned</span> MIOpc) {</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">switch</span> (MIOpc) {</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SEXT:</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ZEXT:</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">ISD::ZERO_EXTEND</a>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ANYEXT:</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">ISD::ANY_EXTEND</a>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;not an extend opcode&quot;</span>);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  }</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;}</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keywordtype">bool</span> AMDGPUCallLowering::canLowerReturn(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                        <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;BaseArgInfo&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                        <span class="keywordtype">bool</span> IsVarArg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// For shaders. Vector types should be explicitly handled by CC.</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">AMDGPU::isEntryFunctionCC</a>(CallConv))</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(CallConv, IsVarArg, MF, ArgLocs,</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                 MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>());</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1CallLowering.html#ac7e0c0d229fea8210c669337efd43e2a">checkReturn</a>(CCInfo, Outs, TLI.<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">CCAssignFnForReturn</a>(CallConv, IsVarArg));</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;}</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/// Lower the return value for the already existing \p Ret. This assumes that</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/// \p B&#39;s insertion point is correct.</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> AMDGPUCallLowering::lowerReturnVal(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *Val, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> VRegs,</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                        <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">if</span> (!Val)</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keyword">auto</span> &amp;MF = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF();</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>();</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI();</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext();</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv();</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;EVT, 8&gt;</a> SplitEVTs;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="namespacellvm.html#ad2b0df041c7737a9d0e6307fa3ee0dae">ComputeValueVTs</a>(TLI, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, Val-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>(), SplitEVTs);</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VRegs.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() == SplitEVTs.size() &amp;&amp;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;         <span class="stringliteral">&quot;For each split Type there should be exactly one VReg.&quot;</span>);</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 8&gt;</a> SplitRetInfos;</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; SplitEVTs.size(); ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = SplitEVTs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = VRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a> RetInfo(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, VT.<a class="code" href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">getTypeForEVT</a>(Ctx), 0);</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#af835582e4e7766298680c7d01947036e">setArgFlags</a>(RetInfo, <a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">AttributeList::ReturnIndex</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">if</span> (VT.<a class="code" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>()) {</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordtype">unsigned</span> ExtendOp = TargetOpcode::G_ANYEXT;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="keywordflow">if</span> (RetInfo.Flags[0].isSExt()) {</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RetInfo.Regs.size() == 1 &amp;&amp; <span class="stringliteral">&quot;expect only simple return values&quot;</span>);</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        ExtendOp = TargetOpcode::G_SEXT;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RetInfo.Flags[0].isZExt()) {</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RetInfo.Regs.size() == 1 &amp;&amp; <span class="stringliteral">&quot;expect only simple return values&quot;</span>);</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        ExtendOp = TargetOpcode::G_ZEXT;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      }</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> ExtVT = TLI.<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#a0b1f78ee0016593bc78e5a7d926ee668">getTypeForExtReturn</a>(Ctx, VT,</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                                          <a class="code" href="AMDGPUCallLowering_8cpp.html#a14cee9ad83ac22f6c7ec2ad5cbefb7d1">extOpcodeToISDExtOpcode</a>(ExtendOp));</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="keywordflow">if</span> (ExtVT != VT) {</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        RetInfo.Ty = ExtVT.<a class="code" href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">getTypeForEVT</a>(Ctx);</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <a class="code" href="classllvm_1_1LLT.html">LLT</a> ExtTy = <a class="code" href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">getLLTForType</a>(*RetInfo.Ty, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>);</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(ExtendOp, {ExtTy}, {<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>}).<a class="code" href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a>(0);</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      }</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    }</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> != RetInfo.Regs[0]) {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      RetInfo.Regs[0] = <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      <span class="comment">// Reset the arg flags after modifying Reg.</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <a class="code" href="classllvm_1_1CallLowering.html#af835582e4e7766298680c7d01947036e">setArgFlags</a>(RetInfo, <a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">AttributeList::ReturnIndex</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    }</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#a57d1263b6f2a16c765d594a59c2f8130">splitToValueTypes</a>(RetInfo, SplitRetInfos, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  }</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160; </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = TLI.<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">CCAssignFnForReturn</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.isVarArg());</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  OutgoingValueAssigner Assigner(AssignFn);</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  AMDGPUOutgoingValueHandler RetHandler(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>);</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1CallLowering.html#a456e7a70436535fdd97f51072e7e81ea">determineAndHandleAssignments</a>(RetHandler, Assigner, SplitRetInfos, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                       <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.isVarArg());</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;}</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160; </div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a51d9ea5d0487385704b6aa356485b70c">  360</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a51d9ea5d0487385704b6aa356485b70c">AMDGPUCallLowering::lowerReturn</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *Val,</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a> VRegs,</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                                     <a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FLI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF();</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">setIfReturnsVoid</a>(!Val);</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Val == VRegs.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>() &amp;&amp; <span class="stringliteral">&quot;Return value without a vreg&quot;</span>);</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF().getFunction().getCallingConv();</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsShader = <a class="code" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">AMDGPU::isShader</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsWaveEnd =</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      (IsShader &amp;&amp; MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">returnsVoid</a>()) || <a class="code" href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">AMDGPU::isKernel</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">if</span> (IsWaveEnd) {</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstr(AMDGPU::S_ENDPGM)</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      .addImm(0);</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  }</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160; </div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordtype">unsigned</span> ReturnOpc =</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      IsShader ? AMDGPU::SI_RETURN_TO_EPILOG : AMDGPU::SI_RETURN;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildInstrNoInsert(ReturnOpc);</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">if</span> (!FLI.<a class="code" href="classllvm_1_1FunctionLoweringInfo.html#ade69181df61b7b2bc7287062cf0847ce">CanLowerReturn</a>)</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#a852a45fa0766bf5cb65ea6010d32330a">insertSRetStores</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, Val-&gt;<a class="code" href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">getType</a>(), VRegs, FLI.<a class="code" href="classllvm_1_1FunctionLoweringInfo.html#a1f392642c7a9d07fc516fcfa697d05c7">DemoteRegister</a>);</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!lowerReturnVal(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, Val, VRegs, <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>))</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">// TODO: Handle CalleeSavedRegsViaCopy.</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.insertInstr(<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">Ret</a>);</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;}</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="keywordtype">void</span> AMDGPUCallLowering::lowerParameterPtr(<a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                                           <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF();</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> KernArgSegmentPtr =</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aad95decfd80480c423b30843c7014b53">getPreloadedReg</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> KernArgSegmentVReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9cc1aea4b14234362915bdb5c776573f">getLiveInVirtReg</a>(KernArgSegmentPtr);</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160; </div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keyword">auto</span> OffsetReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildConstant(<a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64), <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildPtrAdd(DstReg, KernArgSegmentVReg, OffsetReg);</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;}</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160; </div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="keywordtype">void</span> AMDGPUCallLowering::lowerParameter(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a> &amp;OrigArg,</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                        <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                        <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF();</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getDataLayout();</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo(<a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faa6d3112da64eecbdbb50aacb5f8251e8">AMDGPUAS::CONSTANT_ADDRESS</a>);</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(<a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faa6d3112da64eecbdbb50aacb5f8251e8">AMDGPUAS::CONSTANT_ADDRESS</a>, 64);</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 32&gt;</a> SplitArgs;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;uint64_t&gt;</a> FieldOffsets;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="classllvm_1_1CallLowering.html#a57d1263b6f2a16c765d594a59c2f8130">splitToValueTypes</a>(OrigArg, SplitArgs, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv(), &amp;FieldOffsets);</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160; </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordtype">unsigned</span> Idx = 0;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a> &amp;SplitArg : SplitArgs) {</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> PtrReg = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMRI()-&gt;createGenericVirtualRegister(PtrTy);</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    lowerParameterPtr(PtrReg, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> + FieldOffsets[Idx]);</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> ArgTy = <a class="code" href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">getLLTForType</a>(*SplitArg.Ty, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>);</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordflow">if</span> (SplitArg.Flags[0].isPointer()) {</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="comment">// Compensate for losing pointeriness in splitValueTypes.</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(SplitArg.Flags[0].getPointerAddrSpace(),</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                               ArgTy.<a class="code" href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">getScalarSizeInBits</a>());</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      ArgTy = ArgTy.<a class="code" href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">isVector</a>() ? <a class="code" href="classllvm_1_1LLT.html#a5360139c6b31d85cf3e29e2e6b7cf873">LLT::vector</a>(ArgTy.<a class="code" href="classllvm_1_1LLT.html#aa911a7e9e51b7ed20810fc819efe6a26">getElementCount</a>(), PtrTy)</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                               : PtrTy;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    }</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">getMachineMemOperand</a>(</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        PtrInfo,</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        ArgTy, <a class="code" href="namespacellvm.html#acd6aa057934751aaac54e5c18bcc18eb">commonAlignment</a>(Alignment, FieldOffsets[Idx]));</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160; </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SplitArg.Regs.size() == 1);</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160; </div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildLoad(SplitArg.Regs[0], PtrReg, *MMO);</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    ++Idx;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  }</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;}</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160; </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">// Allocate special inputs passed in user SGPRs.</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#a3986e436467855478f909c9b2226a066">  451</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPUCallLowering_8cpp.html#a3986e436467855478f909c9b2226a066">allocateHSAUserSGPRs</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                                 <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                 <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                                 <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) {</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="comment">// FIXME: How should these inputs interact with inreg / custom SGPR inputs?</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasPrivateSegmentBuffer()) {</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> PrivateSegmentBufferReg = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addPrivateSegmentBuffer(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac9cfa172b885cad0eba3d7c9527568ad">addLiveIn</a>(PrivateSegmentBufferReg, &amp;AMDGPU::SGPR_128RegClass);</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(PrivateSegmentBufferReg);</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  }</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasDispatchPtr()) {</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DispatchPtrReg = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addDispatchPtr(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac9cfa172b885cad0eba3d7c9527568ad">addLiveIn</a>(DispatchPtrReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(DispatchPtrReg);</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  }</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> *<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>();</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasQueuePtr() &amp;&amp;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a393a9a9f611c326cabf217b4c360e2e6">AMDGPU::getCodeObjectVersion</a>(*<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>) &lt; <a class="code" href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafabd2438b14a6a1a27fae653284aaa3cb4">AMDGPU::AMDHSA_COV5</a>) {</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> QueuePtrReg = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addQueuePtr(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac9cfa172b885cad0eba3d7c9527568ad">addLiveIn</a>(QueuePtrReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(QueuePtrReg);</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  }</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasKernargSegmentPtr()) {</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> InputPtrReg = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addKernargSegmentPtr(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> P4 = <a class="code" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(<a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faa6d3112da64eecbdbb50aacb5f8251e8">AMDGPUAS::CONSTANT_ADDRESS</a>, 64);</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> VReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(P4);</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ac889107f09b05137fd5964343a935a6c">addLiveIn</a>(InputPtrReg, VReg);</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMBB().addLiveIn(InputPtrReg);</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildCopy(VReg, InputPtrReg);</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(InputPtrReg);</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  }</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160; </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasDispatchID()) {</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DispatchIDReg = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addDispatchID(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac9cfa172b885cad0eba3d7c9527568ad">addLiveIn</a>(DispatchIDReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(DispatchIDReg);</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  }</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.hasFlatScratchInit()) {</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> FlatScratchInitReg = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.addFlatScratchInit(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac9cfa172b885cad0eba3d7c9527568ad">addLiveIn</a>(FlatScratchInitReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(FlatScratchInitReg);</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  }</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="comment">// TODO: Add GridWorkGroupCount user SGPRs when used. For now with HSA we read</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="comment">// these from the dispatch pointer.</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;}</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160; </div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a446865c406779dbce9167e87414204b4">  504</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a446865c406779dbce9167e87414204b4">AMDGPUCallLowering::lowerFormalArgumentsKernel</a>(</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>,</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a>&gt; VRegs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF();</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">getRegisterInfo</a>();</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getDataLayout();</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160; </div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;allocateKnownAddressLDSGlobal(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160; </div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv(), <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.isVarArg(), MF, ArgLocs, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext());</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160; </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="AMDGPUCallLowering_8cpp.html#a3986e436467855478f909c9b2226a066">allocateHSAUserSGPRs</a>(CCInfo, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, MF, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160; </div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0;</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1Align.html">Align</a> KernArgBaseAlign(16);</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> BaseOffset = Subtarget-&gt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ad3f7e09d16f088af156f661b88e88da3">getExplicitKernelArgOffset</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ExplicitArgOffset = 0;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="comment">// TODO: Align down to dword alignment and extract bits for extending loads.</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> : <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.args()) {</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsByRef = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasByRefAttr();</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <a class="code" href="classllvm_1_1Type.html">Type</a> *ArgTy = IsByRef ? <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getParamByRefType() : <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType();</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordtype">unsigned</span> AllocSize = <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>.getTypeAllocSize(ArgTy);</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="keywordflow">if</span> (AllocSize == 0)</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160; </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <a class="code" href="structllvm_1_1MaybeAlign.html">MaybeAlign</a> ParamAlign = IsByRef ? <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getParamAlign() : std::nullopt;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <a class="code" href="structllvm_1_1Align.html">Align</a> ABIAlign = <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>.getValueOrABITypeAlignment(ParamAlign, ArgTy);</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ArgOffset = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(ExplicitArgOffset, ABIAlign) + BaseOffset;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    ExplicitArgOffset = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(ExplicitArgOffset, ABIAlign) + AllocSize;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.use_empty()) {</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    }</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code" href="namespacellvm.html#acd6aa057934751aaac54e5c18bcc18eb">commonAlignment</a>(KernArgBaseAlign, ArgOffset);</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordflow">if</span> (IsByRef) {</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      <span class="keywordtype">unsigned</span> ByRefAS = cast&lt;PointerType&gt;(<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType())-&gt;getAddressSpace();</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160; </div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].<a class="code" href="namespacellvm.html#a10f3d955592ae2bc745f57e5b48ae115">size</a>() == 1 &amp;&amp;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;             <span class="stringliteral">&quot;expected only one register for byval pointers&quot;</span>);</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <span class="keywordflow">if</span> (ByRefAS == <a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faa6d3112da64eecbdbb50aacb5f8251e8">AMDGPUAS::CONSTANT_ADDRESS</a>) {</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        lowerParameterPtr(VRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>][0], <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, ArgOffset);</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> ConstPtrTy = <a class="code" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(<a class="code" href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faa6d3112da64eecbdbb50aacb5f8251e8">AMDGPUAS::CONSTANT_ADDRESS</a>, 64);</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> PtrReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(ConstPtrTy);</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        lowerParameterPtr(PtrReg, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, ArgOffset);</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildAddrSpaceCast(VRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>][0], PtrReg);</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      }</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      <a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html">ArgInfo</a> OrigArg(VRegs[<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OrigArgIdx = <a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> + <a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a503c0b646ea0b3868c0c8380fdc688b8">AttributeList::FirstArgIndex</a>;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <a class="code" href="classllvm_1_1CallLowering.html#af835582e4e7766298680c7d01947036e">setArgFlags</a>(OrigArg, OrigArgIdx, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;      lowerParameter(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, OrigArg, ArgOffset, Alignment);</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    }</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160; </div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    ++<a class="code" href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  }</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160; </div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50">allocateSpecialEntryInputVGPRs</a>(CCInfo, MF, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">allocateSystemSGPRs</a>(CCInfo, MF, *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv(), <span class="keyword">false</span>);</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;}</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a361cd7394b8651e007176c7b4ec7e9f2">  577</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a361cd7394b8651e007176c7b4ec7e9f2">AMDGPUCallLowering::lowerFormalArguments</a>(</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;Register&gt;</a>&gt; VRegs,</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FLI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv();</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160; </div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="comment">// The infrastructure for normal calling convention lowering is essentially</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <span class="comment">// useless for kernels. We want to avoid any kind of legalization or argument</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="comment">// splitting.</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a>)</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a446865c406779dbce9167e87414204b4">lowerFormalArgumentsKernel</a>(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, VRegs);</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsGraphics = <a class="code" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">AMDGPU::isGraphics</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsEntryFunc = <a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">AMDGPU::isEntryFunctionCC</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160; </div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF();</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a> = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMBB();</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;Subtarget = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = Subtarget.getRegisterInfo();</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getDataLayout();</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;allocateKnownAddressLDSGlobal(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.isVarArg(), MF, ArgLocs, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext());</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160; </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;hasImplicitBufferPtr()) {</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ImplicitBufferPtrReg = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;addImplicitBufferPtr(*<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac9cfa172b885cad0eba3d7c9527568ad">addLiveIn</a>(ImplicitBufferPtrReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(ImplicitBufferPtrReg);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  }</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160; </div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="comment">// FIXME: This probably isn&#39;t defined for mesa</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;hasFlatScratchInit() &amp;&amp; !Subtarget.isAmdPalOS()) {</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> FlatScratchInitReg = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;addFlatScratchInit(*<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac9cfa172b885cad0eba3d7c9527568ad">addLiveIn</a>(FlatScratchInitReg, &amp;AMDGPU::SGPR_64RegClass);</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(FlatScratchInitReg);</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  }</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 32&gt;</a> SplitArgs;</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordtype">unsigned</span> Idx = 0;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordtype">unsigned</span> PSInputNum = 0;</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="comment">// Insert the hidden sret parameter if the return value won&#39;t fit in the</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="comment">// return registers.</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">if</span> (!FLI.<a class="code" href="classllvm_1_1FunctionLoweringInfo.html#ade69181df61b7b2bc7287062cf0847ce">CanLowerReturn</a>)</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#a78ca5c76a5ac76f5ad51ce5ced36fbb8">insertSRetIncomingArgument</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, SplitArgs, FLI.<a class="code" href="classllvm_1_1FunctionLoweringInfo.html#a1f392642c7a9d07fc516fcfa697d05c7">DemoteRegister</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>);</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160; </div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> : <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.args()) {</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>.getTypeStoreSize(<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType()) == 0)</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160; </div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> InReg = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::InReg);</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160; </div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="comment">// SGPR arguments to functions not implemented.</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordflow">if</span> (!IsGraphics &amp;&amp; InReg)</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::SwiftSelf) ||</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;        <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::SwiftError) ||</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::Nest))</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160; </div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a> &amp;&amp; !InReg &amp;&amp; PSInputNum &lt;= 15) {</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">bool</span> ArgUsed = !<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.use_empty();</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="keywordtype">bool</span> SkipArg = !ArgUsed &amp;&amp; !<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;isPSInputAllocated(PSInputNum);</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160; </div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      <span class="keywordflow">if</span> (!SkipArg) {</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;markPSInputAllocated(PSInputNum);</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        <span class="keywordflow">if</span> (ArgUsed)</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;          <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;markPSInputEnabled(PSInputNum);</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;      }</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      ++PSInputNum;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160; </div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;      <span class="keywordflow">if</span> (SkipArg) {</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> R : VRegs[Idx])</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;          <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.buildUndef(R);</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160; </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        ++Idx;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      }</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    }</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160; </div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <a class="code" href="structllvm_1_1CallLowering_1_1ArgInfo.html">ArgInfo</a> OrigArg(VRegs[Idx], <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, Idx);</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OrigArgIdx = Idx + <a class="code" href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a503c0b646ea0b3868c0c8380fdc688b8">AttributeList::FirstArgIndex</a>;</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#af835582e4e7766298680c7d01947036e">setArgFlags</a>(OrigArg, OrigArgIdx, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160; </div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#a57d1263b6f2a16c765d594a59c2f8130">splitToValueTypes</a>(OrigArg, SplitArgs, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    ++Idx;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  }</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160; </div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="comment">// At least one interpolation mode must be enabled or else the GPU will</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">// hang.</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="comment">// Check PSInputAddr instead of PSInputEnable. The idea is that if the user</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="comment">// set PSInputAddr, the user wants to enable some bits after the compilation</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="comment">// based on run-time states. Since we can&#39;t know what the final PSInputEna</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="comment">// will look like, so we shouldn&#39;t do anything here and the user should take</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="comment">// responsibility for the correct programming.</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="comment">// Otherwise, the following restrictions apply:</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="comment">// - At least one of PERSP_* (0xF) or LINEAR_* (0x70) must be enabled.</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="comment">// - If POS_W_FLOAT (11) is enabled, at least one of PERSP_* must be</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="comment">//   enabled too.</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>) {</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">if</span> ((<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getPSInputAddr() &amp; 0x7F) == 0 ||</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        ((<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getPSInputAddr() &amp; 0xF) == 0 &amp;&amp;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;         <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;isPSInputAllocated(11))) {</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(AMDGPU::VGPR0);</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(AMDGPU::VGPR1);</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;markPSInputAllocated(0);</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;      <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;markPSInputEnabled(0);</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    }</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160; </div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keywordflow">if</span> (Subtarget.isAmdPalOS()) {</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      <span class="comment">// For isAmdPalOS, the user does not enable some bits after compilation</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;      <span class="comment">// based on run-time states; the register values being generated here are</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      <span class="comment">// the final ones set in hardware. Therefore we need to apply the</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      <span class="comment">// workaround to PSInputAddr and PSInputEnable together.  (The case where</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      <span class="comment">// a bit is set in PSInputAddr but not PSInputEnable is where the frontend</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;      <span class="comment">// set up an input arg for a particular interpolation mode, but nothing</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;      <span class="comment">// uses that input arg. Really we should have an earlier pass that removes</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      <span class="comment">// such an arg.)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="keywordtype">unsigned</span> PsInputBits = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getPSInputAddr() &amp; <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getPSInputEnable();</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="keywordflow">if</span> ((PsInputBits &amp; 0x7F) == 0 ||</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;          ((PsInputBits &amp; 0xF) == 0 &amp;&amp;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;           (PsInputBits &gt;&gt; 11 &amp; 1)))</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;markPSInputEnabled(<a class="code" href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getPSInputAddr()));</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    }</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  }</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160; </div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFn = TLI.<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.isVarArg());</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160; </div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>())</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setInstr(*<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>());</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160; </div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordflow">if</span> (!IsEntryFunc &amp;&amp; !IsGraphics) {</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="comment">// For the fixed ABI, pass workitem IDs in the last argument register.</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#a7e8edb844e6cf1666a202039e9a21d01">allocateSpecialInputVGPRsFixed</a>(CCInfo, MF, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  }</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160; </div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <a class="code" href="structllvm_1_1CallLowering_1_1IncomingValueAssigner.html">IncomingValueAssigner</a> Assigner(AssignFn);</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#ac6db7ce806dd7cbdce7f3c1b06dcd54e">determineAssignments</a>(Assigner, SplitArgs, CCInfo))</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160; </div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <a class="code" href="structllvm_1_1FormalArgHandler.html">FormalArgHandler</a> Handler(<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a09fbd9a56ce0346e32217588bb4371fa">handleAssignments</a>(Handler, SplitArgs, CCInfo, ArgLocs, <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>))</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160; </div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a> = Assigner.<a class="code" href="structllvm_1_1CallLowering_1_1ValueAssigner.html#ab2d6d11a8e2bf4a099f6864503e8b404">StackOffset</a>;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160; </div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="comment">// Start adding system SGPRs.</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordflow">if</span> (IsEntryFunc) {</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">allocateSystemSGPRs</a>(CCInfo, MF, *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, IsGraphics);</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">if</span> (!Subtarget.enableFlatScratch())</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;getScratchRSrcReg());</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    TLI.<a class="code" href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5">allocateSpecialInputSGPRs</a>(CCInfo, MF, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>);</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  }</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160; </div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="comment">// When we tail call, we need to check if the callee&#39;s arguments will fit on</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="comment">// the caller&#39;s stack. So, whenever we lower formal arguments, we should keep</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="comment">// track of this information, since we might lower a tail call in this</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="comment">// function later.</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;setBytesInStackArgArea(<a class="code" href="classllvm_1_1StackOffset.html">StackOffset</a>);</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160; </div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="comment">// Move back to the end of the basic block.</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.setMBB(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;}</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160; </div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#acd68e3a252b34874fcba6b05737fb644">  752</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#acd68e3a252b34874fcba6b05737fb644">AMDGPUCallLowering::passSpecialInputs</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                                           <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;std::pair&lt;MCRegister, Register&gt;&gt; &amp;ArgRegs,</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                                           <a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160; </div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="comment">// If there&#39;s no call site, this doesn&#39;t correspond to a call from the IR and</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="comment">// doesn&#39;t need implicit inputs.</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CB)</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160; </div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html">AMDGPUFunctionArgInfo</a> *CalleeArgInfo</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    = &amp;<a class="code" href="classllvm_1_1AMDGPUArgumentUsageInfo.html#a391a33f74181fc1b077d729554d29f0e">AMDGPUArgumentUsageInfo::FixedABIFunctionInfo</a>;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html">AMDGPUFunctionArgInfo</a> &amp;CallerArgInfo = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">getArgInfo</a>();</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160; </div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160; </div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="comment">// TODO: Unify with private memory register handling. This is complicated by</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="comment">// the fact that at least in kernels, the input argument is not necessarily</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="comment">// in the same location as the input.</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> InputRegs[] = {</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac637a232c5c5f79fa806ae4958a1ff2a">AMDGPUFunctionArgInfo::DISPATCH_PTR</a>,</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba32b5333e2f708d7eeb05c12e415b8fd4">AMDGPUFunctionArgInfo::QUEUE_PTR</a>,</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747">AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR</a>,</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bab51517a3febb0cdc35645334784ff805">AMDGPUFunctionArgInfo::DISPATCH_ID</a>,</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370">AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a>,</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b">AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a>,</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741">AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a>,</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba20d047732dd4b74606c9c63280727fa3">AMDGPUFunctionArgInfo::LDS_KERNEL_ID</a>,</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  };</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keyword">static</span> constexpr <a class="code" href="classllvm_1_1StringLiteral.html">StringLiteral</a> ImplicitAttrNames[] = {</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="stringliteral">&quot;amdgpu-no-dispatch-ptr&quot;</span>,</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="stringliteral">&quot;amdgpu-no-queue-ptr&quot;</span>,</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <span class="stringliteral">&quot;amdgpu-no-implicitarg-ptr&quot;</span>,</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="stringliteral">&quot;amdgpu-no-dispatch-id&quot;</span>,</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="stringliteral">&quot;amdgpu-no-workgroup-id-x&quot;</span>,</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="stringliteral">&quot;amdgpu-no-workgroup-id-y&quot;</span>,</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="stringliteral">&quot;amdgpu-no-workgroup-id-z&quot;</span>,</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="stringliteral">&quot;amdgpu-no-lds-kernel-id&quot;</span>,</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  };</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160; </div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160; </div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html">AMDGPULegalizerInfo</a> *LI</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html">AMDGPULegalizerInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getLegalizerInfo());</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160; </div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> InputID : InputRegs) {</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *OutgoingArg;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ArgRC;</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> ArgTy;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160; </div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="comment">// If the callee does not use the attribute value, skip copying the value.</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CB-&gt;hasFnAttr(ImplicitAttrNames[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++]))</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    std::tie(OutgoingArg, ArgRC, ArgTy) =</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        CalleeArgInfo-&gt;<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a9ccdd07da05e067c1e31356005bb39b0">getPreloadedValue</a>(InputID);</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">if</span> (!OutgoingArg)</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160; </div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *IncomingArg;</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *IncomingArgRC;</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    std::tie(IncomingArg, IncomingArgRC, ArgTy) =</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;        CallerArgInfo.getPreloadedValue(InputID);</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(IncomingArgRC == ArgRC);</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160; </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> InputReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(ArgTy);</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160; </div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">if</span> (IncomingArg) {</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      LI-&gt;loadInputValue(InputReg, MIRBuilder, IncomingArg, ArgRC, ArgTy);</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (InputID == <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747">AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR</a>) {</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      LI-&gt;getImplicitArgPtr(InputReg, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MIRBuilder);</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (InputID == <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba20d047732dd4b74606c9c63280727fa3">AMDGPUFunctionArgInfo::LDS_KERNEL_ID</a>) {</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;      std::optional&lt;uint32_t&gt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a> =</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;          <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a13726c00b6a447734d47ecaae49ebbd0">AMDGPUMachineFunction::getLDSKernelIdMetadata</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>());</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>) {</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;        MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(InputReg, *<a class="code" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">Id</a>);</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>(InputReg);</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;      }</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;      <span class="comment">// We may have proven the input wasn&#39;t needed, although the ABI is</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      <span class="comment">// requiring it. We just need to allocate the register appropriately.</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>(InputReg);</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    }</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160; </div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keywordflow">if</span> (OutgoingArg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a523f3df17ae0b64f7d35d4caad3a54cc">isRegister</a>()) {</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      ArgRegs.emplace_back(OutgoingArg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a2ee87af66bd7eee85e5a7baabe20afe3">getRegister</a>(), InputReg);</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      <span class="keywordflow">if</span> (!CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(OutgoingArg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a2ee87af66bd7eee85e5a7baabe20afe3">getRegister</a>()))</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;failed to allocate implicit input argument&quot;</span>);</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled stack passed implicit input argument\n&quot;</span>);</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    }</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  }</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160; </div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="comment">// Pack workitem IDs into a single register or pass it as is if already</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="comment">// packed.</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *OutgoingArg;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *ArgRC;</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> ArgTy;</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160; </div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  std::tie(OutgoingArg, ArgRC, ArgTy) =</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      CalleeArgInfo-&gt;<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a9ccdd07da05e067c1e31356005bb39b0">getPreloadedValue</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6">AMDGPUFunctionArgInfo::WORKITEM_ID_X</a>);</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordflow">if</span> (!OutgoingArg)</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    std::tie(OutgoingArg, ArgRC, ArgTy) =</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        CalleeArgInfo-&gt;<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a9ccdd07da05e067c1e31356005bb39b0">getPreloadedValue</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103">AMDGPUFunctionArgInfo::WORKITEM_ID_Y</a>);</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">if</span> (!OutgoingArg)</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    std::tie(OutgoingArg, ArgRC, ArgTy) =</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        CalleeArgInfo-&gt;<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a9ccdd07da05e067c1e31356005bb39b0">getPreloadedValue</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086">AMDGPUFunctionArgInfo::WORKITEM_ID_Z</a>);</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="keywordflow">if</span> (!OutgoingArg)</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160; </div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keyword">auto</span> WorkitemIDX =</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;      CallerArgInfo.getPreloadedValue(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6">AMDGPUFunctionArgInfo::WORKITEM_ID_X</a>);</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keyword">auto</span> WorkitemIDY =</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      CallerArgInfo.getPreloadedValue(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103">AMDGPUFunctionArgInfo::WORKITEM_ID_Y</a>);</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="keyword">auto</span> WorkitemIDZ =</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;      CallerArgInfo.getPreloadedValue(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086">AMDGPUFunctionArgInfo::WORKITEM_ID_Z</a>);</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160; </div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *IncomingArgX = std::get&lt;0&gt;(WorkitemIDX);</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *IncomingArgY = std::get&lt;0&gt;(WorkitemIDY);</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *IncomingArgZ = std::get&lt;0&gt;(WorkitemIDZ);</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160; </div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> NeedWorkItemIDX = !<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CB-&gt;hasFnAttr(<span class="stringliteral">&quot;amdgpu-no-workitem-id-x&quot;</span>);</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> NeedWorkItemIDY = !<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CB-&gt;hasFnAttr(<span class="stringliteral">&quot;amdgpu-no-workitem-id-y&quot;</span>);</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> NeedWorkItemIDZ = !<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CB-&gt;hasFnAttr(<span class="stringliteral">&quot;amdgpu-no-workitem-id-z&quot;</span>);</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160; </div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="comment">// If incoming ids are not packed we need to pack them.</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="comment">// FIXME: Should consider known workgroup size to eliminate known 0 cases.</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> InputReg;</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  <span class="keywordflow">if</span> (IncomingArgX &amp;&amp; !IncomingArgX-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#aa9bfb4bb223ce3b720ec0ff7260bce95">isMasked</a>() &amp;&amp; CalleeArgInfo-&gt;<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ada579eecd637ec5006a3bd6528b4bcc5">WorkItemIDX</a> &amp;&amp;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      NeedWorkItemIDX) {</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getMaxWorkitemID(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>(), 0) != 0) {</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      InputReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;      LI-&gt;loadInputValue(InputReg, MIRBuilder, IncomingArgX,</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                         std::get&lt;1&gt;(WorkitemIDX), std::get&lt;2&gt;(WorkitemIDX));</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      InputReg = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 0).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    }</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  }</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordflow">if</span> (IncomingArgY &amp;&amp; !IncomingArgY-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#aa9bfb4bb223ce3b720ec0ff7260bce95">isMasked</a>() &amp;&amp; CalleeArgInfo-&gt;<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a89c7432158b2f308f29bd9d024990df0">WorkItemIDY</a> &amp;&amp;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;      NeedWorkItemIDY &amp;&amp; <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getMaxWorkitemID(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>(), 1) != 0) {</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    LI-&gt;loadInputValue(<a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>, MIRBuilder, IncomingArgY, std::get&lt;1&gt;(WorkitemIDY),</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                       std::get&lt;2&gt;(WorkitemIDY));</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160; </div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a> = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8528b8088d41e3b859d4ea0f25e13991">buildShl</a>(S32, <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>, MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 10)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    InputReg = InputReg ? MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad93e8a9d68a578f6a53c70d39aef0dbe">buildOr</a>(S32, InputReg, <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0) : <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>;</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  }</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160; </div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">if</span> (IncomingArgZ &amp;&amp; !IncomingArgZ-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#aa9bfb4bb223ce3b720ec0ff7260bce95">isMasked</a>() &amp;&amp; CalleeArgInfo-&gt;<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6a2845dd7c699ffbb46fc6e809ffd2e4">WorkItemIDZ</a> &amp;&amp;</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;      NeedWorkItemIDZ &amp;&amp; <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getMaxWorkitemID(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>(), 2) != 0) {</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1ARCCC.html#a9a81d9a1b379cf08150b22e81d7dd006aceb189306b941666e679bf556207c1e4">Z</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    LI-&gt;loadInputValue(<a class="code" href="namespacellvm_1_1ARCCC.html#a9a81d9a1b379cf08150b22e81d7dd006aceb189306b941666e679bf556207c1e4">Z</a>, MIRBuilder, IncomingArgZ, std::get&lt;1&gt;(WorkitemIDZ),</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                       std::get&lt;2&gt;(WorkitemIDZ));</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160; </div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <a class="code" href="namespacellvm_1_1ARCCC.html#a9a81d9a1b379cf08150b22e81d7dd006aceb189306b941666e679bf556207c1e4">Z</a> = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8528b8088d41e3b859d4ea0f25e13991">buildShl</a>(S32, <a class="code" href="namespacellvm_1_1ARCCC.html#a9a81d9a1b379cf08150b22e81d7dd006aceb189306b941666e679bf556207c1e4">Z</a>, MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 20)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    InputReg = InputReg ? MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad93e8a9d68a578f6a53c70d39aef0dbe">buildOr</a>(S32, InputReg, <a class="code" href="namespacellvm_1_1ARCCC.html#a9a81d9a1b379cf08150b22e81d7dd006aceb189306b941666e679bf556207c1e4">Z</a>).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0) : <a class="code" href="namespacellvm_1_1ARCCC.html#a9a81d9a1b379cf08150b22e81d7dd006aceb189306b941666e679bf556207c1e4">Z</a>;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  }</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160; </div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  <span class="keywordflow">if</span> (!InputReg &amp;&amp;</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;      (NeedWorkItemIDX || NeedWorkItemIDY || NeedWorkItemIDZ)) {</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    InputReg = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keywordflow">if</span> (!IncomingArgX &amp;&amp; !IncomingArgY &amp;&amp; !IncomingArgZ) {</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;      <span class="comment">// We&#39;re in a situation where the outgoing function requires the workitem</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;      <span class="comment">// ID, but the calling function does not have it (e.g a graphics function</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;      <span class="comment">// calling a C calling convention function). This is illegal, but we need</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;      <span class="comment">// to produce something.</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;      MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>(InputReg);</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      <span class="comment">// Workitem ids are already packed, any of present incoming arguments will</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;      <span class="comment">// carry all required fields.</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;      <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> IncomingArg = <a class="code" href="structllvm_1_1ArgDescriptor.html#a8b00915373aa7284b9216ab854418aab">ArgDescriptor::createArg</a>(</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        IncomingArgX ? *IncomingArgX :</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        IncomingArgY ? *IncomingArgY : *IncomingArgZ, ~0u);</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;      LI-&gt;loadInputValue(InputReg, MIRBuilder, &amp;IncomingArg,</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                         &amp;AMDGPU::VGPR_32RegClass, S32);</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    }</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  }</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160; </div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordflow">if</span> (OutgoingArg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a523f3df17ae0b64f7d35d4caad3a54cc">isRegister</a>()) {</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordflow">if</span> (InputReg)</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      ArgRegs.emplace_back(OutgoingArg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a2ee87af66bd7eee85e5a7baabe20afe3">getRegister</a>(), InputReg);</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160; </div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordflow">if</span> (!CCInfo.<a class="code" href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">AllocateReg</a>(OutgoingArg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a2ee87af66bd7eee85e5a7baabe20afe3">getRegister</a>()))</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;failed to allocate implicit input argument&quot;</span>);</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Unhandled stack passed implicit input argument\n&quot;</span>);</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  }</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160; </div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;}</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">/// Returns a pair containing the fixed CCAssignFn and the vararg CCAssignFn for</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">/// CC.</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment"></span><span class="keyword">static</span> std::pair&lt;CCAssignFn *, CCAssignFn *&gt;</div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#acd9bccb345cbec51a3373835e639e5cb">  956</a></span>&#160;<a class="code" href="AMDGPUCallLowering_8cpp.html#acd9bccb345cbec51a3373835e639e5cb">getAssignFnsForCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI) {</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordflow">return</span> {TLI.<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keyword">false</span>), TLI.<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keyword">true</span>)};</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;}</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160; </div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#abb39ea120ecc0025997be3db77b17f07">  960</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUCallLowering_8cpp.html#abb39ea120ecc0025997be3db77b17f07">getCallOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;CallerF, <span class="keywordtype">bool</span> IsIndirect,</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                              <span class="keywordtype">bool</span> IsTailCall) {</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!(IsIndirect &amp;&amp; IsTailCall) &amp;&amp; <span class="stringliteral">&quot;Indirect calls can&#39;t be tail calls, &quot;</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                                        <span class="stringliteral">&quot;because the address can be divergent&quot;</span>);</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordflow">return</span> IsTailCall ? AMDGPU::SI_TCRETURN : AMDGPU::G_SI_CALL;</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;}</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160; </div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">// Add operands to call instruction to track the callee.</span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#a0f19540db0c8b48eebad9481053dc719">  968</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUCallLowering_8cpp.html#a0f19540db0c8b48eebad9481053dc719">addCallTargetOperands</a>(<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="classllvm_1_1CallInst.html">CallInst</a>,</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;                                  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;                                  AMDGPUCallLowering::CallLoweringInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) {</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee.isReg()) {</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <a class="code" href="classllvm_1_1CallInst.html">CallInst</a>.addReg(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee.getReg());</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    <a class="code" href="classllvm_1_1CallInst.html">CallInst</a>.addImm(0);</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee.isGlobal() &amp;&amp; <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee.getOffset() == 0) {</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="comment">// The call lowering lightly assumed we can directly encode a call target in</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="comment">// the instruction, which is not the case. Materialize the address here.</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee.getGlobal();</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keyword">auto</span> <a class="code" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a> = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a0ac2ceaa32ba0511bb9e14e6edfbc329">buildGlobalValue</a>(</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      <a class="code" href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a702d4986803a1782ba305b1c7a0f1c21">getAddressSpace</a>(), 64), GV);</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <a class="code" href="classllvm_1_1CallInst.html">CallInst</a>.addReg(<a class="code" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>.getReg(0));</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <a class="code" href="classllvm_1_1CallInst.html">CallInst</a>.add(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee);</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160; </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;}</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160; </div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#ae513c203a406e1186d2342cbdbf95765">  988</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#ae513c203a406e1186d2342cbdbf95765">AMDGPUCallLowering::doCallerAndCalleePassArgsTheSameWay</a>(</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;InArgs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;CallerF = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallerCC = CallerF.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160; </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="comment">// If the calling conventions match, then everything must be the same.</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordflow">if</span> (CalleeCC == CallerCC)</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160; </div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160; </div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="comment">// Make sure that the caller and callee preserve all of the same registers.</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegisterInfo();</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160; </div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CallerPreserved = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(MF, CallerCC);</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CalleePreserved = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(MF, CalleeCC);</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">regmaskSubsetEqual</a>(CallerPreserved, CalleePreserved))</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160; </div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="comment">// Check if the caller and callee will handle arguments in the same way.</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CalleeAssignFnFixed;</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CalleeAssignFnVarArg;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  std::tie(CalleeAssignFnFixed, CalleeAssignFnVarArg) =</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;      <a class="code" href="AMDGPUCallLowering_8cpp.html#acd9bccb345cbec51a3373835e639e5cb">getAssignFnsForCC</a>(CalleeCC, TLI);</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160; </div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CallerAssignFnFixed;</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *CallerAssignFnVarArg;</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  std::tie(CallerAssignFnFixed, CallerAssignFnVarArg) =</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      <a class="code" href="AMDGPUCallLowering_8cpp.html#acd9bccb345cbec51a3373835e639e5cb">getAssignFnsForCC</a>(CallerCC, TLI);</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160; </div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="comment">// FIXME: We are not accounting for potential differences in implicitly passed</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="comment">// inputs, but only the fixed ABI is supported now anyway.</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <a class="code" href="structllvm_1_1CallLowering_1_1IncomingValueAssigner.html">IncomingValueAssigner</a> CalleeAssigner(CalleeAssignFnFixed,</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;                                       CalleeAssignFnVarArg);</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <a class="code" href="structllvm_1_1CallLowering_1_1IncomingValueAssigner.html">IncomingValueAssigner</a> CallerAssigner(CallerAssignFnFixed,</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;                                       CallerAssignFnVarArg);</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1CallLowering.html#a479378216af352a6202281eb9b5b202a">resultsCompatible</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, MF, InArgs, CalleeAssigner, CallerAssigner);</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;}</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160; </div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a8b1432c767e3cc50f7cb6900285d003f"> 1030</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a8b1432c767e3cc50f7cb6900285d003f">AMDGPUCallLowering::areCalleeOutgoingArgsTailCallable</a>(</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;OutArgs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="comment">// If there are no outgoing arguments, then we are done.</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">if</span> (OutArgs.empty())</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160; </div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;CallerF = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv;</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallerCC = CallerF.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160; </div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnFixed;</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnVarArg;</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  std::tie(AssignFnFixed, AssignFnVarArg) = <a class="code" href="AMDGPUCallLowering_8cpp.html#acd9bccb345cbec51a3373835e639e5cb">getAssignFnsForCC</a>(CalleeCC, TLI);</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160; </div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="comment">// We have outgoing arguments. Make sure that we can tail call with them.</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> OutLocs;</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> OutInfo(CalleeCC, <span class="keyword">false</span>, MF, OutLocs, CallerF.<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>());</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <a class="code" href="structllvm_1_1CallLowering_1_1OutgoingValueAssigner.html">OutgoingValueAssigner</a> Assigner(AssignFnFixed, AssignFnVarArg);</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160; </div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#ac6db7ce806dd7cbdce7f3c1b06dcd54e">determineAssignments</a>(Assigner, OutArgs, OutInfo)) {</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Could not analyze call operands.\n&quot;</span>);</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  }</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160; </div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="comment">// Make sure that they can fit on the caller&#39;s stack.</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordflow">if</span> (OutInfo.<a class="code" href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">getNextStackOffset</a>() &gt; FuncInfo-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8dfc4fda1143629434233e69be38fd3b">getBytesInStackArgArea</a>()) {</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Cannot fit call operands on caller&#39;s stack.\n&quot;</span>);</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  }</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160; </div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="comment">// Verify that the parameters in callee-saved registers match.</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegisterInfo();</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CallerPreservedMask = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(MF, CallerCC);</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1CallLowering.html#ab7cbed44cf5366935e93c0a0182dfd5f">parametersInCSRMatch</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, CallerPreservedMask, OutLocs, OutArgs);</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;}</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment">/// Return true if the calling convention is one that we can guarantee TCO for.</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"> 1072</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUCallLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feedabc8e2ee40a84687a9e12fd08784b87ba">CallingConv::Fast</a>;</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;}</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">/// Return true if we might ever do TCO for calls with this calling convention.</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="AMDGPUCallLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504"> 1077</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUCallLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) {</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feedafd841a49aec1539bc88abc8ff9e170fb">CallingConv::C</a>:</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>:</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDGPUCallLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>);</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  }</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;}</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160; </div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a1c1ba0852c28df8598b5a0d2f0abb3aa"> 1087</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a1c1ba0852c28df8598b5a0d2f0abb3aa">AMDGPUCallLowering::isEligibleForTailCallOptimization</a>(</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;InArgs, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;OutArgs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="comment">// Must pass all target-independent checks in order to tail call optimize.</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsTailCall)</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160; </div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <span class="comment">// Indirect calls can&#39;t be tail calls, because the address can be divergent.</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="comment">// TODO Check divergence info if the call really is divergent.</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee.isReg())</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160; </div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.getMF();</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;CallerF = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv;</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallerCC = CallerF.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160; </div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().getRegisterInfo();</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CallerPreserved = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(MF, CallerCC);</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="comment">// Kernels aren&#39;t callable, and don&#39;t have a live in return address so it</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="comment">// doesn&#39;t make sense to do a tail call with entry functions.</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">if</span> (!CallerPreserved)</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160; </div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AMDGPUCallLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a>(CalleeCC)) {</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Calling convention cannot be tail called.\n&quot;</span>);</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  }</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160; </div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">any_of</a>(CallerF.<a class="code" href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">args</a>(), [](<span class="keyword">const</span> <a class="code" href="classllvm_1_1Argument.html">Argument</a> &amp;A) {</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;        return A.hasByValAttr() || A.hasSwiftErrorAttr();</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      })) {</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Cannot tail call from callers with byval &quot;</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                         <span class="stringliteral">&quot;or swifterror arguments\n&quot;</span>);</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  }</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160; </div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="comment">// If we have -tailcallopt, then we&#39;re done.</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>)</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDGPUCallLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a>(CalleeCC) &amp;&amp; CalleeCC == CallerF.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160; </div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="comment">// Verify that the incoming and outgoing arguments from the callee are</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="comment">// safe to tail call.</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUCallLowering.html#ae513c203a406e1186d2342cbdbf95765">doCallerAndCalleePassArgsTheSameWay</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, MF, InArgs)) {</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;        &lt;&lt; <span class="stringliteral">&quot;... Caller and callee have incompatible calling conventions.\n&quot;</span>);</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  }</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160; </div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a8b1432c767e3cc50f7cb6900285d003f">areCalleeOutgoingArgsTailCallable</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, MF, OutArgs))</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160; </div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;... Call is eligible for tail call optimization.\n&quot;</span>);</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;}</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160; </div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">// Insert outgoing implicit arguments for a call, by inserting copies to the</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">// implicit argument registers and adding the necessary implicit uses to the</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">// call instruction.</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a51aa37187bcb991c5b93efdc39548799"> 1147</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a51aa37187bcb991c5b93efdc39548799">AMDGPUCallLowering::handleImplicitCallArguments</a>(</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;<a class="code" href="classllvm_1_1CallInst.html">CallInst</a>,</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;FuncInfo,</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;std::pair&lt;MCRegister, Register&gt;&gt; ImplicitArgRegs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.enableFlatScratch()) {</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <span class="comment">// Insert copies for the SRD. In the HSA case, this should be an identity</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <span class="comment">// copy.</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <span class="keyword">auto</span> ScratchRSrcReg = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(<a class="code" href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">LLT::fixed_vector</a>(4, 32),</div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                                               FuncInfo.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2f10d8d12924c5866f49408dad1b8f1f">getScratchRSrcReg</a>());</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3, ScratchRSrcReg);</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <a class="code" href="classllvm_1_1CallInst.html">CallInst</a>.addReg(AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  }</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160; </div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordflow">for</span> (std::pair&lt;MCRegister, Register&gt; ArgReg : ImplicitArgRegs) {</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>((<a class="code" href="classllvm_1_1Register.html">Register</a>)ArgReg.first, ArgReg.second);</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <a class="code" href="classllvm_1_1CallInst.html">CallInst</a>.addReg(ArgReg.first, <a class="code" href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  }</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;}</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160; </div>
<div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#a0c3beb54f8fa06f2fd8074561a5a515c"> 1166</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a0c3beb54f8fa06f2fd8074561a5a515c">AMDGPUCallLowering::lowerTailCall</a>(</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder, <a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ArgInfo&gt;</a> &amp;OutArgs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *FuncInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160; </div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <span class="comment">// True when we&#39;re tail calling, but without -tailcallopt.</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keywordtype">bool</span> IsSibCall = !MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">GuaranteedTailCallOpt</a>;</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160; </div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="comment">// Find out which ABI gets to decide where things go.</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC = <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv;</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnFixed;</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnVarArg;</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  std::tie(AssignFnFixed, AssignFnVarArg) = <a class="code" href="AMDGPUCallLowering_8cpp.html#acd9bccb345cbec51a3373835e639e5cb">getAssignFnsForCC</a>(CalleeCC, TLI);</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160; </div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> CallSeqStart;</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <span class="keywordflow">if</span> (!IsSibCall)</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    CallSeqStart = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AMDGPU::ADJCALLSTACKUP);</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160; </div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="AMDGPUCallLowering_8cpp.html#abb39ea120ecc0025997be3db77b17f07">getCallOpcode</a>(MF, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee.isReg(), <span class="keyword">true</span>);</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keyword">auto</span> MIB = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">buildInstrNoInsert</a>(Opc);</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AMDGPUCallLowering_8cpp.html#a0f19540db0c8b48eebad9481053dc719">addCallTargetOperands</a>(MIB, MIRBuilder, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>))</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160; </div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="comment">// Byte offset for the tail call. When we are sibcalling, this will always</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="comment">// be 0.</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160; </div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="comment">// Tell the call which registers are clobbered.</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegisterInfo();</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a> = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(MF, CalleeCC);</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  MIB.addRegMask(<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>);</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160; </div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="comment">// FPDiff is the byte offset of the call&#39;s argument area from the callee&#39;s.</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="comment">// Stores to callee stack arguments will be placed in FixedStackSlots offset</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="comment">// by this amount for a tail call. In a sibling call it must be 0 because the</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="comment">// caller will deallocate the entire stack and the callee still expects its</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="comment">// arguments to begin at SP+0.</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordtype">int</span> FPDiff = 0;</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160; </div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="comment">// This will be 0 for sibcalls, potentially nonzero for tail calls produced</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="comment">// by -tailcallopt. For sibcalls, the memory operands for the call are</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="comment">// already available in the caller&#39;s incoming argument space.</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keywordtype">unsigned</span> NumBytes = 0;</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">if</span> (!IsSibCall) {</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="comment">// We aren&#39;t sibcalling, so we need to compute FPDiff. We need to do this</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <span class="comment">// before handling assignments, because FPDiff must be known for memory</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="comment">// arguments.</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordtype">unsigned</span> NumReusableBytes = FuncInfo-&gt;getBytesInStackArgArea();</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> OutLocs;</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    <a class="code" href="classllvm_1_1CCState.html">CCState</a> OutInfo(CalleeCC, <span class="keyword">false</span>, MF, OutLocs, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext());</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160; </div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="comment">// FIXME: Not accounting for callee implicit inputs</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <a class="code" href="structllvm_1_1CallLowering_1_1OutgoingValueAssigner.html">OutgoingValueAssigner</a> CalleeAssigner(AssignFnFixed, AssignFnVarArg);</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#ac6db7ce806dd7cbdce7f3c1b06dcd54e">determineAssignments</a>(CalleeAssigner, OutArgs, OutInfo))</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160; </div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="comment">// The callee will pop the argument stack as a tail call. Thus, we must</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="comment">// keep it 16-byte aligned.</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    NumBytes = <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(OutInfo.<a class="code" href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">getNextStackOffset</a>(), <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getStackAlignment());</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160; </div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="comment">// FPDiff will be negative if this tail call requires more space than we</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="comment">// would automatically have in our incoming argument space. Positive if we</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="comment">// actually shrink the stack.</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    FPDiff = NumReusableBytes - NumBytes;</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160; </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="comment">// The stack pointer must be 16-byte aligned at all times it&#39;s used for a</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="comment">// memory operation, which in practice means at *all* times and in</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="comment">// particular across call boundaries. Therefore our own arguments started at</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    <span class="comment">// a 16-byte aligned SP and the delta applied for the tail call should</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <span class="comment">// satisfy the same constraint.</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a25f1d7ccf87af8d87fcb950f7ed758b5">isAligned</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getStackAlignment(), FPDiff) &amp;&amp;</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;           <span class="stringliteral">&quot;unaligned stack on tail call&quot;</span>);</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  }</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160; </div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsVarArg, MF, ArgLocs, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext());</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160; </div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="comment">// We could pass MIB and directly add the implicit uses to the call</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="comment">// now. However, as an aesthetic choice, place implicit argument operands</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="comment">// after the ordinary user argument registers.</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MCRegister, Register&gt;</a>, 12&gt; ImplicitArgRegs;</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160; </div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv != <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>) {</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="comment">// With a fixed ABI, allocate fixed registers before user arguments.</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUCallLowering.html#acd68e3a252b34874fcba6b05737fb644">passSpecialInputs</a>(MIRBuilder, CCInfo, ImplicitArgRegs, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>))</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  }</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160; </div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <a class="code" href="structllvm_1_1CallLowering_1_1OutgoingValueAssigner.html">OutgoingValueAssigner</a> Assigner(AssignFnFixed, AssignFnVarArg);</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160; </div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#ac6db7ce806dd7cbdce7f3c1b06dcd54e">determineAssignments</a>(Assigner, OutArgs, CCInfo))</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160; </div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="comment">// Do the actual argument marshalling.</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  AMDGPUOutgoingArgHandler Handler(MIRBuilder, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MIB, <span class="keyword">true</span>, FPDiff);</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a09fbd9a56ce0346e32217588bb4371fa">handleAssignments</a>(Handler, OutArgs, CCInfo, ArgLocs, MIRBuilder))</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160; </div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a51aa37187bcb991c5b93efdc39548799">handleImplicitCallArguments</a>(MIRBuilder, MIB, <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, *FuncInfo, ImplicitArgRegs);</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160; </div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="comment">// If we have -tailcallopt, we need to adjust the stack. We&#39;ll do the call</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="comment">// sequence start and end here.</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="keywordflow">if</span> (!IsSibCall) {</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    MIB-&gt;getOperand(1).setImm(FPDiff);</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    CallSeqStart.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(NumBytes).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="comment">// End the call sequence *before* emitting the call. Normally, we would</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <span class="comment">// tidy the frame up after the call. However, here, we&#39;ve laid out the</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    <span class="comment">// parameters so that when SP is reset, they will be in the correct</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <span class="comment">// location.</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AMDGPU::ADJCALLSTACKDOWN).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(NumBytes).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  }</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160; </div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="comment">// Now we can add the actual call instruction to the correct basic block.</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">insertInstr</a>(MIB);</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160; </div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="comment">// If Callee is a reg, since it is used by a target specific</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="comment">// instruction, it must have a register class matching the</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="comment">// constraint of that instruction.</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160; </div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="comment">// FIXME: We should define regbankselectable call instructions to handle</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="comment">// divergent call targets.</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keywordflow">if</span> (MIB-&gt;getOperand(0).isReg()) {</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(<a class="code" href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">constrainOperandRegClass</a>(</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;        MF, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getInstrInfo(), *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegBankInfo(), *MIB,</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;        MIB-&gt;getDesc(), MIB-&gt;getOperand(0), 0));</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  }</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160; </div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a701abf47478571dfb8c619678b7ce7d7">setHasTailCall</a>();</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.LoweredTailCall = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;}</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160; </div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUCallLowering.html#ae1eb226b5600f7802dc31d1903a5040e"> 1303</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#ae1eb226b5600f7802dc31d1903a5040e">AMDGPUCallLowering::lowerCall</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;MIRBuilder,</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;                                   <a class="code" href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html">CallLoweringInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsVarArg) {</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Variadic functions not implemented\n&quot;</span>);</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  }</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160; </div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegisterInfo();</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160; </div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>();</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> &amp;TLI = *getTLI&lt;SITargetLowering&gt;();</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a> = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getDataLayout();</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160; </div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 8&gt;</a> OutArgs;</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;OrigArg : <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.OrigArgs)</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#a57d1263b6f2a16c765d594a59c2f8130">splitToValueTypes</a>(OrigArg, OutArgs, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv);</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160; </div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;ArgInfo, 8&gt;</a> InArgs;</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CanLowerReturn &amp;&amp; !<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.OrigRet.Ty-&gt;isVoidTy())</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#a57d1263b6f2a16c765d594a59c2f8130">splitToValueTypes</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.OrigRet, InArgs, <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv);</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160; </div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="comment">// If we can lower as a tail call, do that instead.</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="keywordtype">bool</span> CanTailCallOpt =</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;      <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a1c1ba0852c28df8598b5a0d2f0abb3aa">isEligibleForTailCallOptimization</a>(MIRBuilder, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, InArgs, OutArgs);</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160; </div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="comment">// We must emit a tail call if we have musttail.</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsMustTailCall &amp;&amp; !CanTailCallOpt) {</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Failed to lower musttail call as tail call\n&quot;</span>);</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  }</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160; </div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsTailCall = CanTailCallOpt;</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;  <span class="keywordflow">if</span> (CanTailCallOpt)</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a0c3beb54f8fa06f2fd8074561a5a515c">lowerTailCall</a>(MIRBuilder, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, OutArgs);</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160; </div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="comment">// Find out which ABI gets to decide where things go.</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnFixed;</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *AssignFnVarArg;</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  std::tie(AssignFnFixed, AssignFnVarArg) =</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;      <a class="code" href="AMDGPUCallLowering_8cpp.html#acd9bccb345cbec51a3373835e639e5cb">getAssignFnsForCC</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv, TLI);</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160; </div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AMDGPU::ADJCALLSTACKUP)</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160; </div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="comment">// Create a temporarily-floating call instruction so we can add the implicit</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <span class="comment">// uses of arg registers.</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <span class="keywordtype">unsigned</span> Opc = <a class="code" href="AMDGPUCallLowering_8cpp.html#abb39ea120ecc0025997be3db77b17f07">getCallOpcode</a>(MF, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.Callee.isReg(), <span class="keyword">false</span>);</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160; </div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keyword">auto</span> MIB = MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">buildInstrNoInsert</a>(Opc);</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getReturnAddressReg(MF));</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160; </div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AMDGPUCallLowering_8cpp.html#a0f19540db0c8b48eebad9481053dc719">addCallTargetOperands</a>(MIB, MIRBuilder, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>))</div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160; </div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="comment">// Tell the call which registers are clobbered.</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a> = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(MF, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv);</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  MIB.addRegMask(<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>);</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160; </div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;CCValAssign, 16&gt;</a> ArgLocs;</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <a class="code" href="classllvm_1_1CCState.html">CCState</a> CCInfo(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsVarArg, MF, ArgLocs, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getContext());</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160; </div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="comment">// We could pass MIB and directly add the implicit uses to the call</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="comment">// now. However, as an aesthetic choice, place implicit argument operands</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <span class="comment">// after the ordinary user argument registers.</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MCRegister, Register&gt;</a>, 12&gt; ImplicitArgRegs;</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160; </div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv != <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>) {</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="comment">// With a fixed ABI, allocate fixed registers before user arguments.</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUCallLowering.html#acd68e3a252b34874fcba6b05737fb644">passSpecialInputs</a>(MIRBuilder, CCInfo, ImplicitArgRegs, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>))</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  }</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160; </div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="comment">// Do the actual argument marshalling.</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 8&gt;</a> PhysRegs;</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160; </div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <a class="code" href="structllvm_1_1CallLowering_1_1OutgoingValueAssigner.html">OutgoingValueAssigner</a> Assigner(AssignFnFixed, AssignFnVarArg);</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#ac6db7ce806dd7cbdce7f3c1b06dcd54e">determineAssignments</a>(Assigner, OutArgs, CCInfo))</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160; </div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  AMDGPUOutgoingArgHandler Handler(MIRBuilder, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MIB, <span class="keyword">false</span>);</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a09fbd9a56ce0346e32217588bb4371fa">handleAssignments</a>(Handler, OutArgs, CCInfo, ArgLocs, MIRBuilder))</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160; </div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160; </div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUCallLowering.html#a51aa37187bcb991c5b93efdc39548799">handleImplicitCallArguments</a>(MIRBuilder, MIB, <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>, *MFI, ImplicitArgRegs);</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160; </div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="comment">// Get a count of how many bytes are to be pushed on the stack.</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordtype">unsigned</span> NumBytes = CCInfo.<a class="code" href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">getNextStackOffset</a>();</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160; </div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  <span class="comment">// If Callee is a reg, since it is used by a target specific</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="comment">// instruction, it must have a register class matching the</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="comment">// constraint of that instruction.</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160; </div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="comment">// FIXME: We should define regbankselectable call instructions to handle</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="comment">// divergent call targets.</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordflow">if</span> (MIB-&gt;getOperand(1).isReg()) {</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    MIB-&gt;getOperand(1).setReg(<a class="code" href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">constrainOperandRegClass</a>(</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;        MF, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getInstrInfo(),</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;        *<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegBankInfo(), *MIB, MIB-&gt;getDesc(), MIB-&gt;getOperand(1),</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;        1));</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  }</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160; </div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="comment">// Now we can add the actual call instruction to the correct position.</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">insertInstr</a>(MIB);</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160; </div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="comment">// Finally we can copy the returned value back into its virtual-register. In</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="comment">// symmetry with the arguments, the physical register must be an</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="comment">// implicit-define of the call instruction.</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CanLowerReturn &amp;&amp; !<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.OrigRet.Ty-&gt;isVoidTy()) {</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *RetAssignFn = TLI.<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">CCAssignFnForReturn</a>(<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv,</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;                                                      <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsVarArg);</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    <a class="code" href="structllvm_1_1CallLowering_1_1IncomingValueAssigner.html">IncomingValueAssigner</a> Assigner(RetAssignFn);</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <a class="code" href="structllvm_1_1CallReturnHandler.html">CallReturnHandler</a> Handler(MIRBuilder, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, MIB);</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1CallLowering.html#a456e7a70436535fdd97f51072e7e81ea">determineAndHandleAssignments</a>(Handler, Assigner, InArgs, MIRBuilder,</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                                       <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CallConv, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.IsVarArg))</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  }</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160; </div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> CalleePopBytes = NumBytes;</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160; </div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  MIRBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">buildInstr</a>(AMDGPU::ADJCALLSTACKDOWN)</div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(CalleePopBytes);</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160; </div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.CanLowerReturn) {</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <a class="code" href="classllvm_1_1CallLowering.html#a33a30176a7fd636333a4e618ef109f57">insertSRetLoads</a>(MIRBuilder, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.OrigRet.Ty, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.OrigRet.Regs,</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;                    <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.DemoteRegister, <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>.DemoteStackIndex);</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  }</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160; </div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_ab7c2e47e51795ce2f60500846109d5a7"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#ab7c2e47e51795ce2f60500846109d5a7">llvm::CCValAssign::getLocVT</a></div><div class="ttdeci">MVT getLocVT() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00130">CallingConvLower.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_ac889107f09b05137fd5964343a935a6c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ac889107f09b05137fd5964343a935a6c">llvm::MachineRegisterInfo::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister Reg, Register vreg=Register())</div><div class="ttdoc">addLiveIn - Add the specified register as a live-in.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00985">MachineRegisterInfo.h:985</a></div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="lib_2Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00029">README.txt:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00155">Alignment.h:155</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">llvm::AMDGPUFunctionArgInfo::PreloadedValue</a></div><div class="ttdeci">PreloadedValue</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00098">AMDGPUArgumentUsageInfo.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a925fa2d0d69a93aed3ece2a3497bd459"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a925fa2d0d69a93aed3ece2a3497bd459">llvm::SIMachineFunctionInfo::setIfReturnsVoid</a></div><div class="ttdeci">void setIfReturnsVoid(bool Value)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00974">SIMachineFunctionInfo.h:974</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba32b5333e2f708d7eeb05c12e415b8fd4"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba32b5333e2f708d7eeb05c12e415b8fd4">llvm::AMDGPUFunctionArgInfo::QUEUE_PTR</a></div><div class="ttdeci">@ QUEUE_PTR</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00102">AMDGPUArgumentUsageInfo.h:102</a></div></div>
<div class="ttc" id="aclassllvm_1_1Argument_html"><div class="ttname"><a href="classllvm_1_1Argument.html">llvm::Argument</a></div><div class="ttdoc">This class represents an incoming formal argument to a Function.</div><div class="ttdef"><b>Definition:</b> <a href="Argument_8h_source.html#l00028">Argument.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a51aa37187bcb991c5b93efdc39548799"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a51aa37187bcb991c5b93efdc39548799">llvm::AMDGPUCallLowering::handleImplicitCallArguments</a></div><div class="ttdeci">void handleImplicitCallArguments(MachineIRBuilder &amp;MIRBuilder, MachineInstrBuilder &amp;CallInst, const GCNSubtarget &amp;ST, const SIMachineFunctionInfo &amp;MFI, ArrayRef&lt; std::pair&lt; MCRegister, Register &gt;&gt; ImplicitArgRegs) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l01147">AMDGPUCallLowering.cpp:1147</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a393a9a9f611c326cabf217b4c360e2e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a393a9a9f611c326cabf217b4c360e2e6">llvm::AMDGPU::getCodeObjectVersion</a></div><div class="ttdeci">unsigned getCodeObjectVersion(const Module &amp;M)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00153">AMDGPUBaseInfo.cpp:153</a></div></div>
<div class="ttc" id="anamespacellvm_html_a25f1d7ccf87af8d87fcb950f7ed758b5"><div class="ttname"><a href="namespacellvm.html#a25f1d7ccf87af8d87fcb950f7ed758b5">llvm::isAligned</a></div><div class="ttdeci">bool isAligned(Align Lhs, uint64_t SizeInBytes)</div><div class="ttdoc">Checks that SizeInBytes is a multiple of the alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00145">Alignment.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_a13726c00b6a447734d47ecaae49ebbd0"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a13726c00b6a447734d47ecaae49ebbd0">llvm::AMDGPUMachineFunction::getLDSKernelIdMetadata</a></div><div class="ttdeci">static std::optional&lt; uint32_t &gt; getLDSKernelIdMetadata(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8cpp_source.html#l00203">AMDGPUMachineFunction.cpp:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00131">MachineInstrBuilder.h:131</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetOptions_html_ad54fc81a4ef7ab96137a9b6e78fdf838"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#ad54fc81a4ef7ab96137a9b6e78fdf838">llvm::TargetOptions::GuaranteedTailCallOpt</a></div><div class="ttdeci">unsigned GuaranteedTailCallOpt</div><div class="ttdoc">GuaranteedTailCallOpt - This flag is enabled when -tailcallopt is specified on the commandline.</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00221">TargetOptions.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a0ac2ceaa32ba0511bb9e14e6edfbc329"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a0ac2ceaa32ba0511bb9e14e6edfbc329">llvm::MachineIRBuilder::buildGlobalValue</a></div><div class="ttdeci">MachineInstrBuilder buildGlobalValue(const DstOp &amp;Res, const GlobalValue *GV)</div><div class="ttdoc">Build and insert Res = G_GLOBAL_VALUE GV.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00154">MachineIRBuilder.cpp:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a0b44832d4b6bb57b0e8c61fc3242547b"><div class="ttname"><a href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">llvm::Function::args</a></div><div class="ttdeci">iterator_range&lt; arg_iterator &gt; args()</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00790">Function.h:790</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac88fe1d3a61b056a4f64fbbb156a62ff"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a></div><div class="ttdeci">We currently emits eax Perhaps this is what we really should generate is Is imull three or four cycles eax eax The current instruction priority is based on pattern complexity The former is more complex because it folds a load so the latter will not be emitted Perhaps we should use AddedComplexity to give LEA32r a higher priority We should always try to match LEA first since the LEA matching code does some estimate to determine whether the match is profitable if we care more about code then imull is better It s two bytes shorter than movl leal On a Pentium M</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00252">README.txt:252</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00149">ValueTypes.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_aad95decfd80480c423b30843c7014b53"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aad95decfd80480c423b30843c7014b53">llvm::SIMachineFunctionInfo::getPreloadedReg</a></div><div class="ttdeci">MCRegister getPreloadedReg(AMDGPUFunctionArgInfo::PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00834">SIMachineFunctionInfo.h:834</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00027">AMDGPUISelLowering.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00168">CallingConvLower.h:168</a></div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html_a8b00915373aa7284b9216ab854418aab"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a8b00915373aa7284b9216ab854418aab">llvm::ArgDescriptor::createArg</a></div><div class="ttdeci">static constexpr ArgDescriptor createArg(const ArgDescriptor &amp;Arg, unsigned Mask)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00054">AMDGPUArgumentUsageInfo.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_af865c2eb29210cd8301b25be349dd6a5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">llvm::SITargetLowering::allocateSystemSGPRs</a></div><div class="ttdeci">void allocateSystemSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, SIMachineFunctionInfo &amp;Info, CallingConv::ID CallConv, bool IsShader) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02179">SIISelLowering.cpp:2179</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a8528b8088d41e3b859d4ea0f25e13991"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a8528b8088d41e3b859d4ea0f25e13991">llvm::MachineIRBuilder::buildShl</a></div><div class="ttdeci">MachineInstrBuilder buildShl(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, std::optional&lt; unsigned &gt; Flags=std::nullopt)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01622">MachineIRBuilder.h:1622</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00023">AMDGPUArgumentUsageInfo.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_a3986e436467855478f909c9b2226a066"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#a3986e436467855478f909c9b2226a066">allocateHSAUserSGPRs</a></div><div class="ttdeci">static void allocateHSAUserSGPRs(CCState &amp;CCInfo, MachineIRBuilder &amp;B, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00451">AMDGPUCallLowering.cpp:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a9dcbe3b8e2d07be27bfdd1cd6b7b8edd"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a9dcbe3b8e2d07be27bfdd1cd6b7b8edd">llvm::AMDGPUCallLowering::AMDGPUCallLowering</a></div><div class="ttdeci">AMDGPUCallLowering(const AMDGPUTargetLowering &amp;TLI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00260">AMDGPUCallLowering.cpp:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a5360139c6b31d85cf3e29e2e6b7cf873"><div class="ttname"><a href="classllvm_1_1LLT.html#a5360139c6b31d85cf3e29e2e6b7cf873">llvm::LLT::vector</a></div><div class="ttdeci">static constexpr LLT vector(ElementCount EC, unsigned ScalarSizeInBits)</div><div class="ttdoc">Get a low-level vector of some number of elements and element width.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00056">LowLevelTypeImpl.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feedabc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feedabc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdeci">@ Fast</div><div class="ttdoc">Attempts to make calls as fast as possible (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00041">CallingConv.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a29d1843168921213f2b65b3d9f743bff"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">llvm::SIMachineFunctionInfo::getArgInfo</a></div><div class="ttdeci">AMDGPUFunctionArgInfo &amp; getArgInfo()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00821">SIMachineFunctionInfo.h:821</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a0d496cc15e312863869a384532968143"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a0d496cc15e312863869a384532968143">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, Align base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00469">MachineFunction.cpp:469</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b">llvm::CallingConv::AMDGPU_Gfx</a></div><div class="ttdeci">@ AMDGPU_Gfx</div><div class="ttdoc">Used for AMD graphics targets.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00229">CallingConv.h:229</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueHandler_html_a15b5113436d486ced47ff4d899718bd9"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html#a15b5113436d486ced47ff4d899718bd9">llvm::CallLowering::ValueHandler::extendRegister</a></div><div class="ttdeci">Register extendRegister(Register ValReg, CCValAssign &amp;VA, unsigned MaxSizeBits=0)</div><div class="ttdoc">Extend a register to the location type given in VA, capped at extending to at most MaxSize bits.</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l01135">CallLowering.cpp:1135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00156">MachineRegisterInfo.h:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdeci">@ MOInvariant</div><div class="ttdoc">The memory access always returns the same value (or traps).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00144">MachineMemOperand.h:144</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUArgumentUsageInfo_html_a391a33f74181fc1b077d729554d29f0e"><div class="ttname"><a href="classllvm_1_1AMDGPUArgumentUsageInfo.html#a391a33f74181fc1b077d729554d29f0e">llvm::AMDGPUArgumentUsageInfo::FixedABIFunctionInfo</a></div><div class="ttdeci">static const AMDGPUFunctionArgInfo FixedABIFunctionInfo</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00168">AMDGPUArgumentUsageInfo.h:168</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueHandler_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html">llvm::CallLowering::ValueHandler</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00229">CallLowering.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a67021459c7ef8f9a634b4eac7ffd0f96"><div class="ttname"><a href="classllvm_1_1LLT.html#a67021459c7ef8f9a634b4eac7ffd0f96">llvm::LLT::scalar</a></div><div class="ttdeci">static constexpr LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a27d5d8ef82302b739ba3ca8be1a5513d">llvm::ISD::ANY_EXTEND</a></div><div class="ttdeci">@ ANY_EXTEND</div><div class="ttdoc">ANY_EXTEND - Used for integer types. The high bits are undefined.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00766">ISDOpcodes.h:766</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function.</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00315">Function.cpp:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1OutgoingValueHandler_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1OutgoingValueHandler.html">llvm::CallLowering::OutgoingValueHandler</a></div><div class="ttdoc">Base class for ValueHandlers used for arguments passed to a function call, or for return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00333">CallLowering.h:333</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdeci">@ MODereferenceable</div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn't trap).</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00142">MachineMemOperand.h:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a9cc1aea4b14234362915bdb5c776573f"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9cc1aea4b14234362915bdb5c776573f">llvm::MachineRegisterInfo::getLiveInVirtReg</a></div><div class="ttdeci">Register getLiveInVirtReg(MCRegister PReg) const</div><div class="ttdoc">getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in virtual r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00458">MachineRegisterInfo.cpp:458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feedafd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feedafd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_a57d1263b6f2a16c765d594a59c2f8130"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a57d1263b6f2a16c765d594a59c2f8130">llvm::CallLowering::splitToValueTypes</a></div><div class="ttdeci">void splitToValueTypes(const ArgInfo &amp;OrigArgInfo, SmallVectorImpl&lt; ArgInfo &gt; &amp;SplitArgs, const DataLayout &amp;DL, CallingConv::ID CallConv, SmallVectorImpl&lt; uint64_t &gt; *Offsets=nullptr) const</div><div class="ttdoc">Break OrigArgInfo into one or more pieces the calling convention can process, returned in SplitArgs.</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00250">CallLowering.cpp:250</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_a0f19540db0c8b48eebad9481053dc719"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#a0f19540db0c8b48eebad9481053dc719">addCallTargetOperands</a></div><div class="ttdeci">static bool addCallTargetOperands(MachineInstrBuilder &amp;CallInst, MachineIRBuilder &amp;MIRBuilder, AMDGPUCallLowering::CallLoweringInfo &amp;Info)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00968">AMDGPUCallLowering.cpp:968</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_ae1eb226b5600f7802dc31d1903a5040e"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#ae1eb226b5600f7802dc31d1903a5040e">llvm::AMDGPUCallLowering::lowerCall</a></div><div class="ttdeci">bool lowerCall(MachineIRBuilder &amp;MIRBuilder, CallLoweringInfo &amp;Info) const override</div><div class="ttdoc">This hook must be implemented to lower the given call instruction, including argument and return valu...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l01303">AMDGPUCallLowering.cpp:1303</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab4d4bc901fedd8857f647dcc2c0d71de"><div class="ttname"><a href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">llvm::max</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; max(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00337">FileCheck.cpp:337</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae04499daa8807ddb4d00e7ed18b1698f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae04499daa8807ddb4d00e7ed18b1698f">llvm::MachineIRBuilder::buildInstrNoInsert</a></div><div class="ttdeci">MachineInstrBuilder buildInstrNoInsert(unsigned Opcode)</div><div class="ttdoc">Build but don't insert &lt;empty&gt; = Opcode &lt;empty&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00039">MachineIRBuilder.cpp:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba366e1eac31eeb1a1892d62ccfc0c8cf8">llvm::MipsISD::Ret</a></div><div class="ttdeci">@ Ret</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00119">MipsISelLowering.h:119</a></div></div>
<div class="ttc" id="aMachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a7da5cc6e8aadd4d5fb6dd68f8ec12b7e"><div class="ttname"><a href="classllvm_1_1LLT.html#a7da5cc6e8aadd4d5fb6dd68f8ec12b7e">llvm::LLT::isVector</a></div><div class="ttdeci">constexpr bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00129">LowLevelTypeImpl.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a1c1ba0852c28df8598b5a0d2f0abb3aa"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a1c1ba0852c28df8598b5a0d2f0abb3aa">llvm::AMDGPUCallLowering::isEligibleForTailCallOptimization</a></div><div class="ttdeci">bool isEligibleForTailCallOptimization(MachineIRBuilder &amp;MIRBuilder, CallLoweringInfo &amp;Info, SmallVectorImpl&lt; ArgInfo &gt; &amp;InArgs, SmallVectorImpl&lt; ArgInfo &gt; &amp;OutArgs) const</div><div class="ttdoc">Returns true if the call can be lowered as a tail call.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l01087">AMDGPUCallLowering.cpp:1087</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html_ade69181df61b7b2bc7287062cf0847ce"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html#ade69181df61b7b2bc7287062cf0847ce">llvm::FunctionLoweringInfo::CanLowerReturn</a></div><div class="ttdeci">bool CanLowerReturn</div><div class="ttdoc">CanLowerReturn - true iff the function's return value can be lowered to registers.</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00062">FunctionLoweringInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_a95d2929d1a7c8c66554f0b44b153b573"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a95d2929d1a7c8c66554f0b44b153b573">llvm::GCNSubtarget::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo * getRegisterInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00234">GCNSubtarget.h:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_a14cee9ad83ac22f6c7ec2ad5cbefb7d1"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#a14cee9ad83ac22f6c7ec2ad5cbefb7d1">extOpcodeToISDExtOpcode</a></div><div class="ttdeci">static ISD::NodeType extOpcodeToISDExtOpcode(unsigned MIOpc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00265">AMDGPUCallLowering.cpp:265</a></div></div>
<div class="ttc" id="aDebug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00101">Debug.h:101</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a></div><div class="ttdeci">@ WORKGROUP_ID_X</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00107">AMDGPUArgumentUsageInfo.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPULegalizerInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html">llvm::AMDGPULegalizerInfo</a></div><div class="ttdoc">This class provides the information for the target register banks.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8h_source.html#l00031">AMDGPULegalizerInfo.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_af751c28a69e1d07e19dad11e4e26a70d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">llvm::MachineIRBuilder::buildConstant</a></div><div class="ttdeci">virtual MachineInstrBuilder buildConstant(const DstOp &amp;Res, const ConstantInt &amp;Val)</div><div class="ttdoc">Build and insert Res = G_CONSTANT Val.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00302">MachineIRBuilder.cpp:302</a></div></div>
<div class="ttc" id="anamespacellvm_html_acd6aa057934751aaac54e5c18bcc18eb"><div class="ttname"><a href="namespacellvm.html#acd6aa057934751aaac54e5c18bcc18eb">llvm::commonAlignment</a></div><div class="ttdeci">Align commonAlignment(Align A, uint64_t Offset)</div><div class="ttdoc">Returns the alignment that satisfies both alignments.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00212">Alignment.h:212</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad2b0df041c7737a9d0e6307fa3ee0dae"><div class="ttname"><a href="namespacellvm.html#ad2b0df041c7737a9d0e6307fa3ee0dae">llvm::ComputeValueVTs</a></div><div class="ttdeci">void ComputeValueVTs(const TargetLowering &amp;TLI, const DataLayout &amp;DL, Type *Ty, SmallVectorImpl&lt; EVT &gt; &amp;ValueVTs, SmallVectorImpl&lt; uint64_t &gt; *Offsets=nullptr, uint64_t StartingOffset=0)</div><div class="ttdoc">ComputeValueVTs - Given an LLVM IR type, compute a sequence of EVTs that represent all the individual...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2Analysis_8cpp_source.html#l00121">Analysis.cpp:121</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3cc437d6699fb55c69e78b5d0cad641d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3cc437d6699fb55c69e78b5d0cad641d">llvm::AMDGPU::isKernel</a></div><div class="ttdeci">LLVM_READNONE bool isKernel(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l01106">AMDGPUBaseInfo.h:1106</a></div></div>
<div class="ttc" id="anamespacellvm_html_afd34773dd33963769279868ab39d5fdc"><div class="ttname"><a href="namespacellvm.html#afd34773dd33963769279868ab39d5fdc">llvm::getLLTForType</a></div><div class="ttdeci">LLT getLLTForType(Type &amp;Ty, const DataLayout &amp;DL)</div><div class="ttdoc">Construct a low-level type based on an LLVM type.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2LowLevelType_8cpp_source.html#l00020">LowLevelType.cpp:20</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages.</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00163">Debug.cpp:163</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a3016b6fb16156ec0392a5005533c56cb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3016b6fb16156ec0392a5005533c56cb">llvm::SIMachineFunctionInfo::returnsVoid</a></div><div class="ttdeci">bool returnsVoid() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00970">SIMachineFunctionInfo.h:970</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a85eb6ee9f537a283b2ba9964c54ab2f2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00116">MachineInstrBuilder.h:116</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringLiteral_html"><div class="ttname"><a href="classllvm_1_1StringLiteral.html">llvm::StringLiteral</a></div><div class="ttdoc">A wrapper around a string literal that serves as a proxy for constructing global tables of StringRefs...</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00841">StringRef.h:841</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html_a1f392642c7a9d07fc516fcfa697d05c7"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html#a1f392642c7a9d07fc516fcfa697d05c7">llvm::FunctionLoweringInfo::DemoteRegister</a></div><div class="ttdeci">Register DemoteRegister</div><div class="ttdoc">DemoteRegister - if CanLowerReturn is false, DemoteRegister is a vreg allocated to hold a pointer to ...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00069">FunctionLoweringInfo.h:69</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a></div><div class="ttdeci">@ KERNARG_SEGMENT_PTR</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">AMDGPUArgumentUsageInfo.h:103</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html">llvm::AMDGPUFunctionArgInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00097">AMDGPUArgumentUsageInfo.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_a479378216af352a6202281eb9b5b202a"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a479378216af352a6202281eb9b5b202a">llvm::CallLowering::resultsCompatible</a></div><div class="ttdeci">bool resultsCompatible(CallLoweringInfo &amp;Info, MachineFunction &amp;MF, SmallVectorImpl&lt; ArgInfo &gt; &amp;InArgs, ValueAssigner &amp;CalleeAssigner, ValueAssigner &amp;CallerAssigner) const</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l01035">CallLowering.cpp:1035</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00031">CallingConvLower.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa813940c0ad88b3c4419f65af3e89e5e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a></div><div class="ttdeci">bool isShader(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01868">AMDGPUBaseInfo.cpp:1868</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747">llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR</a></div><div class="ttdeci">@ IMPLICIT_ARG_PTR</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00112">AMDGPUArgumentUsageInfo.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a93fdf85eff945f1a668b4915a051453e">llvm::ISD::ZERO_EXTEND</a></div><div class="ttdeci">@ ZERO_EXTEND</div><div class="ttdoc">ZERO_EXTEND - Used for integer types, zeroing the new bits.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00763">ISDOpcodes.h:763</a></div></div>
<div class="ttc" id="aMipsDisassembler_8cpp_html_a15b5b86944f6df97d2c3659d77f51f91"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a15b5b86944f6df97d2c3659d77f51f91">getReg</a></div><div class="ttdeci">static unsigned getReg(const MCDisassembler *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00521">MipsDisassembler.cpp:521</a></div></div>
<div class="ttc" id="aFunctionLoweringInfo_8h_html"><div class="ttname"><a href="FunctionLoweringInfo_8h.html">FunctionLoweringInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00770">MachineFunction.h:770</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_ada579eecd637ec5006a3bd6528b4bcc5"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ada579eecd637ec5006a3bd6528b4bcc5">llvm::AMDGPUFunctionArgInfo::WorkItemIDX</a></div><div class="ttdeci">ArgDescriptor WorkItemIDX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00150">AMDGPUArgumentUsageInfo.h:150</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ArgInfo_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ArgInfo.html">llvm::CallLowering::ArgInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00062">CallLowering.h:62</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00526">MachineInstr.h:526</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y</a></div><div class="ttdeci">@ WORKITEM_ID_Y</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00116">AMDGPUArgumentUsageInfo.h:116</a></div></div>
<div class="ttc" id="astructllvm_1_1FormalArgHandler_html"><div class="ttname"><a href="structllvm_1_1FormalArgHandler.html">llvm::FormalArgHandler</a></div><div class="ttdef"><b>Definition:</b> <a href="M68kCallLowering_8h_source.html#l00066">M68kCallLowering.h:66</a></div></div>
<div class="ttc" id="astructllvm_1_1MaybeAlign_html"><div class="ttname"><a href="structllvm_1_1MaybeAlign.html">llvm::MaybeAlign</a></div><div class="ttdoc">This struct is a compact representation of a valid (power of two) or undefined (0) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00117">Alignment.h:117</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdoc">ISD::NodeType enum - This enum defines the target-independent operators for a SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00040">ISDOpcodes.h:40</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1OutgoingValueAssigner_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1OutgoingValueAssigner.html">llvm::CallLowering::OutgoingValueAssigner</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00223">CallLowering.h:223</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a446865c406779dbce9167e87414204b4"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a446865c406779dbce9167e87414204b4">llvm::AMDGPUCallLowering::lowerFormalArgumentsKernel</a></div><div class="ttdeci">bool lowerFormalArgumentsKernel(MachineIRBuilder &amp;B, const Function &amp;F, ArrayRef&lt; ArrayRef&lt; Register &gt;&gt; VRegs) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00504">AMDGPUCallLowering.cpp:504</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_ac6db7ce806dd7cbdce7f3c1b06dcd54e"><div class="ttname"><a href="classllvm_1_1CallLowering.html#ac6db7ce806dd7cbdce7f3c1b06dcd54e">llvm::CallLowering::determineAssignments</a></div><div class="ttdeci">bool determineAssignments(ValueAssigner &amp;Assigner, SmallVectorImpl&lt; ArgInfo &gt; &amp;Args, CCState &amp;CCInfo) const</div><div class="ttdoc">Analyze the argument list in Args, using Assigner to populate CCInfo.</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00588">CallLowering.cpp:588</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2afcc4a332bb78d31847fd4a394a5aeb"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2afcc4a332bb78d31847fd4a394a5aeb">llvm::SIMachineFunctionInfo::getStackPtrOffsetReg</a></div><div class="ttdeci">Register getStackPtrOffsetReg() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00890">SIMachineFunctionInfo.h:890</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ac0ca0a03e016a6da0766af3c725a7c47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00273">MachineIRBuilder.h:273</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1IncomingValueHandler_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1IncomingValueHandler.html">llvm::CallLowering::IncomingValueHandler</a></div><div class="ttdoc">Base class for ValueHandlers used for arguments coming into the current function, or for return value...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00318">CallLowering.h:318</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00030">SIRegisterInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_acd68e3a252b34874fcba6b05737fb644"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#acd68e3a252b34874fcba6b05737fb644">llvm::AMDGPUCallLowering::passSpecialInputs</a></div><div class="ttdeci">bool passSpecialInputs(MachineIRBuilder &amp;MIRBuilder, CCState &amp;CCInfo, SmallVectorImpl&lt; std::pair&lt; MCRegister, Register &gt;&gt; &amp;ArgRegs, CallLoweringInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00752">AMDGPUCallLowering.cpp:752</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a2897ab064cc53e41f2b6ae3d69902abc"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2897ab064cc53e41f2b6ae3d69902abc">llvm::CCValAssign::getLocInfo</a></div><div class="ttdeci">LocInfo getLocInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00132">CallingConvLower.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html_a12cee4c2b3d56608a5ab5c07143686b3"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a12cee4c2b3d56608a5ab5c07143686b3">llvm::CCValAssign::getLocMemOffset</a></div><div class="ttdeci">unsigned getLocMemOffset() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00127">CallingConvLower.h:127</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_a09fbd9a56ce0346e32217588bb4371fa"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a09fbd9a56ce0346e32217588bb4371fa">llvm::CallLowering::handleAssignments</a></div><div class="ttdeci">bool handleAssignments(ValueHandler &amp;Handler, SmallVectorImpl&lt; ArgInfo &gt; &amp;Args, CCState &amp;CCState, SmallVectorImpl&lt; CCValAssign &gt; &amp;ArgLocs, MachineIRBuilder &amp;MIRBuilder, ArrayRef&lt; Register &gt; ThisReturnRegs=std::nullopt) const</div><div class="ttdoc">Use Handler to insert code to handle the argument/return values represented by Args.</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00649">CallLowering.cpp:649</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ab0cfceeb37508e56f9c127e59766a668"><div class="ttname"><a href="structllvm_1_1EVT.html#ab0cfceeb37508e56f9c127e59766a668">llvm::EVT::getTypeForEVT</a></div><div class="ttdeci">Type * getTypeForEVT(LLVMContext &amp;Context) const</div><div class="ttdoc">This method returns an LLVM type corresponding to the specified EVT.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8cpp_source.html#l00190">ValueTypes.cpp:190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_a1c5fadb14ff1d77faad0cb58a43252ab"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">llvm::MachineInstrBuilder::getReg</a></div><div class="ttdeci">Register getReg(unsigned Idx) const</div><div class="ttdoc">Get the register for the operand index.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00094">MachineInstrBuilder.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a0b1f78ee0016593bc78e5a7d926ee668"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a0b1f78ee0016593bc78e5a7d926ee668">llvm::AMDGPUTargetLowering::getTypeForExtReturn</a></div><div class="ttdeci">EVT getTypeForExtReturn(LLVMContext &amp;Context, EVT VT, ISD::NodeType ExtendKind) const override</div><div class="ttdoc">Return the type that should be used to zero or sign extend a zeroext/signext integer return value.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00661">AMDGPUISelLowering.cpp:661</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a956ffd0de93798f523683b447646dd92"><div class="ttname"><a href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">constexpr TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00159">LowLevelTypeImpl.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a7e8edb844e6cf1666a202039e9a21d01"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a7e8edb844e6cf1666a202039e9a21d01">llvm::SITargetLowering::allocateSpecialInputVGPRsFixed</a></div><div class="ttdeci">void allocateSpecialInputVGPRsFixed(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdoc">Allocate implicit function VGPR arguments in fixed registers.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02063">SIISelLowering.cpp:2063</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01891">AMDGPUBaseInfo.cpp:1891</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a0c3beb54f8fa06f2fd8074561a5a515c"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a0c3beb54f8fa06f2fd8074561a5a515c">llvm::AMDGPUCallLowering::lowerTailCall</a></div><div class="ttdeci">bool lowerTailCall(MachineIRBuilder &amp;MIRBuilder, CallLoweringInfo &amp;Info, SmallVectorImpl&lt; ArgInfo &gt; &amp;OutArgs) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l01166">AMDGPUCallLowering.cpp:1166</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00154">CallingConvLower.h:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a4d07b23213b2426cc796329c00f8930d"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">llvm::TargetRegisterInfo::regmaskSubsetEqual</a></div><div class="ttdeci">bool regmaskSubsetEqual(const uint32_t *mask0, const uint32_t *mask1) const</div><div class="ttdoc">Return true if all bits that are set in mask mask0 are also set in mask1.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00492">TargetRegisterInfo.cpp:492</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html_af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a167699508089d6cf7e6afe448d82e6df">llvm::AttributeList::ReturnIndex</a></div><div class="ttdeci">@ ReturnIndex</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00435">Attributes.h:435</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a9ccdd07da05e067c1e31356005bb39b0"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a9ccdd07da05e067c1e31356005bb39b0">llvm::AMDGPUFunctionArgInfo::getPreloadedValue</a></div><div class="ttdeci">std::tuple&lt; const ArgDescriptor *, const TargetRegisterClass *, LLT &gt; getPreloadedValue(PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8cpp_source.html#l00090">AMDGPUArgumentUsageInfo.cpp:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_ae513c203a406e1186d2342cbdbf95765"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#ae513c203a406e1186d2342cbdbf95765">llvm::AMDGPUCallLowering::doCallerAndCalleePassArgsTheSameWay</a></div><div class="ttdeci">bool doCallerAndCalleePassArgsTheSameWay(CallLoweringInfo &amp;Info, MachineFunction &amp;MF, SmallVectorImpl&lt; ArgInfo &gt; &amp;InArgs) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00988">AMDGPUCallLowering.cpp:988</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a></div><div class="ttdeci">@ WORKGROUP_ID_Z</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00109">AMDGPUArgumentUsageInfo.h:109</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_a36cc8afe7fbf4b6b3cb36ad0d22ec1ea"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#a36cc8afe7fbf4b6b3cb36ad0d22ec1ea">canGuaranteeTCO</a></div><div class="ttdeci">static bool canGuaranteeTCO(CallingConv::ID CC)</div><div class="ttdoc">Return true if the calling convention is one that we can guarantee TCO for.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l01072">AMDGPUCallLowering.cpp:1072</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00069">MachineInstrBuilder.h:69</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z</a></div><div class="ttdeci">@ WORKITEM_ID_Z</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00117">AMDGPUArgumentUsageInfo.h:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00237">Function.h:237</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_ac7e0c0d229fea8210c669337efd43e2a"><div class="ttname"><a href="classllvm_1_1CallLowering.html#ac7e0c0d229fea8210c669337efd43e2a">llvm::CallLowering::checkReturn</a></div><div class="ttdeci">bool checkReturn(CCState &amp;CCInfo, SmallVectorImpl&lt; BaseArgInfo &gt; &amp;Outs, CCAssignFn *Fn) const</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00938">CallLowering.cpp:938</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html_a9e1fc23a17e97d2d1732e753ae9251ac"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of...</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00652">GlobalValue.h:652</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ac50d36f342b4fd1dad4441e59b29051a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">llvm::AMDGPUTargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01168">AMDGPUISelLowering.cpp:1168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faec164f45437d8827346f2d8ec645479a">llvm::AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdeci">@ PRIVATE_ADDRESS</div><div class="ttdoc">Address space for private memory.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00378">AMDGPU.h:378</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00039">MachineMemOperand.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X</a></div><div class="ttdeci">@ WORKITEM_ID_X</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00115">AMDGPUArgumentUsageInfo.h:115</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_aa911a7e9e51b7ed20810fc819efe6a26"><div class="ttname"><a href="classllvm_1_1LLT.html#aa911a7e9e51b7ed20810fc819efe6a26">llvm::LLT::getElementCount</a></div><div class="ttdeci">constexpr ElementCount getElementCount() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00150">LowLevelTypeImpl.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a82dbc99941b4cb96955d0e550dfb19f5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a82dbc99941b4cb96955d0e550dfb19f5">llvm::MachineIRBuilder::buildPtrAdd</a></div><div class="ttdeci">MachineInstrBuilder buildPtrAdd(const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert Res = G_PTR_ADD Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00199">MachineIRBuilder.cpp:199</a></div></div>
<div class="ttc" id="anamespacellvm_html_aff719a7221f395b1b3849c9675ca32dd"><div class="ttname"><a href="namespacellvm.html#aff719a7221f395b1b3849c9675ca32dd">llvm::inferAlignFromPtrInfo</a></div><div class="ttdeci">Align inferAlignFromPtrInfo(MachineFunction &amp;MF, const MachinePointerInfo &amp;MPO)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00712">Utils.cpp:712</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RegState_html_aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#aef4cc0c855dc833e2a9d58a50703320da0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdeci">@ Implicit</div><div class="ttdoc">Not emitted register (e.g. carry, or temporary result).</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aCodeGen_2Analysis_8h_html"><div class="ttname"><a href="CodeGen_2Analysis_8h.html">Analysis.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_a456e7a70436535fdd97f51072e7e81ea"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a456e7a70436535fdd97f51072e7e81ea">llvm::CallLowering::determineAndHandleAssignments</a></div><div class="ttdeci">bool determineAndHandleAssignments(ValueHandler &amp;Handler, ValueAssigner &amp;Assigner, SmallVectorImpl&lt; ArgInfo &gt; &amp;Args, MachineIRBuilder &amp;MIRBuilder, CallingConv::ID CallConv, bool IsVarArg, ArrayRef&lt; Register &gt; ThisReturnRegs=std::nullopt) const</div><div class="ttdoc">Invoke ValueAssigner::assignArg on each of the given Args and then use Handler to move them to the as...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00563">CallLowering.cpp:563</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a701abf47478571dfb8c619678b7ce7d7"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a701abf47478571dfb8c619678b7ce7d7">llvm::MachineFrameInfo::setHasTailCall</a></div><div class="ttdeci">void setHasTailCall(bool V=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00639">MachineFrameInfo.h:639</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00119">TargetMachine.h:119</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a03cf34252938b54f7e86c736f9fd7dc1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">llvm::MachineFrameInfo::CreateFixedObject</a></div><div class="ttdeci">int CreateFixedObject(uint64_t Size, int64_t SPOffset, bool IsImmutable, bool isAliased=false)</div><div class="ttdoc">Create a new object at a fixed location on the stack.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00083">MachineFrameInfo.cpp:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00052">FunctionLoweringInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a7be7c6dd92efc0d6f866d4a3b433eed0"><div class="ttname"><a href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the size of the specified MVT in bits.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00925">MachineValueType.h:925</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a448a4aa9f90dbde0f77fae45b1625d88"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00298">MachineIRBuilder.h:298</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ac6c3ecb76f1a2b56378ea30a8f895979"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">llvm::AMDGPUTargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01163">AMDGPUISelLowering.cpp:1163</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html_a702d4986803a1782ba305b1c7a0f1c21"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a702d4986803a1782ba305b1c7a0f1c21">llvm::GlobalValue::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00201">GlobalValue.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdeci">@ AMDGPU_KERNEL</div><div class="ttdoc">Used for AMDGPU code object kernels.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00197">CallingConv.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00688">MachineFunction.h:688</a></div></div>
<div class="ttc" id="aTargetLibraryInfo_8cpp_html_aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a></div><div class="ttdeci">@ Ptr</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00062">TargetLibraryInfo.cpp:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00185">MachineRegisterInfo.cpp:185</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html_aec748fa81e1488192450f0b2a8d1aeca"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00123">MachineInstrBuilder.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_ad3f7e09d16f088af156f661b88e88da3"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ad3f7e09d16f088af156f661b88e88da3">llvm::AMDGPUSubtarget::getExplicitKernelArgOffset</a></div><div class="ttdeci">unsigned getExplicitKernelArgOffset(const Function &amp;F) const</div><div class="ttdoc">Returns the offset in bytes from the start of the input buffer of the first explicit kernel argument.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00229">AMDGPUSubtarget.h:229</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a6a2845dd7c699ffbb46fc6e809ffd2e4"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6a2845dd7c699ffbb46fc6e809ffd2e4">llvm::AMDGPUFunctionArgInfo::WorkItemIDZ</a></div><div class="ttdeci">ArgDescriptor WorkItemIDZ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00152">AMDGPUArgumentUsageInfo.h:152</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html_a523f3df17ae0b64f7d35d4caad3a54cc"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a523f3df17ae0b64f7d35d4caad3a54cc">llvm::ArgDescriptor::isRegister</a></div><div class="ttdeci">bool isRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00067">AMDGPUArgumentUsageInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a7ff0361855acbbe71b15b8dc6003fbc5"><div class="ttname"><a href="classllvm_1_1LLT.html#a7ff0361855acbbe71b15b8dc6003fbc5">llvm::LLT::pointer</a></div><div class="ttdeci">static constexpr LLT pointer(unsigned AddressSpace, unsigned SizeInBits)</div><div class="ttdoc">Get a low-level pointer in the given address space.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00049">LowLevelTypeImpl.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ac9cfa172b885cad0eba3d7c9527568ad"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac9cfa172b885cad0eba3d7c9527568ad">llvm::MachineFunction::addLiveIn</a></div><div class="ttdeci">Register addLiveIn(MCRegister PReg, const TargetRegisterClass *RC)</div><div class="ttdoc">addLiveIn - Add the specified physical register as a live-in value and create a corresponding virtual...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00694">MachineFunction.cpp:694</a></div></div>
<div class="ttc" id="anamespacellvm_html_a10f3d955592ae2bc745f57e5b48ae115"><div class="ttname"><a href="namespacellvm.html#a10f3d955592ae2bc745f57e5b48ae115">llvm::size</a></div><div class="ttdeci">auto size(R &amp;&amp;Range, std::enable_if_t&lt; std::is_base_of&lt; std::random_access_iterator_tag, typename std::iterator_traits&lt; decltype(Range.begin())&gt;::iterator_category &gt;::value, void &gt; *=nullptr)</div><div class="ttdoc">Get the size of a range.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01716">STLExtras.h:1716</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a8bc92b8a902afb7675480ecc729a66d4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a8bc92b8a902afb7675480ecc729a66d4">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00385">MachineIRBuilder.h:385</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bab51517a3febb0cdc35645334784ff805"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bab51517a3febb0cdc35645334784ff805">llvm::AMDGPUFunctionArgInfo::DISPATCH_ID</a></div><div class="ttdeci">@ DISPATCH_ID</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00104">AMDGPUArgumentUsageInfo.h:104</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba20d047732dd4b74606c9c63280727fa3"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba20d047732dd4b74606c9c63280727fa3">llvm::AMDGPUFunctionArgInfo::LDS_KERNEL_ID</a></div><div class="ttdeci">@ LDS_KERNEL_ID</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00106">AMDGPUArgumentUsageInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a9d825f5954d7bd527aea490668c624c6"><div class="ttname"><a href="classllvm_1_1LLT.html#a9d825f5954d7bd527aea490668c624c6">llvm::LLT::isPointer</a></div><div class="ttdeci">constexpr bool isPointer() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00125">LowLevelTypeImpl.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a676595eca705be482ea3e77b9e3ea2ec"><div class="ttname"><a href="classllvm_1_1CCState.html#a676595eca705be482ea3e77b9e3ea2ec">llvm::CCState::AllocateReg</a></div><div class="ttdeci">MCRegister AllocateReg(MCPhysReg Reg)</div><div class="ttdoc">AllocateReg - Attempt to allocate one register.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00328">CallingConvLower.h:328</a></div></div>
<div class="ttc" id="anamespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01742">STLExtras.h:1742</a></div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a06dc2f24e1f4dea357bf6c646f5b2607"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a06dc2f24e1f4dea357bf6c646f5b2607">llvm::MachineIRBuilder::insertInstr</a></div><div class="ttdeci">MachineInstrBuilder insertInstr(MachineInstrBuilder MIB)</div><div class="ttdoc">Insert an existing instruction at the insertion point.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00043">MachineIRBuilder.cpp:43</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html_a6393a2d4fe7e10b28a0dcc35f881567b"><div class="ttname"><a href="classllvm_1_1Value.html#a6393a2d4fe7e10b28a0dcc35f881567b">llvm::Value::getType</a></div><div class="ttdeci">Type * getType() const</div><div class="ttdoc">All values are typed, get the type of this value.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00255">Value.h:255</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_a33a30176a7fd636333a4e618ef109f57"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a33a30176a7fd636333a4e618ef109f57">llvm::CallLowering::insertSRetLoads</a></div><div class="ttdeci">void insertSRetLoads(MachineIRBuilder &amp;MIRBuilder, Type *RetTy, ArrayRef&lt; Register &gt; VRegs, Register DemoteReg, int FI) const</div><div class="ttdoc">Load the returned value from the stack into virtual registers in VRegs.</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00833">CallLowering.cpp:833</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00297">MachineIRBuilder.cpp:297</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html_aa9bfb4bb223ce3b720ec0ff7260bce95"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#aa9bfb4bb223ce3b720ec0ff7260bce95">llvm::ArgDescriptor::isMasked</a></div><div class="ttdeci">bool isMasked() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00085">AMDGPUArgumentUsageInfo.h:85</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1StackOffset_html"><div class="ttname"><a href="classllvm_1_1StackOffset.html">llvm::StackOffset</a></div><div class="ttdoc">StackOffset holds a fixed and a scalable offset in bytes.</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00036">TypeSize.h:36</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af9f05d3701d61f10054f263eec92da45"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">llvm::AMDGPU::isGraphics</a></div><div class="ttdeci">bool isGraphics(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01883">AMDGPUBaseInfo.cpp:1883</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_acd9bccb345cbec51a3373835e639e5cb"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#acd9bccb345cbec51a3373835e639e5cb">getAssignFnsForCC</a></div><div class="ttdeci">static std::pair&lt; CCAssignFn *, CCAssignFn * &gt; getAssignFnsForCC(CallingConv::ID CC, const SITargetLowering &amp;TLI)</div><div class="ttdoc">Returns a pair containing the fixed CCAssignFn and the vararg CCAssignFn for CC.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00956">AMDGPUCallLowering.cpp:956</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2f10d8d12924c5866f49408dad1b8f1f"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2f10d8d12924c5866f49408dad1b8f1f">llvm::SIMachineFunctionInfo::getScratchRSrcReg</a></div><div class="ttdeci">Register getScratchRSrcReg() const</div><div class="ttdoc">Returns the physical register reserved for use as the resource descriptor for scratch accesses.</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00863">SIMachineFunctionInfo.h:863</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgInfo_html"><div class="ttname"><a href="structllvm_1_1ArgInfo.html">llvm::ArgInfo</a></div><div class="ttdoc">Helper struct shared between Function Specialization and SCCP Solver.</div><div class="ttdef"><b>Definition:</b> <a href="SCCPSolver_8h_source.html#l00051">SCCPSolver.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdeci">@ MOLoad</div><div class="ttdoc">The memory access reads data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00134">MachineMemOperand.h:134</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_acac15566596b1d588d87450ab77bf0d7"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">llvm::MachineIRBuilder::buildAnyExt</a></div><div class="ttdeci">MachineInstrBuilder buildAnyExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ANYEXT Op0.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00461">MachineIRBuilder.cpp:461</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_ad93e8a9d68a578f6a53c70d39aef0dbe"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad93e8a9d68a578f6a53c70d39aef0dbe">llvm::MachineIRBuilder::buildOr</a></div><div class="ttdeci">MachineInstrBuilder buildOr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, std::optional&lt; unsigned &gt; Flags=std::nullopt)</div><div class="ttdoc">Build and insert Res = G_OR Op0, Op1.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01666">MachineIRBuilder.h:1666</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in.</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00408">MachineBasicBlock.h:408</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a92664cdbeb0b24030809439993ac271d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a92664cdbeb0b24030809439993ac271d">llvm::MachineIRBuilder::buildFrameIndex</a></div><div class="ttdeci">MachineInstrBuilder buildFrameIndex(const DstOp &amp;Res, int Idx)</div><div class="ttdoc">Build and insert Res = G_FRAME_INDEX Idx.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00145">MachineIRBuilder.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_a78ca5c76a5ac76f5ad51ce5ced36fbb8"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a78ca5c76a5ac76f5ad51ce5ced36fbb8">llvm::CallLowering::insertSRetIncomingArgument</a></div><div class="ttdeci">void insertSRetIncomingArgument(const Function &amp;F, SmallVectorImpl&lt; ArgInfo &gt; &amp;SplitArgs, Register &amp;DemoteReg, MachineRegisterInfo &amp;MRI, const DataLayout &amp;DL) const</div><div class="ttdoc">Insert the hidden sret ArgInfo to the beginning of SplitArgs.</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00894">CallLowering.cpp:894</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_add01b669c3b94782f5e3a2babaa12f50"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs</a></div><div class="ttdeci">void allocateSpecialEntryInputVGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01921">SIISelLowering.cpp:1921</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_ae812d40144fafed6fd7c00cffb790504"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#ae812d40144fafed6fd7c00cffb790504">mayTailCallThisCC</a></div><div class="ttdeci">static bool mayTailCallThisCC(CallingConv::ID CC)</div><div class="ttdoc">Return true if we might ever do TCO for calls with this calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l01077">AMDGPUCallLowering.cpp:1077</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_a852a45fa0766bf5cb65ea6010d32330a"><div class="ttname"><a href="classllvm_1_1CallLowering.html#a852a45fa0766bf5cb65ea6010d32330a">llvm::CallLowering::insertSRetStores</a></div><div class="ttdeci">void insertSRetStores(MachineIRBuilder &amp;MIRBuilder, Type *RetTy, ArrayRef&lt; Register &gt; VRegs, Register DemoteReg) const</div><div class="ttdoc">Store the return value given by VRegs into stack starting at the offset specified in DemoteReg.</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00863">CallLowering.cpp:863</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a></div><div class="ttdeci">@ WORKGROUP_ID_Y</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00108">AMDGPUArgumentUsageInfo.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueHandler_html_a3968b5fbbfcb762c497c4312c369dad6"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html#a3968b5fbbfcb762c497c4312c369dad6">llvm::CallLowering::ValueHandler::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00231">CallLowering.h:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00668">MachineFunction.h:668</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a137bf40e73f82a78b6d2227ff65aeadf"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">llvm::MachineIRBuilder::buildUndef</a></div><div class="ttdeci">MachineInstrBuilder buildUndef(const DstOp &amp;Res)</div><div class="ttdoc">Build and insert Res = IMPLICIT_DEF.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00605">MachineIRBuilder.cpp:605</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1IncomingValueAssigner_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1IncomingValueAssigner.html">llvm::CallLowering::IncomingValueAssigner</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00217">CallLowering.h:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html">llvm::SITargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00031">SIISelLowering.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html_a60b2f72a3ca6f2c441a875c1c67f67c4"><div class="ttname"><a href="classllvm_1_1CCState.html#a60b2f72a3ca6f2c441a875c1c67f67c4">llvm::CCState::getNextStackOffset</a></div><div class="ttdeci">unsigned getNextStackOffset() const</div><div class="ttdoc">getNextStackOffset - Return the next stack offset such that all stack slots satisfy their alignment r...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00241">CallingConvLower.h:241</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1CallLoweringInfo.html">llvm::CallLowering::CallLoweringInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00102">CallLowering.h:102</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueAssigner_html_ab2d6d11a8e2bf4a099f6864503e8b404"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueAssigner.html#ab2d6d11a8e2bf4a099f6864503e8b404">llvm::CallLowering::ValueAssigner::StackOffset</a></div><div class="ttdeci">uint64_t StackOffset</div><div class="ttdoc">Stack offset for next argument.</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00204">CallLowering.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARCCC_html_a9a81d9a1b379cf08150b22e81d7dd006aceb189306b941666e679bf556207c1e4"><div class="ttname"><a href="namespacellvm_1_1ARCCC.html#a9a81d9a1b379cf08150b22e81d7dd006aceb189306b941666e679bf556207c1e4">llvm::ARCCC::Z</a></div><div class="ttdeci">@ Z</div><div class="ttdef"><b>Definition:</b> <a href="ARCInfo_8h_source.html#l00041">ARCInfo.h:41</a></div></div>
<div class="ttc" id="astructllvm_1_1CallLowering_1_1ValueHandler_html_a00344e2d8f7ad399989bf320adf73aa8"><div class="ttname"><a href="structllvm_1_1CallLowering_1_1ValueHandler.html#a00344e2d8f7ad399989bf320adf73aa8">llvm::CallLowering::ValueHandler::MIRBuilder</a></div><div class="ttdeci">MachineIRBuilder &amp; MIRBuilder</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00230">CallLowering.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a8dfc4fda1143629434233e69be38fd3b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8dfc4fda1143629434233e69be38fd3b">llvm::SIMachineFunctionInfo::getBytesInStackArgArea</a></div><div class="ttdeci">unsigned getBytesInStackArgArea() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00670">SIMachineFunctionInfo.h:670</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bac637a232c5c5f79fa806ae4958a1ff2a"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac637a232c5c5f79fa806ae4958a1ff2a">llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR</a></div><div class="ttdeci">@ DISPATCH_PTR</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00101">AMDGPUArgumentUsageInfo.h:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddaed357b1367bc90a56fefa4d1b0e17374">llvm::MachineMemOperand::MOStore</a></div><div class="ttdeci">@ MOStore</div><div class="ttdoc">The memory access writes data.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00136">MachineMemOperand.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57d2f9ee99e9e68cff564d0d579c8163"><div class="ttname"><a href="namespacellvm.html#a57d2f9ee99e9e68cff564d0d579c8163">llvm::countr_zero</a></div><div class="ttdeci">int countr_zero(T Val)</div><div class="ttdoc">Count number of 0's from the least significant bit to the most stopping at the first 1.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00179">bit.h:179</a></div></div>
<div class="ttc" id="aAMDGPULegalizerInfo_8h_html"><div class="ttname"><a href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8h_html"><div class="ttname"><a href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_ad8ce1aee13dbdcc05d20284a30e83170"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#ad8ce1aee13dbdcc05d20284a30e83170">llvm::MachinePointerInfo::getFixedStack</a></div><div class="ttdeci">static MachinePointerInfo getFixedStack(MachineFunction &amp;MF, int FI, int64_t Offset=0)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to the specified FrameIndex.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l01049">MachineOperand.cpp:1049</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00309">MachineBasicBlock.h:309</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5dc0a32516ce31f495b440d47287028b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(Register Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00759">MachineRegisterInfo.h:759</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a89c7432158b2f308f29bd9d024990df0"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a89c7432158b2f308f29bd9d024990df0">llvm::AMDGPUFunctionArgInfo::WorkItemIDY</a></div><div class="ttdeci">ArgDescriptor WorkItemIDY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00151">AMDGPUArgumentUsageInfo.h:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00061">MachineOperand.cpp:61</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html_a2ee87af66bd7eee85e5a7baabe20afe3"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a2ee87af66bd7eee85e5a7baabe20afe3">llvm::ArgDescriptor::getRegister</a></div><div class="ttdeci">MCRegister getRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00071">AMDGPUArgumentUsageInfo.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00358">SIMachineFunctionInfo.h:358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdeci">@ AMDGPU_PS</div><div class="ttdoc">Used for Mesa/AMDPAL pixel shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00191">CallingConv.h:191</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0de00f38864016881b1182ebac4b7b30"><div class="ttname"><a href="namespacellvm.html#a0de00f38864016881b1182ebac4b7b30">llvm::constrainOperandRegClass</a></div><div class="ttdeci">Register constrainOperandRegClass(const MachineFunction &amp;MF, const TargetRegisterInfo &amp;TRI, MachineRegisterInfo &amp;MRI, const TargetInstrInfo &amp;TII, const RegisterBankInfo &amp;RBI, MachineInstr &amp;InsertPt, const TargetRegisterClass &amp;RegClass, MachineOperand &amp;RegMO)</div><div class="ttdoc">Constrain the Register operand OpIdx, so that it is now constrained to the TargetRegisterClass passed...</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00053">Utils.cpp:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00163">ArrayRef.h:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a82dd10b626a629b9bb7d32d53a8e0884"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a82dd10b626a629b9bb7d32d53a8e0884">llvm::MachineFunction::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Return the DataLayout attached to the Module associated to this MF.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00292">MachineFunction.cpp:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_a095ce2d870dadf620a4c887ecc0efef8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">llvm::MachineBasicBlock::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00281">MachineBasicBlock.h:281</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a361cd7394b8651e007176c7b4ec7e9f2"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a361cd7394b8651e007176c7b4ec7e9f2">llvm::AMDGPUCallLowering::lowerFormalArguments</a></div><div class="ttdeci">bool lowerFormalArguments(MachineIRBuilder &amp;B, const Function &amp;F, ArrayRef&lt; ArrayRef&lt; Register &gt;&gt; VRegs, FunctionLoweringInfo &amp;FLI) const override</div><div class="ttdoc">This hook must be implemented to lower the incoming (formal) arguments, described by VRegs,...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00577">AMDGPUCallLowering.cpp:577</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01485">Instructions.h:1485</a></div></div>
<div class="ttc" id="astructllvm_1_1CallReturnHandler_html"><div class="ttname"><a href="structllvm_1_1CallReturnHandler.html">llvm::CallReturnHandler</a></div><div class="ttdef"><b>Definition:</b> <a href="M68kCallLowering_8h_source.html#l00071">M68kCallLowering.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineIRBuilder_html_a87a7405685118d45876c996318829ceb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a87a7405685118d45876c996318829ceb">llvm::MachineIRBuilder::buildStore</a></div><div class="ttdeci">MachineInstrBuilder buildStore(const SrcOp &amp;Val, const SrcOp &amp;Addr, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert G_STORE Val, Addr, MMO.</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00434">MachineIRBuilder.cpp:434</a></div></div>
<div class="ttc" id="aAMDGPUCallLowering_8cpp_html_abb39ea120ecc0025997be3db77b17f07"><div class="ttname"><a href="AMDGPUCallLowering_8cpp.html#abb39ea120ecc0025997be3db77b17f07">getCallOpcode</a></div><div class="ttdeci">static unsigned getCallOpcode(const MachineFunction &amp;CallerF, bool IsIndirect, bool IsTailCall)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00960">AMDGPUCallLowering.cpp:960</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">llvm::ISD::SIGN_EXTEND</a></div><div class="ttdeci">@ SIGN_EXTEND</div><div class="ttdoc">Conversion operators.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00760">ISDOpcodes.h:760</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a3ef0dde77e91309be534394dc420d4a5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5">llvm::SITargetLowering::allocateSpecialInputSGPRs</a></div><div class="ttdeci">void allocateSpecialInputSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02076">SIISelLowering.cpp:2076</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VGPRIndexMode_html_a9afd95476c40096a5898ba0f06370b3a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html#a9afd95476c40096a5898ba0f06370b3a">llvm::AMDGPU::VGPRIndexMode::Id</a></div><div class="ttdeci">Id</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00250">SIDefines.h:250</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a8b1432c767e3cc50f7cb6900285d003f"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a8b1432c767e3cc50f7cb6900285d003f">llvm::AMDGPUCallLowering::areCalleeOutgoingArgsTailCallable</a></div><div class="ttdeci">bool areCalleeOutgoingArgsTailCallable(CallLoweringInfo &amp;Info, MachineFunction &amp;MF, SmallVectorImpl&lt; ArgInfo &gt; &amp;OutArgs) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l01030">AMDGPUCallLowering.cpp:1030</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_ab7cbed44cf5366935e93c0a0182dfd5f"><div class="ttname"><a href="classllvm_1_1CallLowering.html#ab7cbed44cf5366935e93c0a0182dfd5f">llvm::CallLowering::parametersInCSRMatch</a></div><div class="ttdeci">bool parametersInCSRMatch(const MachineRegisterInfo &amp;MRI, const uint32_t *CallerPreservedMask, const SmallVectorImpl&lt; CCValAssign &gt; &amp;ArgLocs, const SmallVectorImpl&lt; ArgInfo &gt; &amp;OutVals) const</div><div class="ttdoc">Check whether parameters to a call that are passed in callee saved registers are the same as from the...</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00983">CallLowering.cpp:983</a></div></div>
<div class="ttc" id="astructllvm_1_1CallReturnHandler_html_abb8dff27b39811ef366df5a506071bf1"><div class="ttname"><a href="structllvm_1_1CallReturnHandler.html#abb8dff27b39811ef366df5a506071bf1">llvm::CallReturnHandler::CallReturnHandler</a></div><div class="ttdeci">CallReturnHandler(MachineIRBuilder &amp;MIRBuilder, MachineRegisterInfo &amp;MRI, MachineInstrBuilder &amp;MIB)</div><div class="ttdef"><b>Definition:</b> <a href="M68kCallLowering_8h_source.html#l00072">M68kCallLowering.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html"><div class="ttname"><a href="classllvm_1_1CallLowering.html">llvm::CallLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8h_source.html#l00044">CallLowering.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUCallLowering_html_a51d9ea5d0487385704b6aa356485b70c"><div class="ttname"><a href="classllvm_1_1AMDGPUCallLowering.html#a51d9ea5d0487385704b6aa356485b70c">llvm::AMDGPUCallLowering::lowerReturn</a></div><div class="ttdeci">bool lowerReturn(MachineIRBuilder &amp;B, const Value *Val, ArrayRef&lt; Register &gt; VRegs, FunctionLoweringInfo &amp;FLI) const override</div><div class="ttdoc">This hook behaves as the extended lowerReturn function, but for targets that do not support swifterro...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCallLowering_8cpp_source.html#l00360">AMDGPUCallLowering.cpp:360</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab8edae44cec4167ac46ac7f60ecb4dafabd2438b14a6a1a27fae653284aaa3cb4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab8edae44cec4167ac46ac7f60ecb4dafabd2438b14a6a1a27fae653284aaa3cb4">llvm::AMDGPU::AMDHSA_COV5</a></div><div class="ttdeci">@ AMDHSA_COV5</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00051">AMDGPUBaseInfo.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1MachinePointerInfo_html_a2f877286c09d06ac6b9c5534736433d9"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#a2f877286c09d06ac6b9c5534736433d9">llvm::MachinePointerInfo::getStack</a></div><div class="ttdeci">static MachinePointerInfo getStack(MachineFunction &amp;MF, int64_t Offset, uint8_t ID=0)</div><div class="ttdoc">Stack pointer relative access.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l01062">MachineOperand.cpp:1062</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html_af5dcb6d3da4b30a7d21c9fb39bbf1a68a503c0b646ea0b3868c0c8380fdc688b8"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af5dcb6d3da4b30a7d21c9fb39bbf1a68a503c0b646ea0b3868c0c8380fdc688b8">llvm::AttributeList::FirstArgIndex</a></div><div class="ttdeci">@ FirstArgIndex</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00437">Attributes.h:437</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a3ccbcb69944accbce1daa9f0f77ce915"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">llvm::TargetRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">virtual const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdoc">Return a mask of call-preserved registers for the given calling convention on the current function.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00482">TargetRegisterInfo.h:482</a></div></div>
<div class="ttc" id="aAMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUAS_html_ab1843c6566c95d94d6e36a857b8d2b3faa6d3112da64eecbdbb50aacb5f8251e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUAS.html#ab1843c6566c95d94d6e36a857b8d2b3faa6d3112da64eecbdbb50aacb5f8251e8">llvm::AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdeci">@ CONSTANT_ADDRESS</div><div class="ttdoc">Address space for constant memory (VTX2).</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00376">AMDGPU.h:376</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a32472b5afd0ae6edb4a233a25056a6aa"><div class="ttname"><a href="classllvm_1_1LLT.html#a32472b5afd0ae6edb4a233a25056a6aa">llvm::LLT::getScalarSizeInBits</a></div><div class="ttdeci">constexpr unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00233">LowLevelTypeImpl.h:233</a></div></div>
<div class="ttc" id="astructllvm_1_1FormalArgHandler_html_a319e507ba00910ab903cdfa735edd975"><div class="ttname"><a href="structllvm_1_1FormalArgHandler.html#a319e507ba00910ab903cdfa735edd975">llvm::FormalArgHandler::FormalArgHandler</a></div><div class="ttdeci">FormalArgHandler(MachineIRBuilder &amp;MIRBuilder, MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="M68kCallLowering_8h_source.html#l00067">M68kCallLowering.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_acd1eca3232b7b3072543294cd2377a37"><div class="ttname"><a href="classllvm_1_1LLT.html#acd1eca3232b7b3072543294cd2377a37">llvm::LLT::fixed_vector</a></div><div class="ttdeci">static constexpr LLT fixed_vector(unsigned NumElements, unsigned ScalarSizeInBits)</div><div class="ttdoc">Get a low-level fixed-width vector of some number of elements and element width.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00076">LowLevelTypeImpl.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallLowering_html_af835582e4e7766298680c7d01947036e"><div class="ttname"><a href="classllvm_1_1CallLowering.html#af835582e4e7766298680c7d01947036e">llvm::CallLowering::setArgFlags</a></div><div class="ttdeci">void setArgFlags(ArgInfo &amp;Arg, unsigned OpIdx, const DataLayout &amp;DL, const FuncInfoTy &amp;FuncInfo) const</div><div class="ttdef"><b>Definition:</b> <a href="CallLowering_8cpp_source.html#l00192">CallLowering.cpp:192</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:09:03 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
