/**
 * @file cpu_6809.cpp
 * @brief Motorola 6809 CPU Plugin implementation
 *
 * Implements instruction encoding for the Motorola 6809 processor.
 * The 6809 is one of the most sophisticated 8-bit CPUs, featuring
 * advanced indexed addressing and 16-bit operations.
 */

#include "xasm++/cpu/cpu_6809.h"
#include "xasm++/cpu/cpu_6809_constants.h"
#include "xasm++/cpu/opcodes_6809.h"
#include <algorithm>
#include <stdexcept>
#include <unordered_set>

namespace xasm {

// ============================================================================
// Direct Page Register Management
// ============================================================================

void Cpu6809::SetDirectPage(uint8_t dp) { direct_page_ = dp; }

uint8_t Cpu6809::GetDirectPage() const { return direct_page_; }

// ============================================================================
// Byte Order Utilities (Big-Endian)
// ============================================================================

std::vector<uint8_t> Cpu6809::ToBigEndian(uint16_t value) const {
  // 6809 uses big-endian: MSB first, LSB second
  return {
      static_cast<uint8_t>((value >> 8) & 0xFF), // High byte
      static_cast<uint8_t>(value & 0xFF)         // Low byte
  };
}

// ============================================================================
// Inherent Instructions (1 byte, no operand)
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeNOP() const {
  return {Opcodes6809::NOP}; // NOP opcode
}

std::vector<uint8_t> Cpu6809::EncodeRTS() const {
  return {Opcodes6809::RTS}; // RTS opcode
}

std::vector<uint8_t> Cpu6809::EncodeCLRA() const {
  return {Opcodes6809::CLRA}; // CLRA opcode
}

std::vector<uint8_t> Cpu6809::EncodeCLRB() const {
  return {Opcodes6809::CLRB}; // CLRB opcode
}

// Shift and Rotate Instructions
std::vector<uint8_t> Cpu6809::EncodeASLA() const { return {Opcodes6809::ASLA}; }

std::vector<uint8_t> Cpu6809::EncodeASLB() const { return {Opcodes6809::ASLB}; }

std::vector<uint8_t> Cpu6809::EncodeASRA() const { return {Opcodes6809::ASRA}; }

std::vector<uint8_t> Cpu6809::EncodeASRB() const { return {Opcodes6809::ASRB}; }

std::vector<uint8_t> Cpu6809::EncodeLSRA() const { return {Opcodes6809::LSRA}; }

std::vector<uint8_t> Cpu6809::EncodeLSRB() const { return {Opcodes6809::LSRB}; }

std::vector<uint8_t> Cpu6809::EncodeROLA() const { return {Opcodes6809::ROLA}; }

std::vector<uint8_t> Cpu6809::EncodeROLB() const { return {Opcodes6809::ROLB}; }

std::vector<uint8_t> Cpu6809::EncodeRORA() const { return {Opcodes6809::RORA}; }

std::vector<uint8_t> Cpu6809::EncodeRORB() const { return {Opcodes6809::RORB}; }

// Increment/Decrement Instructions
std::vector<uint8_t> Cpu6809::EncodeINCA() const { return {Opcodes6809::INCA}; }

std::vector<uint8_t> Cpu6809::EncodeINCB() const { return {Opcodes6809::INCB}; }

std::vector<uint8_t> Cpu6809::EncodeDECA() const { return {Opcodes6809::DECA}; }

std::vector<uint8_t> Cpu6809::EncodeDECB() const { return {Opcodes6809::DECB}; }

// Test/Compare/Negate Instructions
std::vector<uint8_t> Cpu6809::EncodeTSTA() const { return {Opcodes6809::TSTA}; }

std::vector<uint8_t> Cpu6809::EncodeTSTB() const { return {Opcodes6809::TSTB}; }

std::vector<uint8_t> Cpu6809::EncodeCOMA() const { return {Opcodes6809::COMA}; }

std::vector<uint8_t> Cpu6809::EncodeCOMB() const { return {Opcodes6809::COMB}; }

std::vector<uint8_t> Cpu6809::EncodeNEGA() const { return {Opcodes6809::NEGA}; }

std::vector<uint8_t> Cpu6809::EncodeNEGB() const { return {Opcodes6809::NEGB}; }

// ============================================================================
// Data Movement Instructions - Load Accumulator
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeLDA(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::LDA_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct: {
    return {Opcodes6809::LDA_DIR, static_cast<uint8_t>(operand & 0xFF)};
  }

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{ Opcodes6809::LDA_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // LDA indexed opcode is 0xA6
    auto result = std::vector<uint8_t>{ Opcodes6809::LDA_IDX};
    // Default to X register (reg=0)
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeLDB(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::LDB_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::LDB_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::LDB_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // LDB indexed opcode is 0xE6
    auto result = std::vector<uint8_t>{Opcodes6809::LDB_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeLDD(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate16: {
    // LDD #$1234 -> {0xCC, 0x12, 0x34} (big-endian)
    auto result = std::vector<uint8_t>{ Opcodes6809::LDD_IMM};
    auto value_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), value_bytes.begin(), value_bytes.end());
    return result;
  }

  case AddressingMode6809::Direct:
    return {Opcodes6809::LDD_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::LDD_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // LDD indexed opcode is 0xEC
    auto result = std::vector<uint8_t>{Opcodes6809::LDD_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

// ============================================================================
// Data Movement Instructions - Store Accumulator
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeSTA(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Direct:
    return {Opcodes6809::STA_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::STA_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // STA indexed opcode is 0xA7
    auto result = std::vector<uint8_t>{Opcodes6809::STA_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeSTB(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Direct:
    return {Opcodes6809::STB_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::STB_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // STB indexed opcode is 0xE7
    auto result = std::vector<uint8_t>{Opcodes6809::STB_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeSTD(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Direct:
    return {Opcodes6809::STD_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::STD_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // STD indexed opcode is 0xED
    auto result = std::vector<uint8_t>{Opcodes6809::STD_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

// ============================================================================
// Data Movement Instructions - 16-bit Index Register Load/Store
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeLDX(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate16: {
    auto result = std::vector<uint8_t>{Opcodes6809::LDX_IMM};
    auto value_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), value_bytes.begin(), value_bytes.end());
    return result;
  }

  case AddressingMode6809::Direct:
    return {Opcodes6809::LDX_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::LDX_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // LDX indexed opcode is 0xAE
    auto result = std::vector<uint8_t>{Opcodes6809::LDX_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeLDY(uint32_t operand,
                                        AddressingMode6809 mode) const {
  // LDY uses page 2 prefix ($10)
  switch (mode) {
  case AddressingMode6809::Immediate16: {
    auto result = std::vector<uint8_t>{Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LDY_IMM};
    auto value_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), value_bytes.begin(), value_bytes.end());
    return result;
  }

  case AddressingMode6809::Direct:
    return {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LDY_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LDY_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes (with page 2 prefix)
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // LDY indexed opcode is 0x10 0xAE (page 2)
    auto result = std::vector<uint8_t>{Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LDY_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeSTX(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Direct:
    return {Opcodes6809::STX_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::STX_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // STX indexed opcode is 0xAF
    auto result = std::vector<uint8_t>{Opcodes6809::STX_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeSTY(uint32_t operand,
                                        AddressingMode6809 mode) const {
  // STY uses page 2 prefix ($10)
  switch (mode) {
  case AddressingMode6809::Direct:
    return {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::STY_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::STY_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes (with page 2 prefix)
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // STY indexed opcode is 0x10 0xAF (page 2)
    auto result = std::vector<uint8_t>{Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::STY_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

// ============================================================================
// Arithmetic Instructions
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeADDA(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::ADDA_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::ADDA_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::ADDA_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // ADDA indexed opcode is 0xAB
    auto result = std::vector<uint8_t>{Opcodes6809::ADDA_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeADDB(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::ADDB_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::ADDB_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::ADDB_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // ADDB indexed opcode is 0xEB
    auto result = std::vector<uint8_t>{Opcodes6809::ADDB_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeSUBA(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::SUBA_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::SUBA_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::SUBA_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // SUBA indexed opcode is 0xA0
    auto result = std::vector<uint8_t>{Opcodes6809::SUBA_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeSUBB(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::SUBB_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::SUBB_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::SUBB_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // SUBB indexed opcode is 0xE0
    auto result = std::vector<uint8_t>{Opcodes6809::SUBB_IDX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

// ============================================================================
// Branch Instructions (Relative Addressing)
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeBRA(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BRA, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBEQ(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BEQ, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBNE(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BNE, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBCC(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BCC, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBCS(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BCS, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBMI(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BMI, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBPL(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BPL, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBVS(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BVS, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBVC(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BVC, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBGE(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BGE, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBLT(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BLT, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBGT(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BGT, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBLE(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BLE, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBHI(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BHI, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBLS(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BLS, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

std::vector<uint8_t> Cpu6809::EncodeBSR(int32_t offset,
                                        AddressingMode6809 mode) const {
  if (mode == AddressingMode6809::Relative8) {
    return {Opcodes6809::BSR, static_cast<uint8_t>(offset & 0xFF)};
  }
  return {};
}

// ============================================================================
// Long Branch Instructions (16-bit relative addressing)
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeLBRA(int16_t offset) const {
  // LBRA - Long Branch Always (Opcode: 0x10 0x16)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBRA};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBSR(int16_t offset) const {
  // LBSR - Long Branch to Subroutine (Opcode: 0x10 0x17)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBSR};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBRN(int16_t offset) const {
  // LBRN - Long Branch Never (Opcode: 0x10 0x21)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBRN};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBHI(int16_t offset) const {
  // LBHI - Long Branch if Higher, unsigned (Opcode: 0x10 0x22)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBHI};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBLS(int16_t offset) const {
  // LBLS - Long Branch if Lower or Same, unsigned (Opcode: 0x10 0x23)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBLS};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBCC(int16_t offset) const {
  // LBCC/LBHS - Long Branch if Carry Clear (Opcode: 0x10 0x24)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBCC};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBCS(int16_t offset) const {
  // LBCS/LBLO - Long Branch if Carry Set (Opcode: 0x10 0x25)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBCS};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBNE(int16_t offset) const {
  // LBNE - Long Branch if Not Equal (Opcode: 0x10 0x26)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBNE};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBEQ(int16_t offset) const {
  // LBEQ - Long Branch if Equal (Opcode: 0x10 0x27)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBEQ};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBVC(int16_t offset) const {
  // LBVC - Long Branch if Overflow Clear (Opcode: 0x10 0x28)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBVC};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBVS(int16_t offset) const {
  // LBVS - Long Branch if Overflow Set (Opcode: 0x10 0x29)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBVS};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBPL(int16_t offset) const {
  // LBPL - Long Branch if Plus (Opcode: 0x10 0x2A)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBPL};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBMI(int16_t offset) const {
  // LBMI - Long Branch if Minus (Opcode: 0x10 0x2B)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBMI};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBGE(int16_t offset) const {
  // LBGE - Long Branch if Greater or Equal, signed (Opcode: 0x10 0x2C)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBGE};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBLT(int16_t offset) const {
  // LBLT - Long Branch if Less Than, signed (Opcode: 0x10 0x2D)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBLT};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBGT(int16_t offset) const {
  // LBGT - Long Branch if Greater Than, signed (Opcode: 0x10 0x2E)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBGT};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

std::vector<uint8_t> Cpu6809::EncodeLBLE(int16_t offset) const {
  // LBLE - Long Branch if Less or Equal, signed (Opcode: 0x10 0x2F)
  std::vector<uint8_t> result = {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::LBLE};
  auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
  result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
  return result;
}

// ============================================================================
// Comparison Instructions
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeCMPA(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::CMPA_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::CMPA_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::CMPA_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeCMPB(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::CMPB_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::CMPB_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::CMPB_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeCMPX(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate16: {
    auto result = std::vector<uint8_t>{Opcodes6809::CMPX_IMM};
    auto value_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), value_bytes.begin(), value_bytes.end());
    return result;
  }

  case AddressingMode6809::Direct:
    return {Opcodes6809::CMPX_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::CMPX_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeCMPY(uint32_t operand,
                                         AddressingMode6809 mode) const {
  // CMPY uses page 2 prefix ($10)
  switch (mode) {
  case AddressingMode6809::Immediate16: {
    auto result = std::vector<uint8_t>{Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::CMPY_IMM};
    auto value_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), value_bytes.begin(), value_bytes.end());
    return result;
  }

  case AddressingMode6809::Direct:
    return {Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::CMPY_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::PAGE2_PREFIX, Opcodes6809::Page2::CMPY_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

// ============================================================================
// Logical Operations
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeANDA(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::ANDA_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::ANDA_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::ANDA_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeANDB(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::ANDB_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::ANDB_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::ANDB_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeORA(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::ORA_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::ORA_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::ORA_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeORB(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::ORB_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::ORB_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::ORB_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeEORA(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::EORA_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::EORA_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::EORA_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeEORB(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::EORB_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::EORB_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::EORB_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

// ============================================================================
// Bit Test Operations
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeBITA(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::BITA_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::BITA_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::BITA_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeBITB(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Immediate8:
    return {Opcodes6809::BITB_IMM, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Direct:
    return {Opcodes6809::BITB_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::BITB_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

// ============================================================================
// Control Flow Instructions
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeJSR(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Direct:
    return {Opcodes6809::JSR_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::JSR_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeJMP(uint32_t operand,
                                        AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Direct:
    return {Opcodes6809::JMP_DIR, static_cast<uint8_t>(operand & 0xFF)};

  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::JMP_EXT};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeLEAX(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::LEAX};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  // Indexed addressing modes (LEA typically uses indexed addressing)
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec1:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
  case AddressingMode6809::IndexedPCRelative16:
  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect: {
    // LEAX opcode is 0x30
    auto result = std::vector<uint8_t>{Opcodes6809::LEAX};
    auto postbyte =
        EncodeIndexedPostByte(mode, static_cast<int32_t>(operand), 0);
    result.insert(result.end(), postbyte.begin(), postbyte.end());
    return result;
  }

  default:
    return {};
  }
}

std::vector<uint8_t> Cpu6809::EncodeLEAY(uint32_t operand,
                                         AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Extended: {
    auto result = std::vector<uint8_t>{Opcodes6809::LEAY};
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(operand));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    return result;
  }

  default:
    return {};
  }
}

// ============================================================================
// Stack Operations (PSHS, PULS, PSHU, PULU)
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodePSHS(uint8_t mask) const {
  return {Opcodes6809::PSHS, mask};
}

std::vector<uint8_t> Cpu6809::EncodePULS(uint8_t mask) const {
  return {Opcodes6809::PULS, mask};
}

std::vector<uint8_t> Cpu6809::EncodePSHU(uint8_t mask) const {
  return {Opcodes6809::PSHU, mask};
}

std::vector<uint8_t> Cpu6809::EncodePULU(uint8_t mask) const {
  return {Opcodes6809::PULU, mask};
}

// ============================================================================
// Register Transfer and Exchange (TFR, EXG)
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeTFR(uint8_t src, uint8_t dst) const {
  // Post-byte format: high nibble = source, low nibble = destination
  uint8_t postbyte = (src << 4) | dst;
  return {Opcodes6809::TFR, postbyte};
}

std::vector<uint8_t> Cpu6809::EncodeEXG(uint8_t reg1, uint8_t reg2) const {
  // Post-byte format: high nibble = reg1, low nibble = reg2
  uint8_t postbyte = (reg1 << 4) | reg2;
  return {Opcodes6809::EXG, postbyte};
}

// ============================================================================
// Indexed Addressing Support - Post-byte Encoding
// ============================================================================

std::vector<uint8_t> Cpu6809::EncodeIndexedPostByte(AddressingMode6809 mode,
                                                    int32_t offset,
                                                    uint8_t reg) const {
  std::vector<uint8_t> result;

  // Register encoding in bits 6-5:
  // 00 = X, 01 = Y, 10 = U, 11 = S
  uint8_t reg_bits = (reg & 0x03) << 5;

  switch (mode) {
  case AddressingMode6809::IndexedZeroOffset:
    // Post-byte: 1RR00100 (no offset, indexed)
    result.push_back(0x84 | reg_bits);
    break;

  case AddressingMode6809::Indexed5BitOffset: {
    // Post-byte: 0RRnnnnn (5-bit two's complement offset)
    // Offset must be in range -16 to +15
    uint8_t offset_5bit = static_cast<uint8_t>(offset & 0x1F);
    result.push_back(offset_5bit | reg_bits);
    break;
  }

  case AddressingMode6809::Indexed8BitOffset:
    // Post-byte: 1RR01000, then 8-bit signed offset
    result.push_back(0x88 | reg_bits);
    result.push_back(static_cast<uint8_t>(offset & 0xFF));
    break;

  case AddressingMode6809::Indexed16BitOffset: {
    // Post-byte: 1RR01001, then 16-bit signed offset (big-endian)
    result.push_back(0x89 | reg_bits);
    auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
    result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
    break;
  }

  case AddressingMode6809::IndexedAccumA:
    // Post-byte: 1RR00110 (A register offset)
    result.push_back(0x86 | reg_bits);
    break;

  case AddressingMode6809::IndexedAccumB:
    // Post-byte: 1RR00101 (B register offset)
    result.push_back(0x85 | reg_bits);
    break;

  case AddressingMode6809::IndexedAccumD:
    // Post-byte: 1RR01011 (D register offset)
    result.push_back(0x8B | reg_bits);
    break;

  case AddressingMode6809::IndexedAutoInc1:
    // Post-byte: 1RR00000 (auto-increment by 1)
    result.push_back(0x80 | reg_bits);
    break;

  case AddressingMode6809::IndexedAutoInc2:
    // Post-byte: 1RR00001 (auto-increment by 2)
    result.push_back(0x81 | reg_bits);
    break;

  case AddressingMode6809::IndexedAutoDec1:
    // Post-byte: 1RR00010 (auto-decrement by 1)
    result.push_back(0x82 | reg_bits);
    break;

  case AddressingMode6809::IndexedAutoDec2:
    // Post-byte: 1RR00011 (auto-decrement by 2)
    result.push_back(0x83 | reg_bits);
    break;

  case AddressingMode6809::IndexedPCRelative8:
    // Post-byte: 1RR01100 (PC-relative with 8-bit offset)
    // Note: PC-relative uses special register encoding
    result.push_back(0x8C | reg_bits);
    result.push_back(static_cast<uint8_t>(offset & 0xFF));
    break;

  case AddressingMode6809::IndexedPCRelative16: {
    // Post-byte: 1RR01101 (PC-relative with 16-bit offset)
    result.push_back(0x8D | reg_bits);
    auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
    result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
    break;
  }

  case AddressingMode6809::IndexedIndirect: {
    // Indirect indexed: set bit 7 of post-byte
    // Need to determine sub-mode based on offset
    if (offset == 0) {
      // [,R] - zero offset indirect
      result.push_back(0x94 | reg_bits); // Bit 7=1 (indirect), base mode 0x14
    } else if (offset >= -128 && offset <= 127) {
      // [n,R] - 8-bit offset indirect
      result.push_back(0x98 | reg_bits); // Bit 7=1 (indirect), 8-bit mode
      result.push_back(static_cast<uint8_t>(offset & 0xFF));
    } else {
      // [nn,R] - 16-bit offset indirect
      result.push_back(0x99 | reg_bits); // Bit 7=1 (indirect), 16-bit mode
      auto offset_bytes = ToBigEndian(static_cast<uint16_t>(offset));
      result.insert(result.end(), offset_bytes.begin(), offset_bytes.end());
    }
    break;
  }

  case AddressingMode6809::IndexedExtendedIndirect: {
    // [$nnnn] - extended indirect
    // Post-byte: 10011111, then 16-bit address
    result.push_back(0x9F);
    auto addr_bytes = ToBigEndian(static_cast<uint16_t>(offset));
    result.insert(result.end(), addr_bytes.begin(), addr_bytes.end());
    break;
  }

  default:
    // Unsupported indexed mode
    break;
  }

  return result;
}

// ============================================================================
// Instruction Size Calculation
// ============================================================================

size_t Cpu6809::CalculateInstructionSize(AddressingMode6809 mode) const {
  switch (mode) {
  case AddressingMode6809::Inherent:
    return 1;

  case AddressingMode6809::Immediate8:
  case AddressingMode6809::Direct:
    return 2;

  case AddressingMode6809::Immediate16:
  case AddressingMode6809::Extended:
    return 3;

  case AddressingMode6809::Relative8:
    return 2;

  case AddressingMode6809::Relative16:
    return 3;

  // Indexed modes vary by sub-mode (2-5 bytes)
  case AddressingMode6809::IndexedZeroOffset:
  case AddressingMode6809::IndexedAutoInc1:
  case AddressingMode6809::IndexedAutoDec1:
    return 2; // Opcode + post-byte

  case AddressingMode6809::Indexed5BitOffset:
  case AddressingMode6809::Indexed8BitOffset:
  case AddressingMode6809::IndexedAccumA:
  case AddressingMode6809::IndexedAccumB:
  case AddressingMode6809::IndexedAccumD:
  case AddressingMode6809::IndexedAutoInc2:
  case AddressingMode6809::IndexedAutoDec2:
  case AddressingMode6809::IndexedPCRelative8:
    return 3; // Opcode + post-byte + 8-bit offset

  case AddressingMode6809::Indexed16BitOffset:
  case AddressingMode6809::IndexedPCRelative16:
    return 4; // Opcode + post-byte + 16-bit offset

  case AddressingMode6809::IndexedIndirect:
  case AddressingMode6809::IndexedExtendedIndirect:
    return 5; // Opcode + post-byte + 16-bit address

  default:
    return 0;
  }
}

// ============================================================================
// CpuPlugin Interface Implementation - EncodeInstruction()
// ============================================================================

/**
 * @brief Polymorphic instruction encoder - dispatches to specific Encode*
 * methods
 *
 * This method implements the CpuPlugin interface, allowing the assembler to
 * encode instructions without knowing the specific CPU type.
 *
 * For 6809, addressing modes are determined by operand string syntax:
 * - #value     Immediate
 * - <address   Direct page
 * - address    Extended
 * - ,X         Indexed zero offset
 * - offset,X   Indexed with offset
 * - etc.
 *
 * @param mnemonic Instruction mnemonic (e.g., "LDA", "STA", "JMP")
 * @param operand Operand value (immediate value or address)
 * @param operand_str Original operand string for parsing addressing modes
 * @return Vector of encoded bytes
 *
 * @throws std::invalid_argument if instruction/addressing mode not supported
 * @throws std::out_of_range if operand value out of range
 */
std::vector<uint8_t>
Cpu6809::EncodeInstruction(const std::string &mnemonic, uint32_t operand,
                           const std::string &operand_str) const {
  // Helper to trim whitespace
  auto trim = [](const std::string &s) {
    size_t start = s.find_first_not_of(" \t\n\r");
    if (start == std::string::npos)
      return std::string("");
    size_t end = s.find_last_not_of(" \t\n\r");
    return s.substr(start, end - start + 1);
  };

  // Determine addressing mode from operand_str
  std::string trimmed = trim(operand_str);
  AddressingMode6809 mode = AddressingMode6809::Inherent;

  if (!trimmed.empty()) {
    // Immediate mode: #value
    if (trimmed[0] == '#') {
      // Determine if 8-bit or 16-bit based on instruction
      // For now, assume 8-bit for A/B instructions, 16-bit for D/X/Y/U/S
      bool is_16bit =
          (mnemonic == M6809Mnemonics::LDD || mnemonic == M6809Mnemonics::LDX ||
           mnemonic == M6809Mnemonics::LDY || mnemonic == M6809Mnemonics::LDU ||
           mnemonic == M6809Mnemonics::LDS ||
           mnemonic == M6809Mnemonics::CMPX ||
           mnemonic == M6809Mnemonics::CMPY ||
           mnemonic == M6809Mnemonics::CMPU ||
           mnemonic == M6809Mnemonics::CMPS);
      mode = is_16bit ? AddressingMode6809::Immediate16
                      : AddressingMode6809::Immediate8;
    }
    // Direct page mode: <address or address < $100
    else if (trimmed[0] == '<' || operand < cpu6809::DIRECT_PAGE_MAX) {
      mode = AddressingMode6809::Direct;
    }
    // Indexed modes: ,X or ,Y or offset,X etc.
    else if (trimmed.find(',') != std::string::npos) {
      // For simplicity, detect common indexed patterns
      if (trimmed.find(",X") != std::string::npos ||
          trimmed.find(",Y") != std::string::npos ||
          trimmed.find(",U") != std::string::npos ||
          trimmed.find(",S") != std::string::npos) {
        // Check for offset
        size_t comma = trimmed.find(',');
        if (comma == 0) {
          // ,X or ,Y - zero offset
          mode = AddressingMode6809::IndexedZeroOffset;
        } else {
          // offset,X - determine offset size
          // For now, default to 8-bit offset indexed
          mode = AddressingMode6809::Indexed8BitOffset;
        }
      } else {
        mode = AddressingMode6809::IndexedZeroOffset;
      }
    }
    // Extended mode: address >= $100
    else {
      mode = AddressingMode6809::Extended;
    }
  }

  // Dispatch to appropriate Encode* method based on mnemonic
  // Load instructions
  if (mnemonic == M6809Mnemonics::LDA)
    return EncodeLDA(operand, mode);
  if (mnemonic == M6809Mnemonics::LDB)
    return EncodeLDB(operand, mode);
  if (mnemonic == M6809Mnemonics::LDD)
    return EncodeLDD(operand, mode);
  if (mnemonic == M6809Mnemonics::LDX)
    return EncodeLDX(operand, mode);
  if (mnemonic == M6809Mnemonics::LDY)
    return EncodeLDY(operand, mode);

  // Store instructions
  if (mnemonic == M6809Mnemonics::STA)
    return EncodeSTA(operand, mode);
  if (mnemonic == M6809Mnemonics::STB)
    return EncodeSTB(operand, mode);
  if (mnemonic == M6809Mnemonics::STD)
    return EncodeSTD(operand, mode);
  if (mnemonic == M6809Mnemonics::STX)
    return EncodeSTX(operand, mode);
  if (mnemonic == M6809Mnemonics::STY)
    return EncodeSTY(operand, mode);

  // Arithmetic
  if (mnemonic == M6809Mnemonics::ADDA)
    return EncodeADDA(operand, mode);
  if (mnemonic == M6809Mnemonics::ADDB)
    return EncodeADDB(operand, mode);
  if (mnemonic == M6809Mnemonics::SUBA)
    return EncodeSUBA(operand, mode);
  if (mnemonic == M6809Mnemonics::SUBB)
    return EncodeSUBB(operand, mode);

  // Logical
  if (mnemonic == M6809Mnemonics::ANDA)
    return EncodeANDA(operand, mode);
  if (mnemonic == M6809Mnemonics::ANDB)
    return EncodeANDB(operand, mode);
  if (mnemonic == M6809Mnemonics::ORA)
    return EncodeORA(operand, mode);
  if (mnemonic == M6809Mnemonics::ORB)
    return EncodeORB(operand, mode);
  if (mnemonic == M6809Mnemonics::EORA)
    return EncodeEORA(operand, mode);
  if (mnemonic == M6809Mnemonics::EORB)
    return EncodeEORB(operand, mode);
  if (mnemonic == M6809Mnemonics::BITA)
    return EncodeBITA(operand, mode);
  if (mnemonic == M6809Mnemonics::BITB)
    return EncodeBITB(operand, mode);

  // Compare
  if (mnemonic == M6809Mnemonics::CMPA)
    return EncodeCMPA(operand, mode);
  if (mnemonic == M6809Mnemonics::CMPB)
    return EncodeCMPB(operand, mode);
  if (mnemonic == M6809Mnemonics::CMPX)
    return EncodeCMPX(operand, mode);
  if (mnemonic == M6809Mnemonics::CMPY)
    return EncodeCMPY(operand, mode);

  // Branches (8-bit relative)
  if (mnemonic == M6809Mnemonics::BRA)
    return EncodeBRA(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BEQ)
    return EncodeBEQ(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BNE)
    return EncodeBNE(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BCC || mnemonic == M6809Mnemonics::BHS)
    return EncodeBCC(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BCS || mnemonic == M6809Mnemonics::BLO)
    return EncodeBCS(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BMI)
    return EncodeBMI(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BPL)
    return EncodeBPL(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BVS)
    return EncodeBVS(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BVC)
    return EncodeBVC(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BGE)
    return EncodeBGE(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BLT)
    return EncodeBLT(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BGT)
    return EncodeBGT(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BLE)
    return EncodeBLE(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BHI)
    return EncodeBHI(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BLS)
    return EncodeBLS(static_cast<int32_t>(operand), mode);
  if (mnemonic == M6809Mnemonics::BSR)
    return EncodeBSR(static_cast<int32_t>(operand), mode);

  // Long branches (16-bit relative)
  if (mnemonic == M6809Mnemonics::LBRA)
    return EncodeLBRA(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBSR)
    return EncodeLBSR(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBRN)
    return EncodeLBRN(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBHI)
    return EncodeLBHI(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBLS)
    return EncodeLBLS(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBCC || mnemonic == M6809Mnemonics::LBHS)
    return EncodeLBCC(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBCS || mnemonic == M6809Mnemonics::LBLO)
    return EncodeLBCS(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBNE)
    return EncodeLBNE(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBEQ)
    return EncodeLBEQ(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBVC)
    return EncodeLBVC(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBVS)
    return EncodeLBVS(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBPL)
    return EncodeLBPL(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBMI)
    return EncodeLBMI(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBGE)
    return EncodeLBGE(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBLT)
    return EncodeLBLT(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBGT)
    return EncodeLBGT(static_cast<int16_t>(operand));
  if (mnemonic == M6809Mnemonics::LBLE)
    return EncodeLBLE(static_cast<int16_t>(operand));

  // Jumps/Subroutines
  if (mnemonic == M6809Mnemonics::JMP)
    return EncodeJMP(operand, mode);
  if (mnemonic == M6809Mnemonics::JSR)
    return EncodeJSR(operand, mode);
  if (mnemonic == M6809Mnemonics::LEAX)
    return EncodeLEAX(operand, mode);
  if (mnemonic == M6809Mnemonics::LEAY)
    return EncodeLEAY(operand, mode);
  if (mnemonic == M6809Mnemonics::RTS)
    return EncodeRTS();

  // Inherent instructions
  if (mnemonic == M6809Mnemonics::NOP)
    return EncodeNOP();
  if (mnemonic == M6809Mnemonics::CLRA)
    return EncodeCLRA();
  if (mnemonic == M6809Mnemonics::CLRB)
    return EncodeCLRB();
  if (mnemonic == M6809Mnemonics::ASLA)
    return EncodeASLA();
  if (mnemonic == M6809Mnemonics::ASLB)
    return EncodeASLB();
  if (mnemonic == M6809Mnemonics::ASRA)
    return EncodeASRA();
  if (mnemonic == M6809Mnemonics::ASRB)
    return EncodeASRB();
  if (mnemonic == M6809Mnemonics::LSRA)
    return EncodeLSRA();
  if (mnemonic == M6809Mnemonics::LSRB)
    return EncodeLSRB();
  if (mnemonic == M6809Mnemonics::ROLA)
    return EncodeROLA();
  if (mnemonic == M6809Mnemonics::ROLB)
    return EncodeROLB();
  if (mnemonic == M6809Mnemonics::RORA)
    return EncodeRORA();
  if (mnemonic == M6809Mnemonics::RORB)
    return EncodeRORB();
  if (mnemonic == M6809Mnemonics::INCA)
    return EncodeINCA();
  if (mnemonic == M6809Mnemonics::INCB)
    return EncodeINCB();
  if (mnemonic == M6809Mnemonics::DECA)
    return EncodeDECA();
  if (mnemonic == M6809Mnemonics::DECB)
    return EncodeDECB();
  if (mnemonic == M6809Mnemonics::TSTA)
    return EncodeTSTA();
  if (mnemonic == M6809Mnemonics::TSTB)
    return EncodeTSTB();
  if (mnemonic == M6809Mnemonics::COMA)
    return EncodeCOMA();
  if (mnemonic == M6809Mnemonics::COMB)
    return EncodeCOMB();
  if (mnemonic == M6809Mnemonics::NEGA)
    return EncodeNEGA();
  if (mnemonic == M6809Mnemonics::NEGB)
    return EncodeNEGB();

  // Stack operations - need to parse register mask from operand_str
  // For now, default to common cases
  if (mnemonic == M6809Mnemonics::PSHS)
    return EncodePSHS(static_cast<uint8_t>(operand));
  if (mnemonic == M6809Mnemonics::PULS)
    return EncodePULS(static_cast<uint8_t>(operand));
  if (mnemonic == M6809Mnemonics::PSHU)
    return EncodePSHU(static_cast<uint8_t>(operand));
  if (mnemonic == M6809Mnemonics::PULU)
    return EncodePULU(static_cast<uint8_t>(operand));

  // Register transfers - need to parse src/dst registers
  if (mnemonic == M6809Mnemonics::TFR)
    return EncodeTFR(static_cast<uint8_t>(operand >> 4),
                     static_cast<uint8_t>(operand & 0xF));
  if (mnemonic == M6809Mnemonics::EXG)
    return EncodeEXG(static_cast<uint8_t>(operand >> 4),
                     static_cast<uint8_t>(operand & 0xF));

  // Unsupported instruction
  throw std::invalid_argument("Unsupported instruction: " + mnemonic);
}

// ============================================================================
// CpuPlugin Interface Implementation - HasOpcode()
// ============================================================================

/**
 * @brief Check if a mnemonic is a valid opcode for the 6809
 *
 * @param mnemonic Instruction mnemonic (e.g., "LDA", "JMP")
 * @return true if mnemonic is a valid opcode, false otherwise
 */
bool Cpu6809::HasOpcode(const std::string &mnemonic) const {
  // Convert to uppercase for case-insensitive comparison
  std::string upper = mnemonic;
  std::transform(upper.begin(), upper.end(), upper.begin(), ::toupper);

  // Create static set of all 6809 mnemonics for O(1) lookup
  static const std::unordered_set<std::string> valid_opcodes = {
      // Load/Store
      M6809Mnemonics::LDA, M6809Mnemonics::LDB, M6809Mnemonics::LDD,
      M6809Mnemonics::LDX, M6809Mnemonics::LDY, M6809Mnemonics::LDU,
      M6809Mnemonics::LDS, M6809Mnemonics::STA, M6809Mnemonics::STB,
      M6809Mnemonics::STD, M6809Mnemonics::STX, M6809Mnemonics::STY,
      M6809Mnemonics::STU, M6809Mnemonics::STS,

      // Arithmetic
      M6809Mnemonics::ADDA, M6809Mnemonics::ADDB, M6809Mnemonics::ADDD,
      M6809Mnemonics::SUBA, M6809Mnemonics::SUBB, M6809Mnemonics::SUBD,
      M6809Mnemonics::INCA, M6809Mnemonics::INCB, M6809Mnemonics::INC,
      M6809Mnemonics::DECA, M6809Mnemonics::DECB, M6809Mnemonics::DEC,
      M6809Mnemonics::NEGA, M6809Mnemonics::NEGB, M6809Mnemonics::NEG,

      // Logical
      M6809Mnemonics::ANDA, M6809Mnemonics::ANDB, M6809Mnemonics::ORA,
      M6809Mnemonics::ORB, M6809Mnemonics::EORA, M6809Mnemonics::EORB,
      M6809Mnemonics::BITA, M6809Mnemonics::BITB, M6809Mnemonics::COMA,
      M6809Mnemonics::COMB, M6809Mnemonics::COM,

      // Compare
      M6809Mnemonics::CMPA, M6809Mnemonics::CMPB, M6809Mnemonics::CMPD,
      M6809Mnemonics::CMPX, M6809Mnemonics::CMPY, M6809Mnemonics::CMPU,
      M6809Mnemonics::CMPS,

      // Shift/Rotate
      M6809Mnemonics::ASLA, M6809Mnemonics::ASLB, M6809Mnemonics::ASL,
      M6809Mnemonics::ASRA, M6809Mnemonics::ASRB, M6809Mnemonics::ASR,
      M6809Mnemonics::LSRA, M6809Mnemonics::LSRB, M6809Mnemonics::LSR,
      M6809Mnemonics::ROLA, M6809Mnemonics::ROLB, M6809Mnemonics::ROL,
      M6809Mnemonics::RORA, M6809Mnemonics::RORB, M6809Mnemonics::ROR,

      // Test/Clear
      M6809Mnemonics::TSTA, M6809Mnemonics::TSTB, M6809Mnemonics::TST,
      M6809Mnemonics::CLRA, M6809Mnemonics::CLRB, M6809Mnemonics::CLR,

      // Branch (8-bit)
      M6809Mnemonics::BRA, M6809Mnemonics::BRN, M6809Mnemonics::BHI,
      M6809Mnemonics::BLS, M6809Mnemonics::BCC, M6809Mnemonics::BHS,
      M6809Mnemonics::BCS, M6809Mnemonics::BLO, M6809Mnemonics::BNE,
      M6809Mnemonics::BEQ, M6809Mnemonics::BVC, M6809Mnemonics::BVS,
      M6809Mnemonics::BPL, M6809Mnemonics::BMI, M6809Mnemonics::BGE,
      M6809Mnemonics::BLT, M6809Mnemonics::BGT, M6809Mnemonics::BLE,
      M6809Mnemonics::BSR,

      // Long Branch (16-bit)
      M6809Mnemonics::LBRA, M6809Mnemonics::LBRN, M6809Mnemonics::LBHI,
      M6809Mnemonics::LBLS, M6809Mnemonics::LBCC, M6809Mnemonics::LBHS,
      M6809Mnemonics::LBCS, M6809Mnemonics::LBLO, M6809Mnemonics::LBNE,
      M6809Mnemonics::LBEQ, M6809Mnemonics::LBVC, M6809Mnemonics::LBVS,
      M6809Mnemonics::LBPL, M6809Mnemonics::LBMI, M6809Mnemonics::LBGE,
      M6809Mnemonics::LBLT, M6809Mnemonics::LBGT, M6809Mnemonics::LBLE,

      // Jump/Subroutine
      M6809Mnemonics::JMP, M6809Mnemonics::JSR, M6809Mnemonics::RTS,

      // Load Effective Address
      M6809Mnemonics::LEAX, M6809Mnemonics::LEAY, M6809Mnemonics::LEAS,
      M6809Mnemonics::LEAU,

      // Stack
      M6809Mnemonics::PSHS, M6809Mnemonics::PULS, M6809Mnemonics::PSHU,
      M6809Mnemonics::PULU,

      // Register Transfer/Exchange
      M6809Mnemonics::TFR, M6809Mnemonics::EXG,

      // Special
      M6809Mnemonics::NOP, M6809Mnemonics::SWI, M6809Mnemonics::SWI2,
      M6809Mnemonics::SWI3, M6809Mnemonics::CWAI, M6809Mnemonics::SYNC,
      M6809Mnemonics::RTI,

      // Multiply
      M6809Mnemonics::MUL,

      // Sign Extend
      M6809Mnemonics::SEX,

      // Decimal Adjust
      M6809Mnemonics::DAA,

      // Alternate Mnemonics
      M6809Mnemonics::ASLD, M6809Mnemonics::LSLD, M6809Mnemonics::CLRD,
      M6809Mnemonics::TSTD};

  return valid_opcodes.find(upper) != valid_opcodes.end();
}

} // namespace xasm
