{"Source Block": ["hdl/library/common/ad_pack.v@104:114@HdlStmAssign", "\n  end\nendgenerate\n\nassign idata_dd_nx = {idata_d,idata_dd[SH_W*UNIT_W-1:I_W*UNIT_W]};\nassign in_use_nx = {{I_W{ivalid_d}},in_use[SH_W-1:I_W]};\n\nalways @(posedge clk) begin\n  if (reset) begin\n    in_use <= 'h0;\n  end else if (ivalid_d) begin\n"], "Clone Blocks": [["hdl/library/common/ad_pack.v@106:122", "endgenerate\n\nassign idata_dd_nx = {idata_d,idata_dd[SH_W*UNIT_W-1:I_W*UNIT_W]};\nassign in_use_nx = {{I_W{ivalid_d}},in_use[SH_W-1:I_W]};\n\nalways @(posedge clk) begin\n  if (reset) begin\n    in_use <= 'h0;\n  end else if (ivalid_d) begin\n    in_use <= in_use_nx &(~out_mask);\n  end\nend\n\nalways @(posedge clk) begin\n  if (ivalid_d) begin\n    idata_dd <= idata_dd_nx;\n  end\n"], ["hdl/library/common/ad_pack.v@103:113", "    end\n\n  end\nendgenerate\n\nassign idata_dd_nx = {idata_d,idata_dd[SH_W*UNIT_W-1:I_W*UNIT_W]};\nassign in_use_nx = {{I_W{ivalid_d}},in_use[SH_W-1:I_W]};\n\nalways @(posedge clk) begin\n  if (reset) begin\n    in_use <= 'h0;\n"]], "Diff Content": {"Delete": [[109, "assign in_use_nx = {{I_W{ivalid_d}},in_use[SH_W-1:I_W]};\n"]], "Add": [[109, "  assign idata_dd_nx = {idata_d,idata_dd[SH_W*UNIT_W-1:I_W*UNIT_W]};\n"], [109, "  assign in_use_nx = {{I_W{ivalid_d}},in_use[SH_W-1:I_W]};\n"]]}}