INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Verilog/sequential/SR_latch/SR_latch.srcs/sources_1/new/SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/Verilog/sequential/SR_latch/SR_latch.srcs/sim_1/new/tb_SR_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_SR_latch
