Return-Path: <devicetree+bounces-297762-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id yBcfBt0TBmpQegIAu9opvQ
	(envelope-from <devicetree+bounces-297762-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Thu, 14 May 2026 20:26:37 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sto.lore.kernel.org (sto.lore.kernel.org [172.232.135.74])
	by mail.lfdr.de (Postfix) with ESMTPS id B416D545DDA
	for <lists+devicetree@lfdr.de>; Thu, 14 May 2026 20:26:36 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sto.lore.kernel.org (Postfix) with ESMTP id 9F7D2300DEF3
	for <lists+devicetree@lfdr.de>; Thu, 14 May 2026 18:26:35 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 2EA263976A4;
	Thu, 14 May 2026 18:26:33 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="FFQPlf9Q";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Eo3K2EJL"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id A2ABE2D836D
	for <devicetree@vger.kernel.org>; Thu, 14 May 2026 18:26:31 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1778783193; cv=none; b=J8QiFvx5D38Y0S1oBl42jwUwCKcblIL56a82xVoBRcs6POobRldKt2mvhgn4kKutUxSdLYEdP0kkuRD/zz+Ft2XvzU9p+YH4ncIbwKbhMrBkrSeBJkViehN3jcVaVa16Po7b1iJaVX1WcYeeugNAC/erLxZjInpy7XYK4FxOUB8=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1778783193; c=relaxed/simple;
	bh=ocUUV2GsC2FgvGcbHUMW0RoFvDZhShrGNrCCLkHdeS4=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=ZY9YOGSDPrJhgftLPHLk3LlP7J144ze7/Kg1do6dLkRV7tjW6tdqQus7s63BxSJ8nDwY+YM7iKVCLbJ7AaiGRfsTqOVRfZKQ5x6gkcDZpnUEIkllpS4//S1RxDalaWwBRHHSugk9w6GBH7pRuzI/UXCDy4qCcbf/hQsg8YXBkTM=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=FFQPlf9Q; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Eo3K2EJL; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279872.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 64EBeQj42841032
	for <devicetree@vger.kernel.org>; Thu, 14 May 2026 18:26:30 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	eWyz0bm6QQ0/5uAMB1IflY62dp+iLMo2hK5d5t3vGYE=; b=FFQPlf9Q127YGKAZ
	GlkNtoT5nWHk5EmbnHqrK4+RjzmsWRhsSwZtHRDYa1lmDYR584xqePWnVxOcRo6f
	dim/uLEmUhjKIeme3KwDqbKaMHkgtJEK5ybMpNjBNHPOeSkAJuH/57Yj0HWwLpkO
	JW3UCA8jShl3mKp+pZmIcCCG5VXyfmzVu7s97BaioYYm7NHok/GyOK7+3ATuwo9k
	GFR6cjefV5jPAo9wMky3pXMkwjCfI29sZrgHqH5qTIzNyo2CN45+YShxlDqrsIz5
	5a45G6ALeai3MlYzYl16t2Xwkm+deWbhW3QhHDeroodo80TcdiygppGWCoi1ClqJ
	mJmO8A==
Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4e5899trb9-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Thu, 14 May 2026 18:26:30 +0000 (GMT)
Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2ba718173d1so142916755ad.0
        for <devicetree@vger.kernel.org>; Thu, 14 May 2026 11:26:30 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1778783189; x=1779387989; darn=vger.kernel.org;
        h=content-transfer-encoding:in-reply-to:from:content-language
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :from:to:cc:subject:date:message-id:reply-to;
        bh=eWyz0bm6QQ0/5uAMB1IflY62dp+iLMo2hK5d5t3vGYE=;
        b=Eo3K2EJLlnVSbFdVv2gNFEmokvUMb/kdDuZ4IfTAvY3Efgo233xj+0poCkDOmevdDU
         JOeP/EMZsC8R8lDrFiEuf0PIWy6cs/Tf/mC4f9mYw3M5Lul71kzzzKG4UFPG8uBvMfv0
         i7HCqs8KHBwwZRHeOPi3wWWUlSpSHpO356vksucPicuBlViHi5OEXw4F3Q5aoHFz144u
         JTgZpgCNOxI/Wmdm1JCmjwrutHKZQaY2q1MB7B+eiptEZib3/SOqLX45wM2Pj5Vq7anC
         qNnCVwanEmjlxLghCCfKDJQHWifk5kFi8y5w4MJ2sxNd1kirI+Q15AGE7To9qZcTb2lX
         +AuA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1778783189; x=1779387989;
        h=content-transfer-encoding:in-reply-to:from:content-language
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id
         :reply-to;
        bh=eWyz0bm6QQ0/5uAMB1IflY62dp+iLMo2hK5d5t3vGYE=;
        b=GkUsVdsH8W3t+nnRmmv7AhZq/6P/WwEUFHy/BZpCzx2qgbEgM+w6VO/qiqnohnGYIh
         EVQWDDBuJ6eYACb+pR1AfjeMxo8TiS89zWVLqg2Rvf79Nw5VMru7RWLyEjXY9+NlGI8W
         8cOeLUFnInFZ7FvmdDXxCaUeUSd4mUnJooLIbo9iaPd2KMzFIqLVeiDBTLWvtj3mJgnA
         R4KrwUNwMMIOagrMhukscowcqQOoF2qvE5y9Ips30pgvlLTmx9vzJm4f9yskr9Fj2SPc
         CSGe1Tlo08f2Fmvl6WmxqVAUtrZGlIccqUliD23Aj5GFV6IXqLuZhLoAWKCyvlbidKrm
         xNpw==
X-Forwarded-Encrypted: i=1; AFNElJ+vNN0SekEv9OZ55Xns/CcnLp6tx+KXyTBswqTrkuCLXxwkIc29hB+aO7OQ8/tIZ+tWCm1P+KttILPm@vger.kernel.org
X-Gm-Message-State: AOJu0Yxr3m3OGfWeG6w6VM9DeEjRVz44Soq5EHIEJ8uPLtb2QsZv+yU5
	i6OfgW5x3riemRUvxmFYS1olwyJyv/jyjnsxZqzhu027upjgBzMPhZ2F30JlEplNTNTlNhXm0tk
	36U4WKyuPGZ6Ztti0kJhITYwZFaNsuMu7r2t6WDppFK5beNpg4aC69Feu12VwrS/haZEgsS18
X-Gm-Gg: Acq92OFZLZWgFkjZXuXD/CYwwtHWjTstUw1xawmvtlA38EL135TaAga/QiQ8s8DfuLY
	iRDE67QKcbgpasA1uWSKbWDoxYN/BX0cWy+DXgDDwuaSgcKK3qgeG92Px5MQyBsnruUk/dKMTOm
	dWvcNxdFGKM8ORN/WrLvH90fN32KUVWM5mFGkp9XkXllJNLdJgN52aRQaQ9lxr0rmnst1DAgYNC
	HHs3VCQ95X70H5ph4USCYWuZxMVUwmYEYzYuGWvZeyhgVYD/L0ANkUS2WIS9vSr3I1A6tHKdtHF
	oDxbXEqmY+a8aMp6QBdzkIc2EtVxy6bqi4EIClAielYfr8AjAxo6KqqaCbUXyl72+sl4pjrc+bi
	dHbyV4lHfZXZmB9rEXSsAXQq0LULXJYJh0FceHmZyF3kvF1rW8l9o+DzLUu4Jxmd1xQ==
X-Received: by 2002:a17:902:b181:b0:2bc:6784:5260 with SMTP id d9443c01a7336-2bd7e966018mr5256155ad.37.1778783189381;
        Thu, 14 May 2026 11:26:29 -0700 (PDT)
X-Received: by 2002:a17:902:b181:b0:2bc:6784:5260 with SMTP id d9443c01a7336-2bd7e966018mr5255935ad.37.1778783188908;
        Thu, 14 May 2026 11:26:28 -0700 (PDT)
Received: from [192.168.1.4] ([122.177.247.127])
        by smtp.gmail.com with ESMTPSA id d9443c01a7336-2bd5c05f749sm32831495ad.20.2026.05.14.11.26.25
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Thu, 14 May 2026 11:26:28 -0700 (PDT)
Message-ID: <5019be04-2800-4f01-96ba-a64ac13d4364@oss.qualcomm.com>
Date: Thu, 14 May 2026 23:56:23 +0530
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v3 2/3] clk: qcom: camcc-glymur: Add camera clock
 controller driver
To: sashiko-reviews@lists.linux.dev
Cc: conor+dt@kernel.org, robh@kernel.org, krzk+dt@kernel.org,
        devicetree@vger.kernel.org, Taniya Das <taniya.das@oss.qualcomm.com>,
        Imran Shaik <imran.shaik@oss.qualcomm.com>,
        Ajit Pandey <ajit.pandey@oss.qualcomm.com>
References: <20260512-glymur_camcc-v3-2-a7196fee2779@oss.qualcomm.com>
 <20260513215441.E17B8C19425@smtp.kernel.org>
Content-Language: en-US
From: Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>
In-Reply-To: <20260513215441.E17B8C19425@smtp.kernel.org>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTE0MDE4NCBTYWx0ZWRfX5o6rmGJgKBHL
 dRXIeLi7+QmWGAvB8epiFYa7XM4oJ1Wm+V5/OC5RQjGLFDSTsbUAtCXj+vZU4cmNDzJvsDBqUZv
 OkalaN1YjBuRnFGHAmvojoMTtlxmDxG+/UgX2AXaaoltxkrMw9TVym+y0c3DLHBP3Qyua8ZqOgg
 8dbhyihMlmTOP75V5KmPFIAeyFo7LCtSvVIoIoL53lmZThZHtXOPJzcmlx2whpIusWRgJLP/sG/
 8dy9hPCNPVrBdEEArjtKCzg48BVXuLeAwVnyF2YdkpTZ6z98yhyfrdURN3ZuF6nqQ2t1YAhb5xI
 BaK1jA/gP6nqwjkviRNpfl6t1Ywf6OdzfgHVS5y2vljtc6RZdQE1eK2xDL8WO4bA0RD/M/O+B//
 bur4Ktvjj+GDLspHPkLvlBg9fQj39KiGmbp96PWTvNZnktAaM/DphJLFErodjBJmKUof63D+CHu
 au/lTMfSmU6zzj5569w==
X-Proofpoint-ORIG-GUID: 8H5MZmABRfRpApfLfVVDpzpbEyp9b5Qq
X-Authority-Analysis: v=2.4 cv=N6AZ0W9B c=1 sm=1 tr=0 ts=6a0613d6 cx=c_pps
 a=cmESyDAEBpBGqyK7t0alAg==:117 a=TsyavLd573QUvrMOwheqKA==:17
 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=yx91gb_oNiZeI1HMLzn7:22
 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=zW_1G7NrSvYEZv8OMdsA:9 a=QEXdDO2ut3YA:10
 a=1OuFwYUASf3TG4hYMiVC:22
X-Proofpoint-GUID: 8H5MZmABRfRpApfLfVVDpzpbEyp9b5Qq
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49
 definitions=2026-05-14_04,2026-05-13_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 spamscore=0 priorityscore=1501 bulkscore=0 malwarescore=0 clxscore=1015
 impostorscore=0 lowpriorityscore=0 phishscore=0 adultscore=0 suspectscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2605050000 definitions=main-2605140184
X-Rspamd-Queue-Id: B416D545DDA
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	R_SPF_ALLOW(-0.20)[+ip4:172.232.135.74:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	DBL_BLOCKED_OPENRESOLVER(0.00)[oss.qualcomm.com:mid,oss.qualcomm.com:dkim,qualcomm.com:email,qualcomm.com:dkim];
	RCVD_TLS_LAST(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	TAGGED_FROM(0.00)[bounces-297762-lists,devicetree=lfdr.de];
	MIME_TRACE(0.00)[0:+];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[jagadeesh.kona@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.232.128.0/19, country:SG];
	NEURAL_HAM(-0.00)[-0.999];
	RCPT_COUNT_SEVEN(0.00)[8];
	MID_RHS_MATCH_FROM(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Action: no action



On 5/14/2026 3:24 AM, sashiko-bot@kernel.org wrote:
> Thank you for your contribution! Sashiko AI review found 4 potential issue(s) to consider:
> - [High] Incorrect hardware clock mapping for P_CAM_CC_PLL2_OUT_EVEN in cam_cc_parent_data_1.
> - [High] Mismatch between parent map and frequency table for cam_cc_xo_clk_src leading to clock configuration failure.
> - [High] Inconsistent hardware register offsets for CSI4 clocks.
> - [Medium] Cross-Config Consistency Kconfig violation for CLK_GLYMUR_CAMCC.
> --
> 
> commit 5405dbfa49980ee6b2cd4bb1348b52c906b3f710
> Author: Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>
> 
> clk: qcom: camcc-glymur: Add camera clock controller driver
> 
> Add support for the camera clock controller for camera clients
> to be able to request for camcc clocks on Glymur platform.
> 
>> diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig
>> index df21ef5ffd686..754c3b823f3f8 100644
>> --- a/drivers/clk/qcom/Kconfig
>> +++ b/drivers/clk/qcom/Kconfig
>> @@ -45,6 +45,17 @@ config CLK_ELIZA_TCSRCC
>>  	  Support for the TCSR clock controller on Eliza devices.
>>  	  Say Y if you want to use peripheral devices such as USB/PCIe/UFS.
>>  
>> +config CLK_GLYMUR_CAMCC
>> +	tristate "Glymur Camera Clock Controller"
>> +	depends on ARM64 || COMPILE_TEST
>> +	select CLK_GLYMUR_GCC
>> +	default m if ARCH_QCOM
> 
> This isn't a bug, but is it intentional to use default m if ARCH_QCOM here?
> Existing sibling configurations for the same SoC family (such as
> CLK_GLYMUR_DISPCC and CLK_GLYMUR_GPUCC) omit this default.
> 

Yes, it is intentional. Existing sibling defconfigs were part of separate arm64
defconfig file, but the recent convention is to enable the defconfig from Kconfig
itself.

>> +	help
>> +	  Support for the camera clock controller on Qualcomm Technologies, Inc
> 
> [ ... ]
> 
>> diff --git a/drivers/clk/qcom/camcc-glymur.c b/drivers/clk/qcom/camcc-glymur.c
>> new file mode 100644
>> index 0000000000000..b21e6830a72b4
>> --- /dev/null
>> +++ b/drivers/clk/qcom/camcc-glymur.c
>> @@ -0,0 +1,2280 @@
> 
> [ ... ]
> 
>> +static const struct parent_map cam_cc_parent_map_1[] = {
>> +	{ P_BI_TCXO, 0 },
>> +	{ P_CAM_CC_PLL2_OUT_EVEN, 3 },
>> +	{ P_CAM_CC_PLL2_OUT_MAIN, 5 },
>> +};
>> +
>> +static const struct clk_parent_data cam_cc_parent_data_1[] = {
>> +	{ .index = DT_BI_TCXO },
>> +	{ .hw = &cam_cc_pll2.clkr.hw },
>> +	{ .hw = &cam_cc_pll2.clkr.hw },
> 
> Does this correctly map the EVEN and MAIN outputs? Both are currently mapped
> to the undivided &cam_cc_pll2.clkr.hw structure, and it appears the
> cam_cc_pll2_out_even post-divider structure is missing from the file
> entirely.
> 

Yes, no need to define separate even and odd outputs here since they are
unused and only pll2 main output is used to derive the clk frequencies.

> Other PLLs like PLL0 and PLL1 have proper post-divider structures defined
> for their EVEN outputs. Could this cause the framework to miscalculate
> the rate of the EVEN output by treating it as the full MAIN frequency?
> 
>> +};
> 
> [ ... ]
> 
>> +static struct clk_rcg2 cam_cc_xo_clk_src = {
>> +	.cmd_rcgr = 0x13948,
>> +	.mnd_width = 0,
>> +	.hid_width = 5,
>> +	.parent_map = cam_cc_parent_map_6_ao,
>> +	.freq_tbl = ftbl_cam_cc_xo_clk_src,
> 
> Will this configuration cause rate operations on cam_cc_xo_clk_src to fail?
> The frequency table relies on P_BI_TCXO, but the mapped
> cam_cc_parent_map_6_ao only contains P_BI_TCXO_AO:
> 
> static const struct parent_map cam_cc_parent_map_6_ao[] = {
> 	{ P_BI_TCXO_AO, 0 },
> };
> 
> When the clock framework searches for the source, qcom_find_src_index()
> might return -ENOENT.
> 

Will fix the frequency table to use P_BI_TCXO_AO src.

>> +	.hw_clk_ctrl = true,
> 
> [ ... ]
> 
>> +static struct clk_rcg2 cam_cc_csi1phytimer_clk_src = {
>> +	.cmd_rcgr = 0x15104,
>> +	.mnd_width = 0,
>> +	.hid_width = 5,
> 
> [ ... ]
> 
>> +static struct clk_rcg2 cam_cc_csi4phytimer_clk_src = {
>> +	.cmd_rcgr = 0x15124,
>> +	.mnd_width = 0,
>> +	.hid_width = 5,
> 
> Is the .cmd_rcgr offset correct for this clock block?
> 
> The address 0x15124 is immediately sequential to the CSI1 RCGR (0x15104),
> which suggests this might actually be the CSI2 offset. Additionally, the
> corresponding branch clocks for CSI4 use .halt_reg at 0x15250 and
> 0x15254, which are spaced unusually far from the 0x15124 RCGR.
> 

There are no CSI2,3 clocks supported on Glymur HW and above address is correct
for CSI4 as per HW register layout.

Thanks,
Jagadeesh


