E:\FER\utr\lab1\vb\utr_sim\utr_sim\bin\Release\utr_sim.exe
E:\FER\utr\lab1\vb\utr_sim\utr_sim\bin\Release\utr_sim.pdb
E:\FER\utr\lab1\vb\utr_sim\utr_sim\bin\Release\utr_sim.xml
E:\FER\utr\lab1\vb\utr_sim\utr_sim\obj\Release\ResolveAssemblyReference.cache
E:\FER\utr\lab1\vb\utr_sim\utr_sim\obj\Release\utr_sim.Resources.resources
E:\FER\utr\lab1\vb\utr_sim\utr_sim\obj\Release\utr_sim.vbproj.GenerateResource.Cache
E:\FER\utr\lab1\vb\utr_sim\utr_sim\obj\Release\utr_sim.exe
E:\FER\utr\lab1\vb\utr_sim\utr_sim\obj\Release\utr_sim.xml
E:\FER\utr\lab1\vb\utr_sim\utr_sim\obj\Release\utr_sim.pdb
