{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647603755233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647603755234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 18 11:42:35 2022 " "Processing started: Fri Mar 18 11:42:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647603755234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647603755234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicDemo -c LogicTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicDemo -c LogicTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647603755234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647603755749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647603755749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicUnit-Behavioral " "Found design unit 1: LogicUnit-Behavioral" {  } { { "LogicUnit.vhd" "" { Text "E:/UA/FPGA/aula1Parte3/LogicUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647603765045 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicUnit " "Found entity 1: LogicUnit" {  } { { "LogicUnit.vhd" "" { Text "E:/UA/FPGA/aula1Parte3/LogicUnit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647603765045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647603765045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logictop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logictop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LogicTop " "Found entity 1: LogicTop" {  } { { "LogicTop.bdf" "" { Schematic "E:/UA/FPGA/aula1Parte3/LogicTop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647603765046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647603765046 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicTop " "Elaborating entity \"LogicTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647603765083 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin LEDG\{4\] " "Illegal wire or bus name \"LEDG\{4\]\" of type pin " {  } { { "LogicTop.bdf" "" { Schematic "E:/UA/FPGA/aula1Parte3/LogicTop.bdf" { { 256 624 800 272 "LEDG\{4\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Analysis & Synthesis" 0 -1 1647603765084 ""}
{ "Error" "EGDFX_ILLEGAL_WIRE_OR_BUS_NAME" "pin LEDG\{5\] " "Illegal wire or bus name \"LEDG\{5\]\" of type pin " {  } { { "LogicTop.bdf" "" { Schematic "E:/UA/FPGA/aula1Parte3/LogicTop.bdf" { { 272 624 800 288 "LEDG\{5\]" "" } } } }  } 0 275021 "Illegal wire or bus name \"%2!s!\" of type %1!s! " 0 0 "Analysis & Synthesis" 0 -1 1647603765084 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647603765084 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647603765202 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 18 11:42:45 2022 " "Processing ended: Fri Mar 18 11:42:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647603765202 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647603765202 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647603765202 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647603765202 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647603765846 ""}
