-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft32_fft32_Pipeline_stage1_loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stage0_imag_31_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_30_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_29_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_28_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_27_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_26_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_25_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_24_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_23_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_22_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_21_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_20_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_19_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_18_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_17_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_16_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_15_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_14_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_13_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_12_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_11_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_10_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_9_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_8_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_7_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_6_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_5_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_4_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_3_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_2_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_imag_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_31_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_30_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_29_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_28_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_27_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_26_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_25_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_24_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_23_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_22_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_21_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_20_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_19_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_18_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_17_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_16_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_15_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_14_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_13_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_12_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_11_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_10_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_9_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_8_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_7_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_6_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_5_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_4_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_3_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_2_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage0_real_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_31_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_31_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_30_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_30_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_29_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_29_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_28_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_28_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_27_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_27_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_26_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_26_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_25_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_25_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_24_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_24_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_23_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_23_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_22_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_22_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_21_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_20_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_20_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_19_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_19_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_18_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_18_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_17_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_17_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_16_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_15_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_15_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_14_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_14_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_13_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_13_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_12_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_12_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_11_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_11_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_10_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_9_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_9_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_8_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_8_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_7_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_7_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_6_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_5_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_4_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_3_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_2_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_1_out_ap_vld : OUT STD_LOGIC;
    stage1_imag_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_imag_out_ap_vld : OUT STD_LOGIC;
    stage1_real_31_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_31_out_ap_vld : OUT STD_LOGIC;
    stage1_real_30_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_30_out_ap_vld : OUT STD_LOGIC;
    stage1_real_29_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_29_out_ap_vld : OUT STD_LOGIC;
    stage1_real_28_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_28_out_ap_vld : OUT STD_LOGIC;
    stage1_real_27_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_27_out_ap_vld : OUT STD_LOGIC;
    stage1_real_26_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_26_out_ap_vld : OUT STD_LOGIC;
    stage1_real_25_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_25_out_ap_vld : OUT STD_LOGIC;
    stage1_real_24_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_24_out_ap_vld : OUT STD_LOGIC;
    stage1_real_23_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_23_out_ap_vld : OUT STD_LOGIC;
    stage1_real_22_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_22_out_ap_vld : OUT STD_LOGIC;
    stage1_real_21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_21_out_ap_vld : OUT STD_LOGIC;
    stage1_real_20_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_20_out_ap_vld : OUT STD_LOGIC;
    stage1_real_19_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_19_out_ap_vld : OUT STD_LOGIC;
    stage1_real_18_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_18_out_ap_vld : OUT STD_LOGIC;
    stage1_real_17_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_17_out_ap_vld : OUT STD_LOGIC;
    stage1_real_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_16_out_ap_vld : OUT STD_LOGIC;
    stage1_real_15_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_15_out_ap_vld : OUT STD_LOGIC;
    stage1_real_14_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_14_out_ap_vld : OUT STD_LOGIC;
    stage1_real_13_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_13_out_ap_vld : OUT STD_LOGIC;
    stage1_real_12_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_12_out_ap_vld : OUT STD_LOGIC;
    stage1_real_11_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_11_out_ap_vld : OUT STD_LOGIC;
    stage1_real_10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_10_out_ap_vld : OUT STD_LOGIC;
    stage1_real_9_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_9_out_ap_vld : OUT STD_LOGIC;
    stage1_real_8_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_8_out_ap_vld : OUT STD_LOGIC;
    stage1_real_7_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_7_out_ap_vld : OUT STD_LOGIC;
    stage1_real_6_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_6_out_ap_vld : OUT STD_LOGIC;
    stage1_real_5_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_5_out_ap_vld : OUT STD_LOGIC;
    stage1_real_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_4_out_ap_vld : OUT STD_LOGIC;
    stage1_real_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_3_out_ap_vld : OUT STD_LOGIC;
    stage1_real_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_2_out_ap_vld : OUT STD_LOGIC;
    stage1_real_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_1_out_ap_vld : OUT STD_LOGIC;
    stage1_real_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    stage1_real_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of fft32_fft32_Pipeline_stage1_loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln93_fu_2298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln93_fu_2502_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln93_reg_4457 : STD_LOGIC_VECTOR (2 downto 0);
    signal stage1_real_56_fu_2730_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_56_reg_4461 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_56_fu_2736_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_56_reg_4481 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_57_fu_2742_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_57_reg_4501 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_57_fu_2748_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_57_reg_4521 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_58_fu_2754_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_58_reg_4541 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_58_fu_2760_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_58_reg_4561 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_59_fu_2766_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_59_reg_4581 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_59_fu_2772_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_59_reg_4601 : STD_LOGIC_VECTOR (15 downto 0);
    signal block_fu_302 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln93_fu_2304_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal stage0_real_fu_306 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_1_fu_310 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_1_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_2_fu_314 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_2_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_3_fu_318 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_3_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_4_fu_322 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_4_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_5_fu_326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_5_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_6_fu_330 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_6_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_7_fu_334 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_7_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_8_fu_338 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_8_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_9_fu_342 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_9_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_10_fu_346 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_10_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_11_fu_350 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_11_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_12_fu_354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_12_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_13_fu_358 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_13_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_14_fu_362 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_14_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_15_fu_366 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_15_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_16_fu_370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_16_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_17_fu_374 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_17_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_18_fu_378 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_18_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_19_fu_382 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_19_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_20_fu_386 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_20_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_21_fu_390 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_21_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_22_fu_394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_22_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_23_fu_398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_23_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_24_fu_402 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_24_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_25_fu_406 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_25_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_26_fu_410 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_26_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_27_fu_414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_27_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_28_fu_418 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_28_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_29_fu_422 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_29_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_30_fu_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_30_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_real_31_fu_430 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_real_31_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_fu_434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_1_fu_438 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_1_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_2_fu_442 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_2_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_3_fu_446 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_3_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_4_fu_450 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_4_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_5_fu_454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_5_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_6_fu_458 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_6_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_7_fu_462 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_7_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_8_fu_466 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_8_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_9_fu_470 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_9_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_10_fu_474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_10_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_11_fu_478 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_11_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_12_fu_482 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_12_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_13_fu_486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_13_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_14_fu_490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_14_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_15_fu_494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_15_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_16_fu_498 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_16_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_17_fu_502 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_17_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_18_fu_506 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_18_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_19_fu_510 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_19_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_20_fu_514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_20_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_21_fu_518 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_21_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_22_fu_522 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_22_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_23_fu_526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_23_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_24_fu_530 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_24_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_25_fu_534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_25_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_26_fu_538 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_26_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_27_fu_542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_27_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_28_fu_546 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_28_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_29_fu_550 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_29_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_30_fu_554 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_30_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage0_imag_31_fu_558 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_stage0_imag_31_load : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_fu_562 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_1_fu_566 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_2_fu_570 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_3_fu_574 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_4_fu_578 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_5_fu_582 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_6_fu_586 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_7_fu_590 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_8_fu_594 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_9_fu_598 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_10_fu_602 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_11_fu_606 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_12_fu_610 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_13_fu_614 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_14_fu_618 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_15_fu_622 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_16_fu_626 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_17_fu_630 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_18_fu_634 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_19_fu_638 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_20_fu_642 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_21_fu_646 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_22_fu_650 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_23_fu_654 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_24_fu_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_25_fu_662 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_26_fu_666 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_27_fu_670 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_28_fu_674 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_29_fu_678 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_30_fu_682 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_real_31_fu_686 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_fu_690 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_1_fu_694 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_2_fu_698 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_3_fu_702 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_4_fu_706 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_5_fu_710 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_6_fu_714 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_7_fu_718 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_8_fu_722 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_9_fu_726 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_10_fu_730 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_11_fu_734 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_12_fu_738 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_13_fu_742 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_14_fu_746 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_15_fu_750 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_16_fu_754 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_17_fu_758 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_18_fu_762 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_19_fu_766 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_20_fu_770 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_21_fu_774 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_22_fu_778 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_23_fu_782 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_24_fu_786 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_25_fu_790 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_26_fu_794 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_27_fu_798 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_28_fu_802 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_29_fu_806 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_30_fu_810 : STD_LOGIC_VECTOR (15 downto 0);
    signal stage1_imag_31_fu_814 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal br_fu_2550_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar_fu_2506_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal bi_fu_2572_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai_fu_2528_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal dr_fu_2638_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr_fu_2594_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal di_fu_2660_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci_fu_2616_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr0_fu_2706_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar0_fu_2682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci0_fu_2712_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai0_fu_2688_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ci1_fu_2724_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ar1_fu_2694_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ai1_fu_2700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal cr1_fu_2718_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fft32_mux_8_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component fft32_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_8_3_16_1_1_U197 : component fft32_mux_8_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_sig_allocacmp_stage0_real_load,
        din1 => ap_sig_allocacmp_stage0_real_4_load,
        din2 => ap_sig_allocacmp_stage0_real_8_load,
        din3 => ap_sig_allocacmp_stage0_real_12_load,
        din4 => ap_sig_allocacmp_stage0_real_16_load,
        din5 => ap_sig_allocacmp_stage0_real_20_load,
        din6 => ap_sig_allocacmp_stage0_real_24_load,
        din7 => ap_sig_allocacmp_stage0_real_28_load,
        din8 => trunc_ln93_fu_2502_p1,
        dout => ar_fu_2506_p10);

    mux_8_3_16_1_1_U198 : component fft32_mux_8_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_sig_allocacmp_stage0_imag_load,
        din1 => ap_sig_allocacmp_stage0_imag_4_load,
        din2 => ap_sig_allocacmp_stage0_imag_8_load,
        din3 => ap_sig_allocacmp_stage0_imag_12_load,
        din4 => ap_sig_allocacmp_stage0_imag_16_load,
        din5 => ap_sig_allocacmp_stage0_imag_20_load,
        din6 => ap_sig_allocacmp_stage0_imag_24_load,
        din7 => ap_sig_allocacmp_stage0_imag_28_load,
        din8 => trunc_ln93_fu_2502_p1,
        dout => ai_fu_2528_p10);

    mux_8_3_16_1_1_U199 : component fft32_mux_8_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_sig_allocacmp_stage0_real_1_load,
        din1 => ap_sig_allocacmp_stage0_real_5_load,
        din2 => ap_sig_allocacmp_stage0_real_9_load,
        din3 => ap_sig_allocacmp_stage0_real_13_load,
        din4 => ap_sig_allocacmp_stage0_real_17_load,
        din5 => ap_sig_allocacmp_stage0_real_21_load,
        din6 => ap_sig_allocacmp_stage0_real_25_load,
        din7 => ap_sig_allocacmp_stage0_real_29_load,
        din8 => trunc_ln93_fu_2502_p1,
        dout => br_fu_2550_p10);

    mux_8_3_16_1_1_U200 : component fft32_mux_8_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_sig_allocacmp_stage0_imag_1_load,
        din1 => ap_sig_allocacmp_stage0_imag_5_load,
        din2 => ap_sig_allocacmp_stage0_imag_9_load,
        din3 => ap_sig_allocacmp_stage0_imag_13_load,
        din4 => ap_sig_allocacmp_stage0_imag_17_load,
        din5 => ap_sig_allocacmp_stage0_imag_21_load,
        din6 => ap_sig_allocacmp_stage0_imag_25_load,
        din7 => ap_sig_allocacmp_stage0_imag_29_load,
        din8 => trunc_ln93_fu_2502_p1,
        dout => bi_fu_2572_p10);

    mux_8_3_16_1_1_U201 : component fft32_mux_8_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_sig_allocacmp_stage0_real_2_load,
        din1 => ap_sig_allocacmp_stage0_real_6_load,
        din2 => ap_sig_allocacmp_stage0_real_10_load,
        din3 => ap_sig_allocacmp_stage0_real_14_load,
        din4 => ap_sig_allocacmp_stage0_real_18_load,
        din5 => ap_sig_allocacmp_stage0_real_22_load,
        din6 => ap_sig_allocacmp_stage0_real_26_load,
        din7 => ap_sig_allocacmp_stage0_real_30_load,
        din8 => trunc_ln93_fu_2502_p1,
        dout => cr_fu_2594_p10);

    mux_8_3_16_1_1_U202 : component fft32_mux_8_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_sig_allocacmp_stage0_imag_2_load,
        din1 => ap_sig_allocacmp_stage0_imag_6_load,
        din2 => ap_sig_allocacmp_stage0_imag_10_load,
        din3 => ap_sig_allocacmp_stage0_imag_14_load,
        din4 => ap_sig_allocacmp_stage0_imag_18_load,
        din5 => ap_sig_allocacmp_stage0_imag_22_load,
        din6 => ap_sig_allocacmp_stage0_imag_26_load,
        din7 => ap_sig_allocacmp_stage0_imag_30_load,
        din8 => trunc_ln93_fu_2502_p1,
        dout => ci_fu_2616_p10);

    mux_8_3_16_1_1_U203 : component fft32_mux_8_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_sig_allocacmp_stage0_real_3_load,
        din1 => ap_sig_allocacmp_stage0_real_7_load,
        din2 => ap_sig_allocacmp_stage0_real_11_load,
        din3 => ap_sig_allocacmp_stage0_real_15_load,
        din4 => ap_sig_allocacmp_stage0_real_19_load,
        din5 => ap_sig_allocacmp_stage0_real_23_load,
        din6 => ap_sig_allocacmp_stage0_real_27_load,
        din7 => ap_sig_allocacmp_stage0_real_31_load,
        din8 => trunc_ln93_fu_2502_p1,
        dout => dr_fu_2638_p10);

    mux_8_3_16_1_1_U204 : component fft32_mux_8_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_sig_allocacmp_stage0_imag_3_load,
        din1 => ap_sig_allocacmp_stage0_imag_7_load,
        din2 => ap_sig_allocacmp_stage0_imag_11_load,
        din3 => ap_sig_allocacmp_stage0_imag_15_load,
        din4 => ap_sig_allocacmp_stage0_imag_19_load,
        din5 => ap_sig_allocacmp_stage0_imag_23_load,
        din6 => ap_sig_allocacmp_stage0_imag_27_load,
        din7 => ap_sig_allocacmp_stage0_imag_31_load,
        din8 => trunc_ln93_fu_2502_p1,
        dout => di_fu_2660_p10);

    flow_control_loop_pipe_sequential_init_U : component fft32_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    block_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    block_fu_302 <= ap_const_lv4_0;
                elsif (((icmp_ln93_fu_2298_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    block_fu_302 <= add_ln93_fu_2304_p2;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_10_fu_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_10_fu_474 <= stage0_imag_10_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_10_fu_474 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_11_fu_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_11_fu_478 <= stage0_imag_11_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_11_fu_478 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_12_fu_482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_12_fu_482 <= stage0_imag_12_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_12_fu_482 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_13_fu_486_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_13_fu_486 <= stage0_imag_13_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_13_fu_486 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_14_fu_490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_14_fu_490 <= stage0_imag_14_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_14_fu_490 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_15_fu_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_15_fu_494 <= stage0_imag_15_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_15_fu_494 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_16_fu_498_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_16_fu_498 <= stage0_imag_16_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_16_fu_498 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_17_fu_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_17_fu_502 <= stage0_imag_17_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_17_fu_502 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_18_fu_506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_18_fu_506 <= stage0_imag_18_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_18_fu_506 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_19_fu_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_19_fu_510 <= stage0_imag_19_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_19_fu_510 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_1_fu_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_1_fu_438 <= stage0_imag_1_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_1_fu_438 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_20_fu_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_20_fu_514 <= stage0_imag_20_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_20_fu_514 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_21_fu_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_21_fu_518 <= stage0_imag_21_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_21_fu_518 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_22_fu_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_22_fu_522 <= stage0_imag_22_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_22_fu_522 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_23_fu_526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_23_fu_526 <= stage0_imag_23_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_23_fu_526 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_24_fu_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_24_fu_530 <= stage0_imag_24_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_24_fu_530 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_25_fu_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_25_fu_534 <= stage0_imag_25_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_25_fu_534 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_26_fu_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_26_fu_538 <= stage0_imag_26_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_26_fu_538 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_27_fu_542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_27_fu_542 <= stage0_imag_27_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_27_fu_542 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_28_fu_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_28_fu_546 <= stage0_imag_28_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_28_fu_546 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_29_fu_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_29_fu_550 <= stage0_imag_29_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_29_fu_550 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_2_fu_442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_2_fu_442 <= stage0_imag_2_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_2_fu_442 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_30_fu_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_30_fu_554 <= stage0_imag_30_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_30_fu_554 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_31_fu_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_31_fu_558 <= stage0_imag_31_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_31_fu_558 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_3_fu_446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_3_fu_446 <= stage0_imag_3_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_3_fu_446 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_4_fu_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_4_fu_450 <= stage0_imag_4_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_4_fu_450 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_5_fu_454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_5_fu_454 <= stage0_imag_5_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_5_fu_454 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_6_fu_458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_6_fu_458 <= stage0_imag_6_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_6_fu_458 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_7_fu_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_7_fu_462 <= stage0_imag_7_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_7_fu_462 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_8_fu_466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_8_fu_466 <= stage0_imag_8_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_8_fu_466 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_9_fu_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_9_fu_470 <= stage0_imag_9_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_9_fu_470 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage0_imag_fu_434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_imag_fu_434 <= stage0_imag_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_imag_fu_434 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_10_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_10_fu_346 <= stage0_real_10_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_10_fu_346 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_11_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_11_fu_350 <= stage0_real_11_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_11_fu_350 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_12_fu_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_12_fu_354 <= stage0_real_12_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_12_fu_354 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_13_fu_358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_13_fu_358 <= stage0_real_13_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_13_fu_358 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_14_fu_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_14_fu_362 <= stage0_real_14_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_14_fu_362 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_15_fu_366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_15_fu_366 <= stage0_real_15_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_15_fu_366 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_16_fu_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_16_fu_370 <= stage0_real_16_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_16_fu_370 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_17_fu_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_17_fu_374 <= stage0_real_17_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_17_fu_374 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_18_fu_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_18_fu_378 <= stage0_real_18_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_18_fu_378 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_19_fu_382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_19_fu_382 <= stage0_real_19_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_19_fu_382 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_1_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_1_fu_310 <= stage0_real_1_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_1_fu_310 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_20_fu_386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_20_fu_386 <= stage0_real_20_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_20_fu_386 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_21_fu_390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_21_fu_390 <= stage0_real_21_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_21_fu_390 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_22_fu_394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_22_fu_394 <= stage0_real_22_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_22_fu_394 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_23_fu_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_23_fu_398 <= stage0_real_23_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_23_fu_398 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_24_fu_402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_24_fu_402 <= stage0_real_24_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_24_fu_402 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_25_fu_406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_25_fu_406 <= stage0_real_25_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_25_fu_406 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_26_fu_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_26_fu_410 <= stage0_real_26_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_26_fu_410 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_27_fu_414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_27_fu_414 <= stage0_real_27_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_27_fu_414 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_28_fu_418_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_28_fu_418 <= stage0_real_28_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_28_fu_418 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_29_fu_422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_29_fu_422 <= stage0_real_29_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_29_fu_422 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_2_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_2_fu_314 <= stage0_real_2_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_2_fu_314 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_30_fu_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_30_fu_426 <= stage0_real_30_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_30_fu_426 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_31_fu_430_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_31_fu_430 <= stage0_real_31_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_31_fu_430 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_3_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_3_fu_318 <= stage0_real_3_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_3_fu_318 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_4_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_4_fu_322 <= stage0_real_4_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_4_fu_322 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_5_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_5_fu_326 <= stage0_real_5_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_5_fu_326 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_6_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_6_fu_330 <= stage0_real_6_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_6_fu_330 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_7_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_7_fu_334 <= stage0_real_7_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_7_fu_334 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_8_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_8_fu_338 <= stage0_real_8_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_8_fu_338 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_9_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_9_fu_342 <= stage0_real_9_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_9_fu_342 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage0_real_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage0_real_fu_306 <= stage0_real_reload;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage0_real_fu_306 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_10_fu_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_10_fu_730 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_10_fu_730 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_11_fu_734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_11_fu_734 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_11_fu_734 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_12_fu_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_12_fu_738 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_12_fu_738 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_13_fu_742_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_13_fu_742 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_13_fu_742 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_14_fu_746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_14_fu_746 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_14_fu_746 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_15_fu_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_15_fu_750 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_15_fu_750 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_16_fu_754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_16_fu_754 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_16_fu_754 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_17_fu_758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_17_fu_758 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_17_fu_758 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_18_fu_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_18_fu_762 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_18_fu_762 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_19_fu_766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_19_fu_766 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_19_fu_766 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_1_fu_694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_1_fu_694 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_1_fu_694 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_20_fu_770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_20_fu_770 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_20_fu_770 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_21_fu_774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_21_fu_774 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_21_fu_774 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_22_fu_778_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_22_fu_778 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_22_fu_778 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_23_fu_782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_23_fu_782 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_23_fu_782 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_24_fu_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_24_fu_786 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_24_fu_786 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_25_fu_790_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_25_fu_790 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_25_fu_790 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_26_fu_794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_26_fu_794 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_26_fu_794 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_27_fu_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_27_fu_798 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_27_fu_798 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_28_fu_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_28_fu_802 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_28_fu_802 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_29_fu_806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_29_fu_806 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_29_fu_806 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_2_fu_698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_2_fu_698 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_2_fu_698 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_30_fu_810_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_30_fu_810 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_30_fu_810 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_31_fu_814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_31_fu_814 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_31_fu_814 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_3_fu_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_3_fu_702 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_3_fu_702 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_4_fu_706_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_4_fu_706 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_4_fu_706 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_5_fu_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_5_fu_710 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_5_fu_710 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_6_fu_714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_6_fu_714 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_6_fu_714 <= stage1_imag_58_reg_4561;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_7_fu_718_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_7_fu_718 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_7_fu_718 <= stage1_imag_59_reg_4601;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_8_fu_722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_8_fu_722 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_8_fu_722 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_9_fu_726_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_9_fu_726 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_9_fu_726 <= stage1_imag_57_reg_4521;
                end if;
            end if; 
        end if;
    end process;

    stage1_imag_fu_690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_imag_fu_690 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_imag_fu_690 <= stage1_imag_56_reg_4481;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_10_fu_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_10_fu_602 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_10_fu_602 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_11_fu_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_11_fu_606 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_11_fu_606 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_12_fu_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_12_fu_610 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_12_fu_610 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_13_fu_614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_13_fu_614 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_13_fu_614 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_14_fu_618_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_14_fu_618 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_14_fu_618 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_15_fu_622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_15_fu_622 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_15_fu_622 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_16_fu_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_16_fu_626 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_16_fu_626 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_17_fu_630_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_17_fu_630 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_17_fu_630 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_18_fu_634_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_18_fu_634 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_18_fu_634 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_19_fu_638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_19_fu_638 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_19_fu_638 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_1_fu_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_1_fu_566 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_1_fu_566 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_20_fu_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_20_fu_642 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_20_fu_642 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_21_fu_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_21_fu_646 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_21_fu_646 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_22_fu_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_22_fu_650 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_22_fu_650 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_23_fu_654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_23_fu_654 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_23_fu_654 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_24_fu_658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_24_fu_658 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_24_fu_658 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_25_fu_662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_25_fu_662 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_25_fu_662 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_26_fu_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_26_fu_666 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_26_fu_666 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_27_fu_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_27_fu_670 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_27_fu_670 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_28_fu_674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_28_fu_674 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_28_fu_674 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_29_fu_678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_29_fu_678 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_29_fu_678 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_2_fu_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_2_fu_570 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_2_fu_570 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_30_fu_682_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_30_fu_682 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_30_fu_682 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_31_fu_686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_31_fu_686 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_31_fu_686 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_3_fu_574_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_3_fu_574 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_3_fu_574 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_4_fu_578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_4_fu_578 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_4_fu_578 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_5_fu_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_5_fu_582 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_5_fu_582 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_6_fu_586_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_6_fu_586 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_6_fu_586 <= stage1_real_58_reg_4541;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_7_fu_590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_7_fu_590 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_7_fu_590 <= stage1_real_59_reg_4581;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_8_fu_594_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_8_fu_594 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_8_fu_594 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_9_fu_598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_9_fu_598 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_9_fu_598 <= stage1_real_57_reg_4501;
                end if;
            end if; 
        end if;
    end process;

    stage1_real_fu_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    stage1_real_fu_562 <= ap_const_lv16_0;
                elsif (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    stage1_real_fu_562 <= stage1_real_56_reg_4461;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                stage1_imag_56_reg_4481 <= stage1_imag_56_fu_2736_p2;
                stage1_imag_57_reg_4521 <= stage1_imag_57_fu_2748_p2;
                stage1_imag_58_reg_4561 <= stage1_imag_58_fu_2760_p2;
                stage1_imag_59_reg_4601 <= stage1_imag_59_fu_2772_p2;
                stage1_real_56_reg_4461 <= stage1_real_56_fu_2730_p2;
                stage1_real_57_reg_4501 <= stage1_real_57_fu_2742_p2;
                stage1_real_58_reg_4541 <= stage1_real_58_fu_2754_p2;
                stage1_real_59_reg_4581 <= stage1_real_59_fu_2766_p2;
                trunc_ln93_reg_4457 <= trunc_ln93_fu_2502_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln93_fu_2304_p2 <= std_logic_vector(unsigned(block_fu_302) + unsigned(ap_const_lv4_1));
    ai0_fu_2688_p2 <= std_logic_vector(unsigned(bi_fu_2572_p10) + unsigned(ai_fu_2528_p10));
    ai1_fu_2700_p2 <= std_logic_vector(unsigned(ai_fu_2528_p10) - unsigned(bi_fu_2572_p10));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln93_fu_2298_p2)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_10_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_58_reg_4561, ap_block_pp0_stage0, stage0_imag_10_fu_474)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_10_load <= stage1_imag_58_reg_4561;
        else 
            ap_sig_allocacmp_stage0_imag_10_load <= stage0_imag_10_fu_474;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_11_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_59_reg_4601, ap_block_pp0_stage0, stage0_imag_11_fu_478)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_11_load <= stage1_imag_59_reg_4601;
        else 
            ap_sig_allocacmp_stage0_imag_11_load <= stage0_imag_11_fu_478;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_12_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_56_reg_4481, ap_block_pp0_stage0, stage0_imag_12_fu_482)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_12_load <= stage1_imag_56_reg_4481;
        else 
            ap_sig_allocacmp_stage0_imag_12_load <= stage0_imag_12_fu_482;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_13_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_57_reg_4521, ap_block_pp0_stage0, stage0_imag_13_fu_486)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_13_load <= stage1_imag_57_reg_4521;
        else 
            ap_sig_allocacmp_stage0_imag_13_load <= stage0_imag_13_fu_486;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_14_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_58_reg_4561, ap_block_pp0_stage0, stage0_imag_14_fu_490)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_14_load <= stage1_imag_58_reg_4561;
        else 
            ap_sig_allocacmp_stage0_imag_14_load <= stage0_imag_14_fu_490;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_15_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_59_reg_4601, ap_block_pp0_stage0, stage0_imag_15_fu_494)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_15_load <= stage1_imag_59_reg_4601;
        else 
            ap_sig_allocacmp_stage0_imag_15_load <= stage0_imag_15_fu_494;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_16_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_56_reg_4481, ap_block_pp0_stage0, stage0_imag_16_fu_498)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_16_load <= stage1_imag_56_reg_4481;
        else 
            ap_sig_allocacmp_stage0_imag_16_load <= stage0_imag_16_fu_498;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_17_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_57_reg_4521, ap_block_pp0_stage0, stage0_imag_17_fu_502)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_17_load <= stage1_imag_57_reg_4521;
        else 
            ap_sig_allocacmp_stage0_imag_17_load <= stage0_imag_17_fu_502;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_18_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_58_reg_4561, ap_block_pp0_stage0, stage0_imag_18_fu_506)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_18_load <= stage1_imag_58_reg_4561;
        else 
            ap_sig_allocacmp_stage0_imag_18_load <= stage0_imag_18_fu_506;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_19_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_59_reg_4601, ap_block_pp0_stage0, stage0_imag_19_fu_510)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_19_load <= stage1_imag_59_reg_4601;
        else 
            ap_sig_allocacmp_stage0_imag_19_load <= stage0_imag_19_fu_510;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_1_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_57_reg_4521, ap_block_pp0_stage0, stage0_imag_1_fu_438)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_1_load <= stage1_imag_57_reg_4521;
        else 
            ap_sig_allocacmp_stage0_imag_1_load <= stage0_imag_1_fu_438;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_20_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_56_reg_4481, ap_block_pp0_stage0, stage0_imag_20_fu_514)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_20_load <= stage1_imag_56_reg_4481;
        else 
            ap_sig_allocacmp_stage0_imag_20_load <= stage0_imag_20_fu_514;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_21_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_57_reg_4521, ap_block_pp0_stage0, stage0_imag_21_fu_518)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_21_load <= stage1_imag_57_reg_4521;
        else 
            ap_sig_allocacmp_stage0_imag_21_load <= stage0_imag_21_fu_518;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_22_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_58_reg_4561, ap_block_pp0_stage0, stage0_imag_22_fu_522)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_22_load <= stage1_imag_58_reg_4561;
        else 
            ap_sig_allocacmp_stage0_imag_22_load <= stage0_imag_22_fu_522;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_23_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_59_reg_4601, ap_block_pp0_stage0, stage0_imag_23_fu_526)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_23_load <= stage1_imag_59_reg_4601;
        else 
            ap_sig_allocacmp_stage0_imag_23_load <= stage0_imag_23_fu_526;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_24_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_56_reg_4481, ap_block_pp0_stage0, stage0_imag_24_fu_530)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_24_load <= stage1_imag_56_reg_4481;
        else 
            ap_sig_allocacmp_stage0_imag_24_load <= stage0_imag_24_fu_530;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_25_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_57_reg_4521, ap_block_pp0_stage0, stage0_imag_25_fu_534)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_25_load <= stage1_imag_57_reg_4521;
        else 
            ap_sig_allocacmp_stage0_imag_25_load <= stage0_imag_25_fu_534;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_26_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_58_reg_4561, ap_block_pp0_stage0, stage0_imag_26_fu_538)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_26_load <= stage1_imag_58_reg_4561;
        else 
            ap_sig_allocacmp_stage0_imag_26_load <= stage0_imag_26_fu_538;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_27_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_59_reg_4601, ap_block_pp0_stage0, stage0_imag_27_fu_542)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_27_load <= stage1_imag_59_reg_4601;
        else 
            ap_sig_allocacmp_stage0_imag_27_load <= stage0_imag_27_fu_542;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_28_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_56_reg_4481, ap_block_pp0_stage0, stage0_imag_28_fu_546)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_28_load <= stage1_imag_56_reg_4481;
        else 
            ap_sig_allocacmp_stage0_imag_28_load <= stage0_imag_28_fu_546;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_29_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_57_reg_4521, ap_block_pp0_stage0, stage0_imag_29_fu_550)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_29_load <= stage1_imag_57_reg_4521;
        else 
            ap_sig_allocacmp_stage0_imag_29_load <= stage0_imag_29_fu_550;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_2_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_58_reg_4561, ap_block_pp0_stage0, stage0_imag_2_fu_442)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_2_load <= stage1_imag_58_reg_4561;
        else 
            ap_sig_allocacmp_stage0_imag_2_load <= stage0_imag_2_fu_442;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_30_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_58_reg_4561, ap_block_pp0_stage0, stage0_imag_30_fu_554)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_30_load <= stage1_imag_58_reg_4561;
        else 
            ap_sig_allocacmp_stage0_imag_30_load <= stage0_imag_30_fu_554;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_31_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_59_reg_4601, ap_block_pp0_stage0, stage0_imag_31_fu_558)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_31_load <= stage1_imag_59_reg_4601;
        else 
            ap_sig_allocacmp_stage0_imag_31_load <= stage0_imag_31_fu_558;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_3_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_59_reg_4601, ap_block_pp0_stage0, stage0_imag_3_fu_446)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_3_load <= stage1_imag_59_reg_4601;
        else 
            ap_sig_allocacmp_stage0_imag_3_load <= stage0_imag_3_fu_446;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_4_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_56_reg_4481, ap_block_pp0_stage0, stage0_imag_4_fu_450)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_4_load <= stage1_imag_56_reg_4481;
        else 
            ap_sig_allocacmp_stage0_imag_4_load <= stage0_imag_4_fu_450;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_5_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_57_reg_4521, ap_block_pp0_stage0, stage0_imag_5_fu_454)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_5_load <= stage1_imag_57_reg_4521;
        else 
            ap_sig_allocacmp_stage0_imag_5_load <= stage0_imag_5_fu_454;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_6_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_58_reg_4561, ap_block_pp0_stage0, stage0_imag_6_fu_458)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_6_load <= stage1_imag_58_reg_4561;
        else 
            ap_sig_allocacmp_stage0_imag_6_load <= stage0_imag_6_fu_458;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_7_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_59_reg_4601, ap_block_pp0_stage0, stage0_imag_7_fu_462)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_7_load <= stage1_imag_59_reg_4601;
        else 
            ap_sig_allocacmp_stage0_imag_7_load <= stage0_imag_7_fu_462;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_8_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_56_reg_4481, ap_block_pp0_stage0, stage0_imag_8_fu_466)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_8_load <= stage1_imag_56_reg_4481;
        else 
            ap_sig_allocacmp_stage0_imag_8_load <= stage0_imag_8_fu_466;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_9_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_57_reg_4521, ap_block_pp0_stage0, stage0_imag_9_fu_470)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_9_load <= stage1_imag_57_reg_4521;
        else 
            ap_sig_allocacmp_stage0_imag_9_load <= stage0_imag_9_fu_470;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_imag_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_imag_56_reg_4481, ap_block_pp0_stage0, stage0_imag_fu_434)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_imag_load <= stage1_imag_56_reg_4481;
        else 
            ap_sig_allocacmp_stage0_imag_load <= stage0_imag_fu_434;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_10_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_58_reg_4541, ap_block_pp0_stage0, stage0_real_10_fu_346)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_10_load <= stage1_real_58_reg_4541;
        else 
            ap_sig_allocacmp_stage0_real_10_load <= stage0_real_10_fu_346;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_11_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_59_reg_4581, ap_block_pp0_stage0, stage0_real_11_fu_350)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_11_load <= stage1_real_59_reg_4581;
        else 
            ap_sig_allocacmp_stage0_real_11_load <= stage0_real_11_fu_350;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_12_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_56_reg_4461, ap_block_pp0_stage0, stage0_real_12_fu_354)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_12_load <= stage1_real_56_reg_4461;
        else 
            ap_sig_allocacmp_stage0_real_12_load <= stage0_real_12_fu_354;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_13_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_57_reg_4501, ap_block_pp0_stage0, stage0_real_13_fu_358)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_13_load <= stage1_real_57_reg_4501;
        else 
            ap_sig_allocacmp_stage0_real_13_load <= stage0_real_13_fu_358;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_14_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_58_reg_4541, ap_block_pp0_stage0, stage0_real_14_fu_362)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_14_load <= stage1_real_58_reg_4541;
        else 
            ap_sig_allocacmp_stage0_real_14_load <= stage0_real_14_fu_362;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_15_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_59_reg_4581, ap_block_pp0_stage0, stage0_real_15_fu_366)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_15_load <= stage1_real_59_reg_4581;
        else 
            ap_sig_allocacmp_stage0_real_15_load <= stage0_real_15_fu_366;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_16_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_56_reg_4461, ap_block_pp0_stage0, stage0_real_16_fu_370)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_16_load <= stage1_real_56_reg_4461;
        else 
            ap_sig_allocacmp_stage0_real_16_load <= stage0_real_16_fu_370;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_17_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_57_reg_4501, ap_block_pp0_stage0, stage0_real_17_fu_374)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_17_load <= stage1_real_57_reg_4501;
        else 
            ap_sig_allocacmp_stage0_real_17_load <= stage0_real_17_fu_374;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_18_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_58_reg_4541, ap_block_pp0_stage0, stage0_real_18_fu_378)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_18_load <= stage1_real_58_reg_4541;
        else 
            ap_sig_allocacmp_stage0_real_18_load <= stage0_real_18_fu_378;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_19_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_59_reg_4581, ap_block_pp0_stage0, stage0_real_19_fu_382)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_19_load <= stage1_real_59_reg_4581;
        else 
            ap_sig_allocacmp_stage0_real_19_load <= stage0_real_19_fu_382;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_1_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_57_reg_4501, ap_block_pp0_stage0, stage0_real_1_fu_310)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_1_load <= stage1_real_57_reg_4501;
        else 
            ap_sig_allocacmp_stage0_real_1_load <= stage0_real_1_fu_310;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_20_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_56_reg_4461, ap_block_pp0_stage0, stage0_real_20_fu_386)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_20_load <= stage1_real_56_reg_4461;
        else 
            ap_sig_allocacmp_stage0_real_20_load <= stage0_real_20_fu_386;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_21_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_57_reg_4501, ap_block_pp0_stage0, stage0_real_21_fu_390)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_21_load <= stage1_real_57_reg_4501;
        else 
            ap_sig_allocacmp_stage0_real_21_load <= stage0_real_21_fu_390;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_22_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_58_reg_4541, ap_block_pp0_stage0, stage0_real_22_fu_394)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_22_load <= stage1_real_58_reg_4541;
        else 
            ap_sig_allocacmp_stage0_real_22_load <= stage0_real_22_fu_394;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_23_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_59_reg_4581, ap_block_pp0_stage0, stage0_real_23_fu_398)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_23_load <= stage1_real_59_reg_4581;
        else 
            ap_sig_allocacmp_stage0_real_23_load <= stage0_real_23_fu_398;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_24_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_56_reg_4461, ap_block_pp0_stage0, stage0_real_24_fu_402)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_24_load <= stage1_real_56_reg_4461;
        else 
            ap_sig_allocacmp_stage0_real_24_load <= stage0_real_24_fu_402;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_25_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_57_reg_4501, ap_block_pp0_stage0, stage0_real_25_fu_406)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_25_load <= stage1_real_57_reg_4501;
        else 
            ap_sig_allocacmp_stage0_real_25_load <= stage0_real_25_fu_406;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_26_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_58_reg_4541, ap_block_pp0_stage0, stage0_real_26_fu_410)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_26_load <= stage1_real_58_reg_4541;
        else 
            ap_sig_allocacmp_stage0_real_26_load <= stage0_real_26_fu_410;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_27_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_59_reg_4581, ap_block_pp0_stage0, stage0_real_27_fu_414)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_27_load <= stage1_real_59_reg_4581;
        else 
            ap_sig_allocacmp_stage0_real_27_load <= stage0_real_27_fu_414;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_28_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_56_reg_4461, ap_block_pp0_stage0, stage0_real_28_fu_418)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_28_load <= stage1_real_56_reg_4461;
        else 
            ap_sig_allocacmp_stage0_real_28_load <= stage0_real_28_fu_418;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_29_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_57_reg_4501, ap_block_pp0_stage0, stage0_real_29_fu_422)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_29_load <= stage1_real_57_reg_4501;
        else 
            ap_sig_allocacmp_stage0_real_29_load <= stage0_real_29_fu_422;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_2_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_58_reg_4541, ap_block_pp0_stage0, stage0_real_2_fu_314)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_2_load <= stage1_real_58_reg_4541;
        else 
            ap_sig_allocacmp_stage0_real_2_load <= stage0_real_2_fu_314;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_30_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_58_reg_4541, ap_block_pp0_stage0, stage0_real_30_fu_426)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_30_load <= stage1_real_58_reg_4541;
        else 
            ap_sig_allocacmp_stage0_real_30_load <= stage0_real_30_fu_426;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_31_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_59_reg_4581, ap_block_pp0_stage0, stage0_real_31_fu_430)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_31_load <= stage1_real_59_reg_4581;
        else 
            ap_sig_allocacmp_stage0_real_31_load <= stage0_real_31_fu_430;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_3_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_59_reg_4581, ap_block_pp0_stage0, stage0_real_3_fu_318)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_3_load <= stage1_real_59_reg_4581;
        else 
            ap_sig_allocacmp_stage0_real_3_load <= stage0_real_3_fu_318;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_4_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_56_reg_4461, ap_block_pp0_stage0, stage0_real_4_fu_322)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_4_load <= stage1_real_56_reg_4461;
        else 
            ap_sig_allocacmp_stage0_real_4_load <= stage0_real_4_fu_322;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_5_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_57_reg_4501, ap_block_pp0_stage0, stage0_real_5_fu_326)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_5_load <= stage1_real_57_reg_4501;
        else 
            ap_sig_allocacmp_stage0_real_5_load <= stage0_real_5_fu_326;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_6_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_58_reg_4541, ap_block_pp0_stage0, stage0_real_6_fu_330)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_6_load <= stage1_real_58_reg_4541;
        else 
            ap_sig_allocacmp_stage0_real_6_load <= stage0_real_6_fu_330;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_7_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_59_reg_4581, ap_block_pp0_stage0, stage0_real_7_fu_334)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_7_load <= stage1_real_59_reg_4581;
        else 
            ap_sig_allocacmp_stage0_real_7_load <= stage0_real_7_fu_334;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_8_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_56_reg_4461, ap_block_pp0_stage0, stage0_real_8_fu_338)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_8_load <= stage1_real_56_reg_4461;
        else 
            ap_sig_allocacmp_stage0_real_8_load <= stage0_real_8_fu_338;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_9_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_57_reg_4501, ap_block_pp0_stage0, stage0_real_9_fu_342)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_9_load <= stage1_real_57_reg_4501;
        else 
            ap_sig_allocacmp_stage0_real_9_load <= stage0_real_9_fu_342;
        end if; 
    end process;


    ap_sig_allocacmp_stage0_real_load_assign_proc : process(ap_enable_reg_pp0_iter2, trunc_ln93_reg_4457, stage1_real_56_reg_4461, ap_block_pp0_stage0, stage0_real_fu_306)
    begin
        if (((trunc_ln93_reg_4457 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_stage0_real_load <= stage1_real_56_reg_4461;
        else 
            ap_sig_allocacmp_stage0_real_load <= stage0_real_fu_306;
        end if; 
    end process;

    ar0_fu_2682_p2 <= std_logic_vector(unsigned(br_fu_2550_p10) + unsigned(ar_fu_2506_p10));
    ar1_fu_2694_p2 <= std_logic_vector(unsigned(ar_fu_2506_p10) - unsigned(br_fu_2550_p10));
    ci0_fu_2712_p2 <= std_logic_vector(unsigned(di_fu_2660_p10) + unsigned(ci_fu_2616_p10));
    ci1_fu_2724_p2 <= std_logic_vector(unsigned(ci_fu_2616_p10) - unsigned(di_fu_2660_p10));
    cr0_fu_2706_p2 <= std_logic_vector(unsigned(dr_fu_2638_p10) + unsigned(cr_fu_2594_p10));
    cr1_fu_2718_p2 <= std_logic_vector(unsigned(cr_fu_2594_p10) - unsigned(dr_fu_2638_p10));
    icmp_ln93_fu_2298_p2 <= "1" when (block_fu_302 = ap_const_lv4_8) else "0";
    stage1_imag_10_out <= stage1_imag_10_fu_730;

    stage1_imag_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_10_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_11_out <= stage1_imag_11_fu_734;

    stage1_imag_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_11_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_12_out <= stage1_imag_12_fu_738;

    stage1_imag_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_12_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_13_out <= stage1_imag_13_fu_742;

    stage1_imag_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_13_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_14_out <= stage1_imag_14_fu_746;

    stage1_imag_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_14_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_15_out <= stage1_imag_15_fu_750;

    stage1_imag_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_15_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_16_out <= stage1_imag_16_fu_754;

    stage1_imag_16_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_16_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_17_out <= stage1_imag_17_fu_758;

    stage1_imag_17_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_17_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_18_out <= stage1_imag_18_fu_762;

    stage1_imag_18_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_18_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_19_out <= stage1_imag_19_fu_766;

    stage1_imag_19_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_19_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_1_out <= stage1_imag_1_fu_694;

    stage1_imag_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_1_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_20_out <= stage1_imag_20_fu_770;

    stage1_imag_20_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_20_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_21_out <= stage1_imag_21_fu_774;

    stage1_imag_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_21_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_22_out <= stage1_imag_22_fu_778;

    stage1_imag_22_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_22_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_23_out <= stage1_imag_23_fu_782;

    stage1_imag_23_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_23_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_24_out <= stage1_imag_24_fu_786;

    stage1_imag_24_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_24_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_25_out <= stage1_imag_25_fu_790;

    stage1_imag_25_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_25_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_26_out <= stage1_imag_26_fu_794;

    stage1_imag_26_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_26_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_27_out <= stage1_imag_27_fu_798;

    stage1_imag_27_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_27_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_28_out <= stage1_imag_28_fu_802;

    stage1_imag_28_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_28_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_29_out <= stage1_imag_29_fu_806;

    stage1_imag_29_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_29_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_2_out <= stage1_imag_2_fu_698;

    stage1_imag_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_2_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_30_out <= stage1_imag_30_fu_810;

    stage1_imag_30_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_30_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_31_out <= stage1_imag_31_fu_814;

    stage1_imag_31_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_31_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_3_out <= stage1_imag_3_fu_702;

    stage1_imag_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_3_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_4_out <= stage1_imag_4_fu_706;

    stage1_imag_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_4_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_56_fu_2736_p2 <= std_logic_vector(unsigned(ci0_fu_2712_p2) + unsigned(ai0_fu_2688_p2));
    stage1_imag_57_fu_2748_p2 <= std_logic_vector(unsigned(ai1_fu_2700_p2) - unsigned(cr1_fu_2718_p2));
    stage1_imag_58_fu_2760_p2 <= std_logic_vector(unsigned(ai0_fu_2688_p2) - unsigned(ci0_fu_2712_p2));
    stage1_imag_59_fu_2772_p2 <= std_logic_vector(unsigned(cr1_fu_2718_p2) + unsigned(ai1_fu_2700_p2));
    stage1_imag_5_out <= stage1_imag_5_fu_710;

    stage1_imag_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_5_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_6_out <= stage1_imag_6_fu_714;

    stage1_imag_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_6_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_7_out <= stage1_imag_7_fu_718;

    stage1_imag_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_7_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_8_out <= stage1_imag_8_fu_722;

    stage1_imag_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_8_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_9_out <= stage1_imag_9_fu_726;

    stage1_imag_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_9_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_imag_out <= stage1_imag_fu_690;

    stage1_imag_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_imag_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_imag_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_10_out <= stage1_real_10_fu_602;

    stage1_real_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_10_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_11_out <= stage1_real_11_fu_606;

    stage1_real_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_11_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_12_out <= stage1_real_12_fu_610;

    stage1_real_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_12_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_13_out <= stage1_real_13_fu_614;

    stage1_real_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_13_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_14_out <= stage1_real_14_fu_618;

    stage1_real_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_14_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_15_out <= stage1_real_15_fu_622;

    stage1_real_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_15_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_16_out <= stage1_real_16_fu_626;

    stage1_real_16_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_16_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_17_out <= stage1_real_17_fu_630;

    stage1_real_17_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_17_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_18_out <= stage1_real_18_fu_634;

    stage1_real_18_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_18_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_19_out <= stage1_real_19_fu_638;

    stage1_real_19_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_19_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_1_out <= stage1_real_1_fu_566;

    stage1_real_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_1_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_20_out <= stage1_real_20_fu_642;

    stage1_real_20_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_20_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_21_out <= stage1_real_21_fu_646;

    stage1_real_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_21_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_22_out <= stage1_real_22_fu_650;

    stage1_real_22_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_22_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_23_out <= stage1_real_23_fu_654;

    stage1_real_23_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_23_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_24_out <= stage1_real_24_fu_658;

    stage1_real_24_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_24_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_25_out <= stage1_real_25_fu_662;

    stage1_real_25_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_25_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_26_out <= stage1_real_26_fu_666;

    stage1_real_26_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_26_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_27_out <= stage1_real_27_fu_670;

    stage1_real_27_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_27_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_28_out <= stage1_real_28_fu_674;

    stage1_real_28_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_28_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_29_out <= stage1_real_29_fu_678;

    stage1_real_29_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_29_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_2_out <= stage1_real_2_fu_570;

    stage1_real_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_2_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_30_out <= stage1_real_30_fu_682;

    stage1_real_30_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_30_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_31_out <= stage1_real_31_fu_686;

    stage1_real_31_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_31_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_3_out <= stage1_real_3_fu_574;

    stage1_real_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_3_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_4_out <= stage1_real_4_fu_578;

    stage1_real_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_4_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_56_fu_2730_p2 <= std_logic_vector(unsigned(cr0_fu_2706_p2) + unsigned(ar0_fu_2682_p2));
    stage1_real_57_fu_2742_p2 <= std_logic_vector(unsigned(ci1_fu_2724_p2) + unsigned(ar1_fu_2694_p2));
    stage1_real_58_fu_2754_p2 <= std_logic_vector(unsigned(ar0_fu_2682_p2) - unsigned(cr0_fu_2706_p2));
    stage1_real_59_fu_2766_p2 <= std_logic_vector(unsigned(ar1_fu_2694_p2) - unsigned(ci1_fu_2724_p2));
    stage1_real_5_out <= stage1_real_5_fu_582;

    stage1_real_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_5_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_6_out <= stage1_real_6_fu_586;

    stage1_real_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_6_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_7_out <= stage1_real_7_fu_590;

    stage1_real_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_7_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_8_out <= stage1_real_8_fu_594;

    stage1_real_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_8_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_9_out <= stage1_real_9_fu_598;

    stage1_real_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_9_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    stage1_real_out <= stage1_real_fu_562;

    stage1_real_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln93_fu_2298_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln93_fu_2298_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            stage1_real_out_ap_vld <= ap_const_logic_1;
        else 
            stage1_real_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln93_fu_2502_p1 <= block_fu_302(3 - 1 downto 0);
end behav;
