\hypertarget{struct_u_s_a_r_t___type_def}{}\section{U\+S\+A\+R\+T\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___type_def}\index{USART\_TypeDef@{USART\_TypeDef}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{C\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{C\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{C\+R3}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6ef06ba9d8dc2dc2a0855766369fa7c9}{B\+RR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ae23acff49b4ff96fd29093e80fc7d72e}{G\+T\+PR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5732c379e1ce532552e80392db4eabf8}{R\+T\+OR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add7a9e13a3281f6bea133b3693ce68f8}{R\+QR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}{I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}{I\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a8d538b7390289142b70428c5b0af0a18}{R\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a315ab2fb3869668e7c5c12e8204efe10}{T\+DR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a6ef06ba9d8dc2dc2a0855766369fa7c9}\label{struct_u_s_a_r_t___type_def_a6ef06ba9d8dc2dc2a0855766369fa7c9}} 
\index{USART\_TypeDef@{USART\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{BRR}{BRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+B\+RR}

U\+S\+A\+RT Baud rate register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}\label{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+C\+R1}

U\+S\+A\+RT Control register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}\label{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+C\+R2}

U\+S\+A\+RT Control register 2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}\label{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{CR3}{CR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+C\+R3}

U\+S\+A\+RT Control register 3, Address offset\+: 0x08 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_ae23acff49b4ff96fd29093e80fc7d72e}\label{struct_u_s_a_r_t___type_def_ae23acff49b4ff96fd29093e80fc7d72e}} 
\index{USART\_TypeDef@{USART\_TypeDef}!GTPR@{GTPR}}
\index{GTPR@{GTPR}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{GTPR}{GTPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+G\+T\+PR}

U\+S\+A\+RT Guard time and prescaler register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}\label{struct_u_s_a_r_t___type_def_ab6d6dd2af5463e9e3df458557e09f6cf}} 
\index{USART\_TypeDef@{USART\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+I\+CR}

U\+S\+A\+RT Interrupt flag Clear register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}\label{struct_u_s_a_r_t___type_def_a79ce09e9fbedb2d169b3a584ed003b02}} 
\index{USART\_TypeDef@{USART\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+I\+SR}

U\+S\+A\+RT Interrupt and status register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a8d538b7390289142b70428c5b0af0a18}\label{struct_u_s_a_r_t___type_def_a8d538b7390289142b70428c5b0af0a18}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RDR@{RDR}}
\index{RDR@{RDR}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{RDR}{RDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+DR}

U\+S\+A\+RT Receive Data register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_add7a9e13a3281f6bea133b3693ce68f8}\label{struct_u_s_a_r_t___type_def_add7a9e13a3281f6bea133b3693ce68f8}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RQR@{RQR}}
\index{RQR@{RQR}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{RQR}{RQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+QR}

U\+S\+A\+RT Request register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a5732c379e1ce532552e80392db4eabf8}\label{struct_u_s_a_r_t___type_def_a5732c379e1ce532552e80392db4eabf8}} 
\index{USART\_TypeDef@{USART\_TypeDef}!RTOR@{RTOR}}
\index{RTOR@{RTOR}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{RTOR}{RTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+R\+T\+OR}

U\+S\+A\+RT Receiver Time Out register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_u_s_a_r_t___type_def_a315ab2fb3869668e7c5c12e8204efe10}\label{struct_u_s_a_r_t___type_def_a315ab2fb3869668e7c5c12e8204efe10}} 
\index{USART\_TypeDef@{USART\_TypeDef}!TDR@{TDR}}
\index{TDR@{TDR}!USART\_TypeDef@{USART\_TypeDef}}
\subsubsection{\texorpdfstring{TDR}{TDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t U\+S\+A\+R\+T\+\_\+\+Type\+Def\+::\+T\+DR}

U\+S\+A\+RT Transmit Data register, Address offset\+: 0x28 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
