 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : pit_top
Version: G-2012.06-SP2
Date   : Tue Oct  2 04:52:42 2018
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: wb_stb_i (input port clocked by wb_clk_i)
  Endpoint: wb_ack_o (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.31       0.31 r
  wb_stb_i (in)                            0.00       0.31 r
  U340/ZN (NAND2_X1)                       0.06       0.37 f
  U341/ZN (NOR2_X1)                        0.06       0.43 r
  U184/Z (BUF_X1)                          0.13       0.56 r
  wb_ack_o (out)                           0.31       0.87 r
  data arrival time                                   0.87

  clock wb_clk_i (rise edge)               1.25       1.25
  clock network delay (ideal)              0.00       1.25
  clock uncertainty                       -0.05       1.20
  output external delay                   -0.31       0.89
  data required time                                  0.89
  -----------------------------------------------------------
  data required time                                  0.89
  data arrival time                                  -0.87
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: regs/pit_pre_reg[2]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: prescale/cnt_n_reg[14]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regs/pit_pre_reg[2]/CK (DFFR_X1)         0.00       0.00 r
  regs/pit_pre_reg[2]/Q (DFFR_X1)          0.09       0.09 f
  U316/ZN (AOI221_X1)                      0.08       0.17 r
  U332/ZN (NAND2_X1)                       0.04       0.22 f
  U334/ZN (OAI21_X1)                       0.04       0.25 r
  U335/ZN (AOI211_X1)                      0.03       0.28 f
  U336/ZN (OAI221_X1)                      0.03       0.31 r
  U337/ZN (AOI211_X1)                      0.03       0.35 f
  U238/ZN (AND4_X1)                        0.04       0.39 f
  U212/ZN (OR2_X2)                         0.05       0.44 f
  U246/ZN (NOR2_X1)                        0.04       0.49 r
  DP_OP_56J2_124_736/U13/CO (HA_X1)        0.06       0.55 r
  DP_OP_56J2_124_736/U12/CO (HA_X1)        0.05       0.60 r
  DP_OP_56J2_124_736/U11/CO (HA_X1)        0.06       0.66 r
  U203/ZN (AND2_X1)                        0.04       0.70 r
  DP_OP_56J2_124_736/U9/CO (HA_X1)         0.05       0.76 r
  DP_OP_56J2_124_736/U8/CO (HA_X1)         0.05       0.81 r
  DP_OP_56J2_124_736/U7/CO (HA_X1)         0.05       0.86 r
  U255/ZN (AND2_X1)                        0.04       0.91 r
  DP_OP_56J2_124_736/U5/CO (HA_X1)         0.05       0.96 r
  U186/ZN (NAND2_X1)                       0.03       0.99 f
  U189/ZN (NOR2_X1)                        0.04       1.03 r
  DP_OP_56J2_124_736/U2/CO (HA_X1)         0.06       1.09 r
  U245/ZN (XNOR2_X1)                       0.05       1.14 r
  prescale/cnt_n_reg[14]/D (DFFR_X1)       0.01       1.14 r
  data arrival time                                   1.14

  clock wb_clk_i (rise edge)               1.25       1.25
  clock network delay (ideal)              0.00       1.25
  clock uncertainty                       -0.05       1.20
  prescale/cnt_n_reg[14]/CK (DFFR_X1)      0.00       1.20 r
  library setup time                      -0.04       1.16
  data required time                                  1.16
  -----------------------------------------------------------
  data required time                                  1.16
  data arrival time                                  -1.14
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: regs/pit_pre_reg[2]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: prescale/cnt_n_reg[13]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regs/pit_pre_reg[2]/CK (DFFR_X1)         0.00       0.00 r
  regs/pit_pre_reg[2]/Q (DFFR_X1)          0.09       0.09 f
  U316/ZN (AOI221_X1)                      0.08       0.17 r
  U332/ZN (NAND2_X1)                       0.04       0.22 f
  U334/ZN (OAI21_X1)                       0.04       0.25 r
  U335/ZN (AOI211_X1)                      0.03       0.28 f
  U336/ZN (OAI221_X1)                      0.03       0.31 r
  U337/ZN (AOI211_X1)                      0.03       0.35 f
  U238/ZN (AND4_X1)                        0.04       0.39 f
  U212/ZN (OR2_X2)                         0.05       0.44 f
  U246/ZN (NOR2_X1)                        0.04       0.49 r
  DP_OP_56J2_124_736/U13/CO (HA_X1)        0.06       0.55 r
  DP_OP_56J2_124_736/U12/CO (HA_X1)        0.05       0.60 r
  DP_OP_56J2_124_736/U11/CO (HA_X1)        0.06       0.66 r
  U203/ZN (AND2_X1)                        0.04       0.70 r
  DP_OP_56J2_124_736/U9/CO (HA_X1)         0.05       0.76 r
  DP_OP_56J2_124_736/U8/CO (HA_X1)         0.05       0.81 r
  DP_OP_56J2_124_736/U7/CO (HA_X1)         0.05       0.86 r
  U255/ZN (AND2_X1)                        0.04       0.91 r
  DP_OP_56J2_124_736/U5/CO (HA_X1)         0.05       0.96 r
  U186/ZN (NAND2_X1)                       0.03       0.99 f
  U189/ZN (NOR2_X1)                        0.04       1.03 r
  DP_OP_56J2_124_736/U2/S (HA_X1)          0.06       1.09 r
  prescale/cnt_n_reg[13]/D (DFFR_X1)       0.01       1.10 r
  data arrival time                                   1.10

  clock wb_clk_i (rise edge)               1.25       1.25
  clock network delay (ideal)              0.00       1.25
  clock uncertainty                       -0.05       1.20
  prescale/cnt_n_reg[13]/CK (DFFR_X1)      0.00       1.20 r
  library setup time                      -0.04       1.16
  data required time                                  1.16
  -----------------------------------------------------------
  data required time                                  1.16
  data arrival time                                  -1.10
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[9]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.08       0.08 f
  U276/ZN (NOR3_X1)                                       0.09       0.17 r
  U222/ZN (INV_X1)                                        0.08       0.26 f
  U259/ZN (OAI222_X1)                                     0.08       0.34 r
  U223/ZN (INV_X1)                                        0.03       0.37 f
  U224/ZN (INV_X1)                                        0.12       0.48 r
  wb_dat_o[9] (out)                                       0.31       0.79 r
  data arrival time                                                  0.79

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.05       1.20
  output external delay                                  -0.31       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[10]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.08       0.08 f
  U276/ZN (NOR3_X1)                                       0.09       0.17 r
  U222/ZN (INV_X1)                                        0.08       0.26 f
  U271/ZN (OAI222_X1)                                     0.08       0.34 r
  U231/ZN (INV_X1)                                        0.03       0.37 f
  U232/ZN (INV_X1)                                        0.12       0.48 r
  wb_dat_o[10] (out)                                      0.31       0.79 r
  data arrival time                                                  0.79

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.05       1.20
  output external delay                                  -0.31       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[11]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.08       0.08 f
  U276/ZN (NOR3_X1)                                       0.09       0.17 r
  U222/ZN (INV_X1)                                        0.08       0.26 f
  U270/ZN (OAI222_X1)                                     0.08       0.34 r
  U229/ZN (INV_X1)                                        0.03       0.37 f
  U230/ZN (INV_X1)                                        0.12       0.48 r
  wb_dat_o[11] (out)                                      0.31       0.79 r
  data arrival time                                                  0.79

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.05       1.20
  output external delay                                  -0.31       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[15]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.08       0.08 f
  U276/ZN (NOR3_X1)                                       0.09       0.17 r
  U222/ZN (INV_X1)                                        0.08       0.26 f
  U269/ZN (OAI222_X1)                                     0.08       0.34 r
  U227/ZN (INV_X1)                                        0.03       0.37 f
  U228/ZN (INV_X1)                                        0.12       0.48 r
  wb_dat_o[15] (out)                                      0.31       0.79 r
  data arrival time                                                  0.79

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.05       1.20
  output external delay                                  -0.31       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[0]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.09       0.09 r
  U275/ZN (NAND3_X1)                                      0.13       0.22 f
  U268/ZN (OAI222_X1)                                     0.11       0.33 r
  U225/ZN (INV_X1)                                        0.03       0.36 f
  U226/ZN (INV_X1)                                        0.12       0.47 r
  wb_dat_o[0] (out)                                       0.31       0.79 r
  data arrival time                                                  0.79

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.05       1.20
  output external delay                                  -0.31       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: regs/pit_pre_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: prescale/cnt_n_reg[12]
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regs/pit_pre_reg[1]/CK (DFFR_X1)         0.00       0.00 r
  regs/pit_pre_reg[1]/Q (DFFR_X1)          0.09       0.09 f
  U317/ZN (NOR3_X1)                        0.07       0.16 r
  U318/ZN (AND2_X1)                        0.05       0.21 r
  U328/ZN (AOI21_X1)                       0.03       0.24 f
  U330/ZN (AOI22_X1)                       0.04       0.28 r
  U331/ZN (OAI221_X1)                      0.05       0.33 f
  U337/ZN (AOI211_X1)                      0.07       0.40 r
  U238/ZN (AND4_X1)                        0.07       0.48 r
  U212/ZN (OR2_X2)                         0.04       0.52 r
  U246/ZN (NOR2_X1)                        0.03       0.54 f
  DP_OP_56J2_124_736/U13/CO (HA_X1)        0.05       0.60 f
  DP_OP_56J2_124_736/U12/CO (HA_X1)        0.05       0.65 f
  DP_OP_56J2_124_736/U11/CO (HA_X1)        0.05       0.70 f
  U203/ZN (AND2_X1)                        0.04       0.73 f
  DP_OP_56J2_124_736/U9/CO (HA_X1)         0.05       0.78 f
  DP_OP_56J2_124_736/U8/CO (HA_X1)         0.05       0.83 f
  DP_OP_56J2_124_736/U7/CO (HA_X1)         0.05       0.88 f
  U255/ZN (AND2_X1)                        0.04       0.92 f
  DP_OP_56J2_124_736/U5/CO (HA_X1)         0.05       0.96 f
  U186/ZN (NAND2_X1)                       0.03       0.99 r
  U188/Z (XOR2_X1)                         0.06       1.05 r
  prescale/cnt_n_reg[12]/D (DFFR_X1)       0.01       1.06 r
  data arrival time                                   1.06

  clock wb_clk_i (rise edge)               1.25       1.25
  clock network delay (ideal)              0.00       1.25
  clock uncertainty                       -0.05       1.20
  prescale/cnt_n_reg[12]/CK (DFFR_X1)      0.00       1.20 r
  library setup time                      -0.04       1.16
  data required time                                  1.16
  -----------------------------------------------------------
  data required time                                  1.16
  data arrival time                                  -1.06
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: wishbone/addr_latch_reg[1]
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[3]
            (output port clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pit_top            5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wishbone/addr_latch_reg[1]/CK (DFF_X1)                  0.00       0.00 r
  wishbone/addr_latch_reg[1]/Q (DFF_X1)                   0.08       0.08 f
  U276/ZN (NOR3_X1)                                       0.09       0.17 r
  U222/ZN (INV_X1)                                        0.08       0.26 f
  U264/ZN (OAI22_X1)                                      0.06       0.32 r
  U217/Z (BUF_X1)                                         0.13       0.45 r
  wb_dat_o[3] (out)                                       0.31       0.76 r
  data arrival time                                                  0.76

  clock wb_clk_i (rise edge)                              1.25       1.25
  clock network delay (ideal)                             0.00       1.25
  clock uncertainty                                      -0.05       1.20
  output external delay                                  -0.31       0.89
  data required time                                                 0.89
  --------------------------------------------------------------------------
  data required time                                                 0.89
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


1
