m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/project/fpga_training/Sim/Verilog_sim/fifo_test
vclk_even_division
Z0 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 `T^O29kN_K;nNXzJ8P6g82
IX[]jHaj9^`beeC^zN7oW:3
Z1 dD:/project/fpga_training/Sim/Verilog_sim/led_test
Z2 w1610287363
Z3 8D:/project/fpga_training/Library/rtl_logic/clock_gen.v
Z4 FD:/project/fpga_training/Library/rtl_logic/clock_gen.v
L0 34
Z5 OL;L;10.4;61
Z6 !s108 1621775199.385000
Z7 !s107 D:/project/fpga_training/Library/rtl_logic/clock_gen.v|
Z8 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Library/rtl_logic/clock_gen.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vclk_odd_division
Z10 !s110 1621775199
!i10b 1
!s100 JkGf_P]LJcC=A_?fEdUG30
Iehaa7HARPeEacHV^jdZKj2
R0
R1
R2
R3
R4
L0 90
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
vclk_shift
R0
r1
!s85 0
31
!i10b 1
!s100 zZkkO8Tm=J4MLBo>2WB4L3
I?7Am2DJ2iB=NFoBk?NNck2
R1
R2
R3
R4
Z11 L0 18
R5
R6
R7
R8
!i113 0
R9
vclock_tree
R0
r1
!s85 0
31
!i10b 1
!s100 Mg47`6VKC<k^Y3hzOSGf<2
I]OEdIglX`<<@aEje2c0ZQ0
R1
w1607849573
8D:/project/fpga_training/User/Verilog/clock_tree.v
FD:/project/fpga_training/User/Verilog/clock_tree.v
L0 1
R5
!s108 1621775198.445000
!s107 D:/project/fpga_training/User/Verilog/clock_tree.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/clock_tree.v|
!i113 0
R9
vedge_detect
R10
!i10b 1
!s100 jBBHfoIY[fGgNfAaD9NTU2
I79o<7SYJICIbCR?KWHPba2
R0
R1
Z12 w1610287362
Z13 8D:/project/fpga_training/Library/rtl_logic/edge_detect.v
Z14 FD:/project/fpga_training/Library/rtl_logic/edge_detect.v
L0 67
R5
r1
!s85 0
31
Z15 !s108 1621775199.210000
Z16 !s107 D:/project/fpga_training/Library/rtl_logic/edge_detect.v|
Z17 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|+define+FPGA_FIFO|-stats=none|D:/project/fpga_training/Library/rtl_logic/edge_detect.v|
!i113 0
R9
Z18 !s92 -work work +define+FPGA +define+FPGA_PLL +define+FPGA_RAM +define+FPGA_FIFO -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vfifo_async
R0
r1
!s85 0
31
!i10b 1
!s100 =oR9k7HEGz]U>QgE=Z`B<0
IkN48Gg`z^A6MJ[7YF>WZm3
R1
Z19 w1610286398
Z20 8D:/project/fpga_training/Library/rtl_logic/fifo_gen.v
Z21 FD:/project/fpga_training/Library/rtl_logic/fifo_gen.v
L0 122
R5
Z22 !s108 1621775199.265000
Z23 !s107 D:/project/fpga_training/Library/rtl_logic/fifo_gen.v|
Z24 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|+define+FPGA_FIFO|-stats=none|D:/project/fpga_training/Library/rtl_logic/fifo_gen.v|
!i113 0
R9
R18
vfifo_data_check
R0
r1
!s85 0
31
!i10b 1
!s100 <J5eWE_j1]07KEETkTcio0
In]bPI:gZbn2IP<?^HK<eK1
R1
w1610247399
8D:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v
FD:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v
Z25 L0 12
R5
!s108 1621775199.498000
!s107 D:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/fifo_controller/fifo_data_check.v|
!i113 0
R9
vfifo_rd
R0
r1
!s85 0
31
!i10b 1
!s100 ;lN0BQCoImQz[gBfKjDd_3
I;CfUn8=g522j4Nm0EOkPO3
R1
Z26 w1609645807
8D:/project/fpga_training/User/Verilog/fifo_controller/fifo_rd.v
FD:/project/fpga_training/User/Verilog/fifo_controller/fifo_rd.v
R25
R5
!s108 1621775198.656000
!s107 D:/project/fpga_training/User/Verilog/fifo_controller/fifo_rd.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/fifo_controller/fifo_rd.v|
!i113 0
R9
vfifo_sync
R10
!i10b 1
!s100 TCPAJ1HcJ_9cYC:<DM7i61
I;ke?ObJVZ;U@o6JIi<Qe=0
R0
R1
R19
R20
R21
L0 17
R5
r1
!s85 0
31
R22
R23
R24
!i113 0
R9
R18
vfifo_top
R0
r1
!s85 0
31
!i10b 1
!s100 <z>13O]_`H1R3RQO:No_a0
IJQZn8KdBldgn1ONhc>cKX1
R1
w1610285741
8D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v
FD:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v
R25
R5
!s108 1621775199.564000
!s107 D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v|
!i113 0
R9
vfifo_wr
R0
r1
!s85 0
31
!i10b 1
!s100 9^]i4D7JO5kN]aCUQ9Q:o0
Il_DEX^ZLInZcLCSB`P^MR2
R1
R26
8D:/project/fpga_training/User/Verilog/fifo_controller/fifo_wr.v
FD:/project/fpga_training/User/Verilog/fifo_controller/fifo_wr.v
R25
R5
!s108 1621775198.723000
!s107 D:/project/fpga_training/User/Verilog/fifo_controller/fifo_wr.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/fifo_controller/fifo_wr.v|
!i113 0
R9
vgray_code_gen
R0
r1
!s85 0
31
!i10b 1
!s100 F1X5clZd<L?daj21ec?c]0
IP3GL7cFORjoaJiK7TW@m61
R1
w1610290422
8D:/project/fpga_training/Library/rtl_logic/gray_code_gen.v
FD:/project/fpga_training/Library/rtl_logic/gray_code_gen.v
L0 13
R5
!s108 1621775199.443000
!s107 D:/project/fpga_training/Library/rtl_logic/gray_code_gen.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Library/rtl_logic/gray_code_gen.v|
!i113 0
R9
vkey
R0
r1
!s85 0
31
!i10b 1
!s100 Saf`6B?zmC5K3``P4n::L3
I`S`zS@aR1Y^[LWY7j5cN01
R1
w1610286028
8D:/project/fpga_training/User/Verilog/key/key.v
FD:/project/fpga_training/User/Verilog/key/key.v
R25
R5
!s108 1621775199.018000
!s107 D:/project/fpga_training/User/Verilog/key/key.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/key/key.v|
!i113 0
R9
vkey_top
R0
r1
!s85 0
31
!i10b 1
!s100 <0ARUK?k`ih@f3eYa:aOQ2
If_NCn^gV;LQWREaA=0I[`2
R1
w1610286027
8D:/project/fpga_training/User/Verilog/key/key_top.v
FD:/project/fpga_training/User/Verilog/key/key_top.v
R25
R5
!s108 1621775199.072000
!s107 D:/project/fpga_training/User/Verilog/key/key_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/key/key_top.v|
!i113 0
R9
vled_tb
R0
r1
!s85 0
31
!i10b 1
!s100 [e<WD127TQT[MU`WHh89H2
Ie9[n^Dk8Ld^Bk]7Yl62XA0
R1
w1610332307
8D:/project/fpga_training/Sim/Verilog_sim/TB/led_tb.v
FD:/project/fpga_training/Sim/Verilog_sim/TB/led_tb.v
L0 15
R5
!s108 1621775199.618000
!s107 D:/project/fpga_training/Sim/Verilog_sim/TB/led_tb.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Sim/Verilog_sim/TB/led_tb.v|
!i113 0
R9
vled_top
R0
r1
!s85 0
31
!i10b 1
!s100 Y[ZJ<T[aia@iWl8Q1PziJ0
IBK_jHD;[FlBnJ9eaKBbIW2
R1
w1610285960
8D:/project/fpga_training/User/Verilog/led_top.v
FD:/project/fpga_training/User/Verilog/led_top.v
R25
R5
!s108 1621775198.537000
!s107 D:/project/fpga_training/User/Verilog/led_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/led_top.v|
!i113 0
R9
vnegedge_detect
R0
r1
!s85 0
31
!i10b 1
!s100 0oJ02;AbJAKBZ]QIC658A3
IX1`YMnUF`bCH>K;cEfknM3
R1
R12
R13
R14
Z27 L0 44
R5
R15
R16
R17
!i113 0
R9
R18
vposedge_detect
R10
!i10b 1
!s100 2FGfWP[Sm7>zWh[QS3Hk=1
IAWHaNfCafKf28j]k?SPIi1
R0
R1
R12
R13
R14
R11
R5
r1
!s85 0
31
R15
R16
R17
!i113 0
R9
R18
vram_1port
R10
!i10b 1
!s100 0TQoz`^ClMEmFn_2nk5eN0
IHiKznn9E0h_L[=Y>JMkI<1
R0
R1
Z28 w1610290423
Z29 8D:/project/fpga_training/Library/rtl_logic/ram_gen.v
Z30 FD:/project/fpga_training/Library/rtl_logic/ram_gen.v
R11
R5
r1
!s85 0
31
Z31 !s108 1621775199.326000
Z32 !s107 D:/project/fpga_training/Library/rtl_logic/ram_gen.v|
Z33 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/Library/rtl_logic/ram_gen.v|
!i113 0
R9
vram_2port_dp
R10
!i10b 1
!s100 18N`WbzOWG0l9jJSdhaDB3
IJ59Sb<Ona]@OQXlaH[bHk3
R0
R1
R28
R29
R30
L0 104
R5
r1
!s85 0
31
R31
R32
R33
!i113 0
R9
vram_2port_tp
R0
r1
!s85 0
31
!i10b 1
!s100 9`7oIH7VY><KCWQ[=lK?i0
IKNNhD9_al1g]F_EQ7n75G1
R1
R28
R29
R30
L0 60
R5
R31
R32
R33
!i113 0
R9
vram_data_check
R0
r1
!s85 0
31
!i10b 1
!s100 A=8nZM6DD>^A`^AdXZY7H1
I:0Fd;je;WOAG`fHi6lIM`0
R1
w1610247706
8D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v
R25
R5
!s108 1621775198.800000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|+define+FPGA_FIFO|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_data_check.v|
!i113 0
R9
R18
vram_rd
R0
r1
!s85 0
31
!i10b 1
!s100 PoDNX>ZlDD902ajnDG_Z?2
I6bR>IG>W4CUc2h5T3D2R=0
R1
w1607867904
8D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v
R25
R5
!s108 1621775198.851000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_rd.v|
!i113 0
R9
vram_top
R0
r1
!s85 0
31
!i10b 1
!s100 MT4maMSB4`mUhP9SMk0>30
IhONglh3RISi1ma;Q7ICAk0
R1
w1610285684
8D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_top.v
R25
R5
!s108 1621775198.908000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_top.v|
!i113 0
R9
vram_wr
R0
r1
!s85 0
31
!i10b 1
!s100 1i?JgiD4MVX_M^KzDmSEn3
IXOW>JW1WUbZSO7WC=[0@j1
R1
w1609642267
8D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v
FD:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v
R25
R5
!s108 1621775198.963000
!s107 D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/ram_controller/ram_wr.v|
!i113 0
R9
vsync_ff
R0
r1
!s85 0
31
!i10b 1
!s100 PI[;eEJ[ik1ld]1o_6HX>1
IG6;K9SNl=_>FNU[i>Lbbk3
R1
Z34 w1610290304
Z35 8D:/project/fpga_training/Library/rtl_logic/sync_ff.v
Z36 FD:/project/fpga_training/Library/rtl_logic/sync_ff.v
L0 19
R5
Z37 !s108 1621775199.152000
Z38 !s107 D:/project/fpga_training/Library/rtl_logic/sync_ff.v|
Z39 !s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|+define+FPGA|+define+FPGA_PLL|+define+FPGA_RAM|+define+FPGA_FIFO|-stats=none|D:/project/fpga_training/Library/rtl_logic/sync_ff.v|
!i113 0
R9
R18
vsync_ff_2d
R10
!i10b 1
!s100 ]b<<hQHof9]LomekYfgiT2
IW1fE78j58WVS:MiZ_9d1E0
R0
R1
R34
R35
R36
R27
R5
r1
!s85 0
31
R37
R38
R39
!i113 0
R9
R18
vsync_ff_3d
R10
!i10b 1
!s100 hE^EKTSHjf?M_[aQ;5j]n1
I?mGezbo3;HL3i6>a_GTMe3
R0
R1
R34
R35
R36
L0 79
R5
r1
!s85 0
31
R37
R38
R39
!i113 0
R9
R18
vtop
R0
r1
!s85 0
31
!i10b 1
!s100 B2bm_?aF3a?dON_E4AGA@1
I;E;HAWVM;Z@<^Y@ikZbgH0
R1
w1610330825
8D:/project/fpga_training/User/Verilog/top.v
FD:/project/fpga_training/User/Verilog/top.v
L0 14
R5
!s108 1621775198.597000
!s107 D:/project/fpga_training/User/Verilog/top.v|
!s90 -##implicit##push_minusfile_path##|D:/project/fpga_training/Sim/Fpga_sim/fifo_test/vlog.opt|-##implicit##pop_minusfile_path##|-reportprogress|300|-work|work|-vopt|-stats=none|D:/project/fpga_training/User/Verilog/top.v|
!i113 0
R9
