<profile>

<section name = "Vitis HLS Report for 'tx_app_table'" level="0">
<item name = "Date">Sat Mar 18 14:39:19 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 2.619 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 51, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">6, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 106, -</column>
<column name="Register">-, -, 71, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="app_table_ackd_V_U">tx_app_table_app_table_ackd_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 1000, 18, 1, 18000</column>
<column name="app_table_mempt_V_U">tx_app_table_app_table_ackd_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 1000, 18, 1, 18000</column>
<column name="app_table_min_window_V_U">tx_app_table_app_table_ackd_V_RAM_AUTO_1R1W, 2, 0, 0, 0, 1000, 18, 1, 18000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln229_fu_224_p2">+, 0, 0, 25, 18, 2</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_132">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_161">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_171">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_205">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op28_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op59_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_162_nbreadreq_fu_72_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_58_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="app_table_ackd_V_address0">14, 3, 10, 30</column>
<column name="app_table_ackd_V_d0">14, 3, 18, 54</column>
<column name="app_table_mempt_V_address0">14, 3, 10, 30</column>
<column name="app_table_mempt_V_d0">14, 3, 18, 54</column>
<column name="app_table_min_window_V_address0">14, 3, 10, 30</column>
<column name="txApp2txSar_upd_req_blk_n">9, 2, 1, 2</column>
<column name="txSar2txApp_ack_push_blk_n">9, 2, 1, 2</column>
<column name="txSar2txApp_upd_rsp_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ackPush_ackd_V_reg_251">18, 0, 18, 0</column>
<column name="ackPush_init_V_reg_263">1, 0, 1, 0</column>
<column name="ackPush_min_window_V_reg_258">18, 0, 18, 0</column>
<column name="ackPush_sessionID_V_reg_246">10, 0, 10, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="tmp_i_162_reg_267">1, 0, 1, 0</column>
<column name="tmp_i_reg_242">1, 0, 1, 0</column>
<column name="tmp_i_reg_242_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="txAppUpdate_sessionID_V_reg_271">16, 0, 16, 0</column>
<column name="txAppUpdate_write_reg_276">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tx_app_table, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tx_app_table, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tx_app_table, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tx_app_table, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, tx_app_table, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tx_app_table, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tx_app_table, return value</column>
<column name="txSar2txApp_ack_push_dout">in, 53, ap_fifo, txSar2txApp_ack_push, pointer</column>
<column name="txSar2txApp_ack_push_empty_n">in, 1, ap_fifo, txSar2txApp_ack_push, pointer</column>
<column name="txSar2txApp_ack_push_read">out, 1, ap_fifo, txSar2txApp_ack_push, pointer</column>
<column name="txApp2txSar_upd_req_dout">in, 35, ap_fifo, txApp2txSar_upd_req, pointer</column>
<column name="txApp2txSar_upd_req_empty_n">in, 1, ap_fifo, txApp2txSar_upd_req, pointer</column>
<column name="txApp2txSar_upd_req_read">out, 1, ap_fifo, txApp2txSar_upd_req, pointer</column>
<column name="txSar2txApp_upd_rsp_din">out, 70, ap_fifo, txSar2txApp_upd_rsp, pointer</column>
<column name="txSar2txApp_upd_rsp_full_n">in, 1, ap_fifo, txSar2txApp_upd_rsp, pointer</column>
<column name="txSar2txApp_upd_rsp_write">out, 1, ap_fifo, txSar2txApp_upd_rsp, pointer</column>
</table>
</item>
</section>
</profile>
