<profile>

<section name = "Vivado HLS Report for 'simple_vec_dot_product'" level="0">
<item name = "Date">Mon Feb 19 11:18:01 2018
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">simple_vec_dot_product_vivado</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex6</item>
<item name = "Target device">xc6vlx240tff1156-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.52, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">33, 33, 34, 34, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">32, 32, 8, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 104</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 4, 0, 0</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 7</column>
<column name="Register">-, -, 83, -</column>
<specialColumn name="Available">832, 768, 301440, 150720</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="simple_vec_dot_product_mul_32s_32s_64_6_U1">simple_vec_dot_product_mul_32s_32s_64_6, 0, 4, 0, 0</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i0_1_fu_91_p2">+, 0, 0, 3, 3, 1</column>
<column name="exitcond_fu_85_p2">icmp, 0, 0, 2, 3, 4</column>
<column name="icmp_fu_127_p2">icmp, 0, 0, 11, 33, 1</column>
<column name="tmp_5_fu_133_p2">icmp, 0, 0, 22, 64, 33</column>
<column name="tmp_3_fu_148_p2">or, 0, 0, 1, 1, 1</column>
<column name="out_r_d0">select, 0, 0, 32, 1, 32</column>
<column name="phitmp_fu_141_p3">select, 0, 0, 33, 1, 31</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">4, 10, 1, 10</column>
<column name="i0_reg_74">3, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="i0_1_reg_165">3, 0, 3, 0</column>
<column name="i0_reg_74">3, 0, 3, 0</column>
<column name="i1_reg_195">64, 0, 64, 0</column>
<column name="icmp_reg_201">1, 0, 1, 0</column>
<column name="tmp_reg_170">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, simple_vec_dot_product, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, simple_vec_dot_product, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, simple_vec_dot_product, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, simple_vec_dot_product, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, simple_vec_dot_product, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, simple_vec_dot_product, return value</column>
<column name="a_address0">out, 2, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 32, ap_memory, a, array</column>
<column name="b_address0">out, 2, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 32, ap_memory, b, array</column>
<column name="out_r_address0">out, 2, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 32, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
