Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: channel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "channel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "channel"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : channel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" into library work
Parsing module <cordic>.
Analyzing Verilog file "D:\sajjad\course\term6\fpga\hws\hw5\cordicviauart\cordicvuart\channel.v" into library work
Parsing module <channel>.
Parsing VHDL file "D:\sajjad\course\term6\fpga\hws\hw5\serial\serial\basic_uart.vhd" into library work
Parsing entity <basic_uart>.
Parsing architecture <Behavioral> of entity <basic_uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <channel>.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\cordicviauart\cordicvuart\channel.v" Line 19: Result of 16-bit expression is truncated to fit in 8-bit target.

Elaborating module <cordic(n=7)>.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 29: Signal <in> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 34: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 36: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 37: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 38: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 43: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 44: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 45: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 52: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 54: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 55: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 56: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 61: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 62: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 63: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 70: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 72: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 73: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 74: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 79: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 80: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 81: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 88: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 90: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 91: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 92: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 97: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 98: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 99: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 106: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 108: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 109: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 110: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 115: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 116: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 117: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 124: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 126: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 127: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 128: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 133: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 134: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 135: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 142: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 144: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 145: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 146: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 151: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 152: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 153: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 160: Signal <z> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 162: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 163: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 168: Signal <x> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 169: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 177: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 179: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 180: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 183: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 184: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 189: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 191: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 192: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 195: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 196: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 201: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 203: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 204: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 207: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 208: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 213: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 215: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 216: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 219: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 220: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 225: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 227: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 228: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 231: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 232: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 237: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 239: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 240: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 243: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 244: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 249: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 251: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 252: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 255: Signal <y> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v" Line 256: Signal <zt> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
Going to vhdl side to elaborate module basic_uart

Elaborating entity <basic_uart> (architecture <Behavioral>) with generics from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\cordicviauart\cordicvuart\channel.v" Line 31: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\cordicviauart\cordicvuart\channel.v" Line 46: Signal <counter> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "D:\sajjad\course\term6\fpga\hws\hw5\cordicviauart\cordicvuart\channel.v" Line 50: Signal <counter> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "D:\sajjad\course\term6\fpga\hws\hw5\cordicviauart\cordicvuart\channel.v" Line 50: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <channel>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\cordicviauart\cordicvuart\channel.v".
        A = 2'b00
        B = 2'b01
        C = 2'b10
        D = 2'b11
    Found 2-bit register for signal <y_now>.
    Found finite state machine <FSM_0> for signal <y_now>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_INV_68_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter[3]_GND_1_o_add_12_OUT> created at line 50.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tx_data<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <counter<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rx>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <out> created at line 71
WARNING:Xst:737 - Found 1-bit latch for signal <gotocor<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator greater for signal <counter[3]_PWR_1_o_LessThan_11_o> created at line 46
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 Latch(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <channel> synthesized.

Synthesizing Unit <cordic>.
    Related source file is "D:\sajjad\course\electrical engineering\code\cordic\cordic\cordic.v".
        n = 7
        a = 4'b0000
        b = 4'b0001
        c = 4'b0011
        d = 4'b0010
        e = 4'b0110
        f = 4'b0111
        g = 4'b0101
        h = 4'b0100
        i = 4'b1100
        j = 4'b1101
        k = 4'b1111
        l = 4'b1110
        m = 4'b1010
        q = 4'b1011
        o = 4'b1001
        p = 4'b1000
    Found 4-bit register for signal <y_now>.
    Found finite state machine <FSM_1> for signal <y_now>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 16                                             |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_INV_53_o (positive)                      |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_8_OUT> created at line 43.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_10_OUT> created at line 44.
    Found 24-bit subtractor for signal <z[7]_GND_10_o_sub_11_OUT> created at line 45.
    Found 16-bit subtractor for signal <n0417> created at line 54.
    Found 16-bit subtractor for signal <n0420> created at line 55.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_24_OUT> created at line 61.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_26_OUT> created at line 62.
    Found 24-bit subtractor for signal <z[7]_GND_10_o_sub_27_OUT> created at line 63.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_40_OUT> created at line 79.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_42_OUT> created at line 80.
    Found 24-bit subtractor for signal <z[7]_GND_10_o_sub_43_OUT> created at line 81.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_50_OUT> created at line 90.
    Found 24-bit subtractor for signal <z[7]_GND_10_o_sub_55_OUT> created at line 99.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_62_OUT> created at line 108.
    Found 24-bit subtractor for signal <z[7]_GND_10_o_sub_67_OUT> created at line 117.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_74_OUT> created at line 126.
    Found 24-bit subtractor for signal <z[7]_GND_10_o_sub_79_OUT> created at line 135.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_86_OUT> created at line 144.
    Found 24-bit subtractor for signal <z[7]_GND_10_o_sub_91_OUT> created at line 153.
    Found 16-bit subtractor for signal <x[7]_y[7]_sub_98_OUT> created at line 162.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_99_OUT> created at line 163.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_110_OUT> created at line 183.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_117_OUT> created at line 195.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_124_OUT> created at line 207.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_131_OUT> created at line 219.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_145_OUT> created at line 243.
    Found 16-bit subtractor for signal <y[7]_x[7]_sub_152_OUT> created at line 255.
    Found 16-bit adder for signal <x[7]_y[7]_add_2_OUT> created at line 36.
    Found 16-bit adder for signal <y[7]_x[7]_add_4_OUT> created at line 37.
    Found 24-bit adder for signal <z[7]_GND_10_o_add_5_OUT> created at line 38.
    Found 16-bit adder for signal <x[7]_y[7]_add_18_OUT> created at line 54.
    Found 16-bit adder for signal <y[7]_x[7]_add_20_OUT> created at line 55.
    Found 24-bit adder for signal <z[7]_GND_10_o_add_21_OUT> created at line 56.
    Found 16-bit adder for signal <x[7]_y[7]_add_22_OUT> created at line 61.
    Found 16-bit adder for signal <x[7]_y[7]_add_34_OUT> created at line 72.
    Found 16-bit adder for signal <y[7]_x[7]_add_36_OUT> created at line 73.
    Found 24-bit adder for signal <z[7]_GND_10_o_add_37_OUT> created at line 74.
    Found 24-bit adder for signal <z[7]_GND_10_o_add_51_OUT> created at line 92.
    Found 16-bit adder for signal <x[7]_y[7]_add_52_OUT> created at line 97.
    Found 24-bit adder for signal <z[7]_GND_10_o_add_63_OUT> created at line 110.
    Found 16-bit adder for signal <x[7]_y[7]_add_64_OUT> created at line 115.
    Found 24-bit adder for signal <z[7]_GND_10_o_add_75_OUT> created at line 128.
    Found 16-bit adder for signal <x[7]_y[7]_add_76_OUT> created at line 133.
    Found 24-bit adder for signal <z[7]_GND_10_o_add_87_OUT> created at line 146.
    Found 16-bit adder for signal <x[7]_y[7]_add_88_OUT> created at line 151.
    Found 16-bit adder for signal <x[7]_y[7]_add_99_OUT> created at line 168.
    Found 16-bit adder for signal <y[7]_x[7]_add_100_OUT> created at line 169.
    Found 16-bit adder for signal <y[7]_x[7]_add_107_OUT> created at line 179.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_108_OUT> created at line 180.
    Found 10-bit adder for signal <zt[1]_GND_10_o_add_110_OUT> created at line 184.
    Found 16-bit adder for signal <y[7]_x[7]_add_114_OUT> created at line 191.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_115_OUT> created at line 192.
    Found 10-bit adder for signal <zt[1]_GND_10_o_add_117_OUT> created at line 196.
    Found 16-bit adder for signal <y[7]_x[7]_add_121_OUT> created at line 203.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_122_OUT> created at line 204.
    Found 10-bit adder for signal <zt[1]_GND_10_o_add_124_OUT> created at line 208.
    Found 16-bit adder for signal <y[7]_x[7]_add_128_OUT> created at line 215.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_129_OUT> created at line 216.
    Found 10-bit adder for signal <zt[1]_GND_10_o_add_131_OUT> created at line 220.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_136_OUT> created at line 228.
    Found 10-bit adder for signal <zt[1]_GND_10_o_add_138_OUT> created at line 232.
    Found 16-bit adder for signal <y[7]_x[7]_add_142_OUT> created at line 239.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_143_OUT> created at line 240.
    Found 10-bit adder for signal <zt[1]_GND_10_o_add_145_OUT> created at line 244.
    Found 16-bit adder for signal <y[7]_x[7]_add_149_OUT> created at line 251.
    Found 10-bit adder for signal <zt[1]_PWR_2_o_add_150_OUT> created at line 252.
    Found 10-bit adder for signal <zt[1]_GND_10_o_add_152_OUT> created at line 256.
    Found 16-bit 16-to-1 multiplexer for signal <y> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[7]_Mux_180_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[6]_Mux_182_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[5]_Mux_184_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[4]_Mux_186_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[3]_Mux_188_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[2]_Mux_190_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[1]_Mux_192_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[0]_Mux_194_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-1]_Mux_196_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-2]_Mux_198_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-3]_Mux_200_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-4]_Mux_202_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-5]_Mux_204_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-6]_Mux_206_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-7]_Mux_208_o> created at line 24.
    Found 1-bit 9-to-1 multiplexer for signal <y_now[3]_x[-8]_Mux_210_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-6]_Mux_238_o> created at line 24.
    Found 1-bit 7-to-1 multiplexer for signal <y_now[3]_z[-14]_Mux_254_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[4]_Mux_218_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-3]_Mux_232_o> created at line 24.
    Found 1-bit 7-to-1 multiplexer for signal <y_now[3]_z[-13]_Mux_252_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[6]_Mux_214_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[7]_Mux_212_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[2]_Mux_222_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[0]_Mux_226_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-1]_Mux_228_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-2]_Mux_230_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-4]_Mux_234_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-5]_Mux_236_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-8]_Mux_242_o> created at line 24.
    Found 1-bit 7-to-1 multiplexer for signal <y_now[3]_z[-9]_Mux_244_o> created at line 24.
    Found 1-bit 7-to-1 multiplexer for signal <y_now[3]_z[-11]_Mux_248_o> created at line 24.
    Found 1-bit 7-to-1 multiplexer for signal <y_now[3]_z[-12]_Mux_250_o> created at line 24.
    Found 1-bit 7-to-1 multiplexer for signal <y_now[3]_z[-16]_Mux_258_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[5]_Mux_216_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[3]_Mux_220_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[1]_Mux_224_o> created at line 24.
    Found 1-bit 8-to-1 multiplexer for signal <y_now[3]_z[-7]_Mux_240_o> created at line 24.
    Found 1-bit 7-to-1 multiplexer for signal <y_now[3]_z[-10]_Mux_246_o> created at line 24.
    Found 1-bit 7-to-1 multiplexer for signal <y_now[3]_z[-15]_Mux_256_o> created at line 24.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<-8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x<-8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <z<-16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tanh<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <zt<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  48 Adder/Subtractor(s).
	inferred  58 Latch(s).
	inferred 147 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cordic> synthesized.

Synthesizing Unit <basic_uart>.
    Related source file is "D:\sajjad\course\term6\fpga\hws\hw5\serial\serial\basic_uart.vhd".
        DIVISOR = 54
    Found 1-bit register for signal <tx_state_ready>.
    Found 9-bit register for signal <tx_state_bits>.
    Found 8-bit register for signal <rx_state_bits>.
    Found 4-bit register for signal <rx_state_nbits>.
    Found 4-bit register for signal <tx_state_nbits>.
    Found 6-bit register for signal <sample_counter>.
    Found 1-bit register for signal <sample>.
    Found 1-bit register for signal <rx_state_fsm_state>.
    Found 1-bit register for signal <rx_state_enable>.
    Found 1-bit register for signal <tx_state_fsm_state>.
    Found 4-bit register for signal <rx_state_counter>.
    Found 4-bit register for signal <tx_state_counter>.
    Found 6-bit adder for signal <sample_counter[5]_GND_74_o_add_1_OUT> created at line 75.
    Found 4-bit adder for signal <rx_state_nbits[3]_GND_74_o_add_14_OUT> created at line 126.
    Found 4-bit adder for signal <rx_state_counter[3]_GND_74_o_add_19_OUT> created at line 129.
    Found 4-bit adder for signal <tx_state_counter[3]_GND_74_o_add_40_OUT> created at line 181.
    Found 4-bit subtractor for signal <GND_74_o_GND_74_o_sub_34_OUT<3:0>> created at line 178.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <basic_uart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 54
 10-bit adder                                          : 7
 16-bit adder                                          : 14
 16-bit addsub                                         : 5
 16-bit subtractor                                     : 15
 24-bit addsub                                         : 7
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 6-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 5
 4-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 79
 1-bit latch                                           : 79
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 163
 1-bit 2-to-1 multiplexer                              : 89
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 16
 1-bit 9-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 7
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 18
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <basic_uart>.
The following registers are absorbed into counter <sample_counter>: 1 register on signal <sample_counter>.
The following registers are absorbed into counter <rx_state_nbits>: 1 register on signal <rx_state_nbits>.
The following registers are absorbed into counter <rx_state_counter>: 1 register on signal <rx_state_counter>.
The following registers are absorbed into counter <tx_state_counter>: 1 register on signal <tx_state_counter>.
Unit <basic_uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 50
 10-bit adder                                          : 7
 16-bit adder                                          : 14
 16-bit addsub                                         : 5
 16-bit subtractor                                     : 15
 24-bit addsub                                         : 7
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Counters                                             : 4
 4-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 161
 1-bit 2-to-1 multiplexer                              : 89
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 16
 1-bit 9-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 7
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 18
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <y_now[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mycordic/FSM_1> on signal <y_now[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0011  | 0011
 0110  | 0110
 0010  | 0010
 1100  | 1100
 0100  | 0100
 0111  | 0111
 0101  | 0101
 1000  | 1000
 1011  | 1011
 1001  | 1001
 1101  | 1101
 1111  | 1111
 1010  | 1010
 1110  | 1110
-------------------
WARNING:Xst:2677 - Node <zt_1> of sequential type is unconnected in block <cordic>.
WARNING:Xst:2677 - Node <zt_-8> of sequential type is unconnected in block <cordic>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y[7]_y[7]_mux_47_OUT<15>, n0420<0>, y[7]_x[7]_add_36_OUT<0>, y[7]_x[7]_add_36_OUT<15>, Mmux_y_4_f715, Mmux_y_now[3]_zt[1]_Mux_164_o, Madd_y[7]_x[7]_add_36_OUT_cy<6>, Madd_y[7]_x[7]_add_36_OUT_cy<5>, Madd_y[7]_x[7]_add_36_OUT_cy<2>, Madd_y[7]_x[7]_add_36_OUT_cy<0>, Msub_n0420_lut<0>, y_now[3]_zt[1]_Mux_164_o, Mmux_y_4_f77, Mmux_zt[1]_zt[1]_mux_119_OUT_rs_lut<7>, Mmux_y_615, Madd_y[7]_x[7]_add_36_OUT_cy<12>, Madd_y[7]_x[7]_add_36_OUT_cy<10>, Madd_y[7]_x[7]_add_36_OUT_cy<8>, Madd_y[7]_x[7]_add_36_OUT_cy<7>, Madd_y[7]_x[7]_add_36_OUT_cy<3>, y<7>1, Madd_y[7]_x[7]_add_36_OUT_lut<0>, Mmux_y_67, zt[1]_zt[1]_mux_119_OUT<7>, Madd_y[7]_x[7]_add_36_OUT_cy<14>, Madd_y[7]_x[7]_add_36_OUT_cy<13>, Madd_y[7]_x[7]_add_36_OUT_cy<11>, Madd_y[7]_x[7]_add_36_OUT_cy<9>, Madd_y[7]_x[7]_add_36_OUT_cy<4>, y[7]_y[7]_mux_47_OUT<0>, y<-8>, Madd_y[7]_x[7]_add_36_OUT_cy<1>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y_now[3]_x[7]_Mux_180_o, Maddsub_x[7]_x[7]_mux_103_OUT_cy<1>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<4>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<7>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<10>, Mmux_y_4_f72, Madd_y[7]_x[7]_add_36_OUT_lut<1>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<13>, y[7]_y[7]_mux_47_OUT<1>, Msub_n0420_cy<4>, Msub_n0420_cy<1>, x[7]_x[7]_mux_103_OUT<15>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<0>, n0420<5>, Maddsub_x[7]_x[7]_mux_103_OUT_lut<0>, y[7]_x[7]_add_36_OUT<1>, Mmux_y_4_f76, Maddsub_x[7]_x[7]_mux_103_OUT_cy<3>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<6>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<9>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<12>, Mmux_y_62, Madd_y[7]_x[7]_add_36_OUT_lut<5>, y[7]_y[7]_mux_47_OUT<5>, Msub_n0420_cy<2>, Msub_n0420_lut<1>, n0420<1>, y<-7>, Mmux_y_66, Maddsub_x[7]_x[7]_mux_103_OUT_cy<2>, y[7]_x[7]_add_36_OUT<5>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<5>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<8>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<11>, Maddsub_x[7]_x[7]_mux_103_OUT_cy<14>, y<-3>, Msub_n0420_cy<3>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: x[7]_x[7]_mux_70_OUT<14>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<11>, y<-6>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<8>, Madd_y[7]_x[7]_add_36_OUT_lut<2>, n0420<2>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<13>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<9>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<4>, Mmux_y_4_f75, Maddsub_x[7]_x[7]_mux_70_OUT_cy<6>, y_now[3]_x[6]_Mux_182_o, Maddsub_x[7]_x[7]_mux_70_OUT_cy<2>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<0>, y[7]_y[7]_mux_47_OUT<2>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<3>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<10>, y[7]_x[7]_add_36_OUT<2>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<0>, Mmux_y_65, Maddsub_x[7]_x[7]_mux_70_OUT_cy<1>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<7>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<12>, Maddsub_x[7]_x[7]_mux_70_OUT_cy<5>, Mmux_y_now[3]_x[6]_Mux_182_o, Msub_n0420_lut<2>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: n0420<3>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<8>, y[7]_x[7]_add_36_OUT<3>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<4>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<7>, x[7]_x[7]_mux_58_OUT<13>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<9>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<2>, Msub_n0420_lut<3>, Mmux_y_now[3]_x[5]_Mux_184_o, Maddsub_x[7]_x[7]_mux_58_OUT_cy<11>, y_now[3]_x[5]_Mux_184_o, Maddsub_x[7]_x[7]_mux_58_OUT_cy<5>, Mmux_y_4_f74, Maddsub_x[7]_x[7]_mux_58_OUT_cy<12>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<6>, Mmux_y_64, Maddsub_x[7]_x[7]_mux_58_OUT_lut<2>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<3>, Maddsub_x[7]_x[7]_mux_58_OUT_cy<10>, y<-5>, y[7]_y[7]_mux_47_OUT<3>, Madd_y[7]_x[7]_add_36_OUT_lut<3>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: n0420<6>, y_now[3]_x[4]_Mux_186_o, y[7]_x[7]_add_36_OUT<6>, y<-2>, Mmux_y_61, Msub_n0420_cy<13>, Msub_n0420_cy<10>, Msub_n0420_cy<7>, Msub_n0420_lut<6>, Mmux_y_now[3]_x[4]_Mux_186_o, x[7]_x[7]_mux_70_OUT<12>, Madd_y[7]_x[7]_add_36_OUT_lut<14>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<12>, Msub_n0420_cy<11>, Msub_n0420_cy<8>, Madd_y[7]_x[7]_add_36_OUT_lut<6>, y[7]_y[7]_mux_47_OUT<14>, Mmux_y_614, y<6>, y[7]_x[7]_add_36_OUT<14>, n0420<14>, Mmux_y_4_f71, Msub_n0420_cy<12>, Mmux_y_4_f714, Msub_n0420_cy<9>, Msub_n0420_cy<6>, y[7]_y[7]_mux_47_OUT<6>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y<5>, x[7]_x[7]_mux_70_OUT<11>, Mmux_y_613, y_now[3]_x[3]_Mux_188_o, Maddsub_x[7]_x[7]_mux_70_OUT_lut<11>, Madd_y[7]_x[7]_add_36_OUT_lut<13>, n0420<13>, y[7]_y[7]_mux_47_OUT<13>, Mmux_y_4_f713, y[7]_x[7]_add_36_OUT<13>, Mmux_y_now[3]_x[3]_Mux_188_o, Msub_n0420_lut<13>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y[7]_y[7]_mux_47_OUT<12>, Mmux_y_612, y[7]_x[7]_add_36_OUT<12>, Msub_n0420_lut<12>, Mmux_y_4_f712, Maddsub_x[7]_x[7]_mux_70_OUT_lut<10>, y_now[3]_x[2]_Mux_190_o, Mmux_y_now[3]_x[2]_Mux_190_o, x[7]_x[7]_mux_70_OUT<10>, Madd_y[7]_x[7]_add_36_OUT_lut<12>, y<4>, n0420<12>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y_now[3]_x[1]_Mux_192_o, Madd_y[7]_x[7]_add_36_OUT_lut<11>, Mmux_y_4_f711, Maddsub_x[7]_x[7]_mux_70_OUT_lut<9>, x[7]_x[7]_mux_70_OUT<9>, y<3>, y[7]_y[7]_mux_47_OUT<11>, Mmux_y_611, y[7]_x[7]_add_36_OUT<11>, Mmux_y_now[3]_x[1]_Mux_192_o, n0420<11>, Msub_n0420_lut<11>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: x[7]_x[7]_mux_70_OUT<8>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<8>, Mmux_y_now[3]_x[0]_Mux_194_o, Madd_y[7]_x[7]_add_36_OUT_lut<10>, y[7]_y[7]_mux_47_OUT<10>, Mmux_y_4_f710, y[7]_x[7]_add_36_OUT<10>, Msub_n0420_lut<10>, n0420<10>, y_now[3]_x[0]_Mux_194_o, Mmux_y_610, y<2>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: n0420<9>, y[7]_x[7]_add_36_OUT<9>, Madd_y[7]_x[7]_add_36_OUT_lut<9>, Msub_n0420_lut<9>, y<1>, Mmux_y_4_f79, Mmux_y_now[3]_x[-1]_Mux_196_o, y_now[3]_x[-1]_Mux_196_o, Mmux_y_69, x[7]_x[7]_mux_70_OUT<7>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<7>, y[7]_y[7]_mux_47_OUT<9>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: y_now[3]_x[-2]_Mux_198_o, n0420<8>, Mmux_y_4_f78, x[7]_x[7]_mux_70_OUT<6>, Maddsub_x[7]_x[7]_mux_70_OUT_lut<6>, y[7]_y[7]_mux_47_OUT<8>, Mmux_y_68, y[7]_x[7]_add_36_OUT<8>, Mmux_y_now[3]_x[-2]_Mux_198_o, y<0>, Madd_y[7]_x[7]_add_36_OUT_lut<8>, Msub_n0420_lut<8>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: x[7]_x[7]_mux_70_OUT<5>, Mmux_y_6, y[7]_y[7]_mux_47_OUT<7>, y<-1>, y_now[3]_x[-3]_Mux_200_o, y[7]_x[7]_add_36_OUT<7>, Mmux_y_now[3]_x[-3]_Mux_200_o, Maddsub_x[7]_x[7]_mux_70_OUT_lut<5>, Msub_n0420_lut<7>, n0420<7>, Mmux_y_4_f7, Madd_y[7]_x[7]_add_36_OUT_lut<7>.
WARNING:Xst:2170 - Unit cordic : the following signal(s) form a combinatorial loop: Mmux_y_now[3]_x[-4]_Mux_202_o, Maddsub_x[7]_x[7]_mux_82_OUT_cy<2>, Maddsub_x[7]_x[7]_mux_82_OUT_cy<1>, Madd_y[7]_x[7]_add_36_OUT_lut<4>, y[7]_y[7]_mux_47_OUT<4>, Maddsub_x[7]_x[7]_mux_82_OUT_cy<3>, x[7]_x[7]_mux_82_OUT<4>, y[7]_x[7]_add_36_OUT<4>, y<-4>, Mmux_y_63, Msub_n0420_lut<4>, n0420<4>, y_now[3]_x[-4]_Mux_202_o, Maddsub_x[7]_x[7]_mux_82_OUT_lut<1>, Mmux_y_4_f73.

Optimizing unit <channel> ...

Optimizing unit <cordic> ...

Optimizing unit <basic_uart> ...
INFO:Xst:3203 - The FF/Latch <myUART/tx_state_ready> in Unit <channel> is the opposite to the following FF/Latch, which will be removed : <myUART/tx_state_fsm_state> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block channel, actual ratio is 26.
Latch mycordic/x_-1 has been replicated 1 time(s)
Latch mycordic/x_-2 has been replicated 1 time(s)
Latch mycordic/x_-3 has been replicated 1 time(s)
Latch mycordic/x_-4 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : channel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2743
#      GND                         : 1
#      INV                         : 9
#      LUT2                        : 659
#      LUT3                        : 353
#      LUT4                        : 22
#      LUT5                        : 62
#      LUT6                        : 161
#      MUXCY                       : 684
#      MUXF7                       : 48
#      MUXF8                       : 16
#      VCC                         : 1
#      XORCY                       : 727
# FlipFlops/Latches                : 131
#      FDC                         : 7
#      FDCE                        : 18
#      FDPE                        : 10
#      FDR                         : 6
#      FDRE                        : 8
#      LD                          : 82
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             130  out of  11440     1%  
 Number of Slice LUTs:                 1266  out of   5720    22%  
    Number used as Logic:              1266  out of   5720    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1302
   Number with an unused Flip Flop:    1172  out of   1302    90%  
   Number with an unused LUT:            36  out of   1302     2%  
   Number of fully used LUT-FF pairs:    94  out of   1302     7%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    102     3%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------+-------------------------+-------+
Clock Signal                                                                          | Clock buffer(FF name)   | Load  |
--------------------------------------------------------------------------------------+-------------------------+-------+
myUART/rx_state_enable                                                                | NONE(gotocor_6)         | 8     |
y_now_FSM_FFd1                                                                        | NONE(counter_3)         | 4     |
y_now[1]_PWR_1_o_equal_7_o(y_now_y_now[1]_PWR_1_o_equal_7_o1:O)                       | NONE(*)(tx_data_7)      | 8     |
y_now[1]_GND_1_o_equal_29_o(y_now_y_now[1]_GND_1_o_equal_29_o1:O)                     | NONE(*)(rx)             | 1     |
clk                                                                                   | BUFGP                   | 49    |
mycordic/Mmux_y_now[3]_zt[1]_Mux_174_o11(mycordic/Mmux_y_now[3]_zt[1]_Mux_174_o1111:O)| NONE(*)(mycordic/tanh_0)| 8     |
mycordic/y_now[3]_PWR_6_o_Mux_163_o(mycordic/y_now[3]_PWR_6_o_Mux_163_o1:O)           | NONE(*)(mycordic/zt_-7) | 8     |
mycordic/y_now[3]_GND_21_o_Mux_181_o(mycordic/y_now[3]_GND_21_o_Mux_181_o1:O)         | BUFG(*)(mycordic/x_-8)  | 21    |
mycordic/y_now[3]_GND_53_o_Mux_245_o(mycordic/y_now[3]_GND_53_o_Mux_245_o1:O)         | NONE(*)(mycordic/z_-16) | 8     |
mycordic/y_now_FSM_FFd1                                                               | NONE(mycordic/z_-8)     | 16    |
--------------------------------------------------------------------------------------+-------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 81.871ns (Maximum Frequency: 12.214MHz)
   Minimum input arrival time before clock: 3.960ns
   Maximum output required time after clock: 4.787ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'y_now_FSM_FFd1'
  Clock period: 1.636ns (frequency: 611.154MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               1.636ns (Levels of Logic = 1)
  Source:            counter_3 (LATCH)
  Destination:       counter_3 (LATCH)
  Source Clock:      y_now_FSM_FFd1 rising
  Destination Clock: y_now_FSM_FFd1 rising

  Data Path: counter_3 to counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.898  counter_3 (counter_3)
     LUT5:I1->O            1   0.203   0.000  Mmux_y_now[1]_counter[3]_Mux_17_o11 (y_now[1]_counter[3]_Mux_17_o)
     LD:D                      0.037          counter_3
    ----------------------------------------
    Total                      1.636ns (0.738ns logic, 0.898ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.123ns (frequency: 242.539MHz)
  Total number of paths / destination ports: 442 / 93
-------------------------------------------------------------------------
Delay:               4.123ns (Levels of Logic = 2)
  Source:            myUART/rx_state_counter_0 (FF)
  Destination:       myUART/rx_state_nbits_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: myUART/rx_state_counter_0 to myUART/rx_state_nbits_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.447   1.059  myUART/rx_state_counter_0 (myUART/rx_state_counter_0)
     LUT5:I0->O            2   0.203   0.981  myUART/_n0199_inv11 (myUART/_n0199_inv1)
     LUT6:I0->O           12   0.203   0.908  myUART/_n0176_inv1 (myUART/_n0176_inv)
     FDCE:CE                   0.322          myUART/rx_state_bits_0
    ----------------------------------------
    Total                      4.123ns (1.175ns logic, 2.948ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mycordic/y_now[3]_PWR_6_o_Mux_163_o'
  Clock period: 4.672ns (frequency: 214.048MHz)
  Total number of paths / destination ports: 170 / 8
-------------------------------------------------------------------------
Delay:               4.672ns (Levels of Logic = 4)
  Source:            mycordic/zt_-3 (LATCH)
  Destination:       mycordic/zt_0 (LATCH)
  Source Clock:      mycordic/y_now[3]_PWR_6_o_Mux_163_o falling
  Destination Clock: mycordic/y_now[3]_PWR_6_o_Mux_163_o falling

  Data Path: mycordic/zt_-3 to mycordic/zt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              15   0.498   1.210  mycordic/zt_-3 (mycordic/zt_-3)
     LUT4:I1->O            2   0.205   0.845  mycordic/y_now[3]_zt[1]_Mux_162_o61 (mycordic/y_now[3]_zt[1]_Mux_162_o_bdd8)
     LUT5:I2->O            1   0.205   0.580  mycordic/y_now[3]_zt[1]_Mux_162_o5 (mycordic/y_now[3]_zt[1]_Mux_162_o5)
     LUT6:I5->O            1   0.205   0.684  mycordic/y_now[3]_zt[1]_Mux_162_o6 (mycordic/y_now[3]_zt[1]_Mux_162_o6)
     LUT5:I3->O            1   0.203   0.000  mycordic/y_now[3]_zt[1]_Mux_162_o9 (mycordic/y_now[3]_zt[1]_Mux_162_o)
     LD:D                      0.037          mycordic/zt_0
    ----------------------------------------
    Total                      4.672ns (1.353ns logic, 3.319ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mycordic/y_now[3]_GND_21_o_Mux_181_o'
  Clock period: 81.871ns (frequency: 12.214MHz)
  Total number of paths / destination ports: 156728341110598720000000000 / 21
-------------------------------------------------------------------------
Delay:               81.871ns (Levels of Logic = 136)
  Source:            mycordic/x_-8 (LATCH)
  Destination:       mycordic/x_6 (LATCH)
  Source Clock:      mycordic/y_now[3]_GND_21_o_Mux_181_o falling
  Destination Clock: mycordic/y_now[3]_GND_21_o_Mux_181_o falling

  Data Path: mycordic/x_-8 to mycordic/x_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               8   0.498   0.803  mycordic/x_-8 (mycordic/x_-8)
     LUT2:I1->O            1   0.205   0.000  mycordic/Msub_n0420_lut<0> (mycordic/Msub_n0420_lut<0>)
     XORCY:LI->O           3   0.136   0.755  mycordic/Msub_n0420_xor<0> (mycordic/n0420<0>)
     LUT2:I0->O            1   0.203   0.000  mycordic/Madd_y[7]_x[7]_add_36_OUT_lut<0> (mycordic/Madd_y[7]_x[7]_add_36_OUT_lut<0>)
     XORCY:LI->O           1   0.136   0.580  mycordic/Madd_y[7]_x[7]_add_36_OUT_xor<0> (mycordic/y[7]_x[7]_add_36_OUT<0>)
     LUT3:I2->O            1   0.205   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT17 (mycordic/y[7]_y[7]_mux_47_OUT<0>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_67 (mycordic/Mmux_y_67)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_6 (mycordic/Mmux_y_4_f77)
     MUXF8:I0->O          17   0.144   1.028  mycordic/Mmux_y_2_f8_6 (mycordic/y<-8>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<0> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<0>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<0> (mycordic/x[7]_y[7]_add_22_OUT<0>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<0> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<0>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<1> (mycordic/y[7]_x[7]_sub_42_OUT<1>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT81 (mycordic/y[7]_y[7]_mux_47_OUT<1>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_66 (mycordic/Mmux_y_66)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_5 (mycordic/Mmux_y_4_f76)
     MUXF8:I0->O          18   0.144   1.050  mycordic/Mmux_y_2_f8_5 (mycordic/y<-7>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<1> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<1>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<1> (mycordic/x[7]_y[7]_add_22_OUT<1>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<1> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<1>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<2> (mycordic/y[7]_x[7]_sub_42_OUT<2>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT91 (mycordic/y[7]_y[7]_mux_47_OUT<2>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_65 (mycordic/Mmux_y_65)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_4 (mycordic/Mmux_y_4_f75)
     MUXF8:I0->O          21   0.144   1.114  mycordic/Mmux_y_2_f8_4 (mycordic/y<-6>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<2> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<2>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<2> (mycordic/x[7]_y[7]_add_22_OUT<2>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<2> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<2>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<3> (mycordic/y[7]_x[7]_sub_42_OUT<3>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT101 (mycordic/y[7]_y[7]_mux_47_OUT<3>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_64 (mycordic/Mmux_y_64)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_3 (mycordic/Mmux_y_4_f74)
     MUXF8:I0->O          24   0.144   1.173  mycordic/Mmux_y_2_f8_3 (mycordic/y<-5>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<3> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<3>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<3> (mycordic/x[7]_y[7]_add_22_OUT<3>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<3> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<3>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<4> (mycordic/y[7]_x[7]_sub_42_OUT<4>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT111 (mycordic/y[7]_y[7]_mux_47_OUT<4>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_63 (mycordic/Mmux_y_63)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_2 (mycordic/Mmux_y_4_f73)
     MUXF8:I0->O          27   0.144   1.221  mycordic/Mmux_y_2_f8_2 (mycordic/y<-4>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<4> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<4>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<4> (mycordic/x[7]_y[7]_add_22_OUT<4>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<4> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<4>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<5> (mycordic/y[7]_x[7]_sub_42_OUT<5>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT121 (mycordic/y[7]_y[7]_mux_47_OUT<5>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_62 (mycordic/Mmux_y_62)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_1 (mycordic/Mmux_y_4_f72)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8_1 (mycordic/y<-3>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<5> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<5>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<5> (mycordic/x[7]_y[7]_add_22_OUT<5>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<5> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<5>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<6> (mycordic/y[7]_x[7]_sub_42_OUT<6>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT131 (mycordic/y[7]_y[7]_mux_47_OUT<6>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_61 (mycordic/Mmux_y_61)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_0 (mycordic/Mmux_y_4_f71)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8_0 (mycordic/y<-2>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<6> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<6>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<6> (mycordic/x[7]_y[7]_add_22_OUT<6>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<6> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<6>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<7> (mycordic/y[7]_x[7]_sub_42_OUT<7>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT141 (mycordic/y[7]_y[7]_mux_47_OUT<7>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_6 (mycordic/Mmux_y_6)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7 (mycordic/Mmux_y_4_f7)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8 (mycordic/y<-1>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<7> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<7>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<7> (mycordic/x[7]_y[7]_add_22_OUT<7>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<7> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<7>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<8> (mycordic/y[7]_x[7]_sub_42_OUT<8>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT151 (mycordic/y[7]_y[7]_mux_47_OUT<8>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_68 (mycordic/Mmux_y_68)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_7 (mycordic/Mmux_y_4_f78)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8_7 (mycordic/y<0>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<8> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<8>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<8> (mycordic/x[7]_y[7]_add_22_OUT<8>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<8> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<8>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<9> (mycordic/y[7]_x[7]_sub_42_OUT<9>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT161 (mycordic/y[7]_y[7]_mux_47_OUT<9>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_69 (mycordic/Mmux_y_69)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_8 (mycordic/Mmux_y_4_f79)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8_8 (mycordic/y<1>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<9> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<9>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<9> (mycordic/x[7]_y[7]_add_22_OUT<9>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<9> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<9>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<10> (mycordic/y[7]_x[7]_sub_42_OUT<10>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT21 (mycordic/y[7]_y[7]_mux_47_OUT<10>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_610 (mycordic/Mmux_y_610)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_9 (mycordic/Mmux_y_4_f710)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8_9 (mycordic/y<2>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<10> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<10>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<10> (mycordic/x[7]_y[7]_add_22_OUT<10>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<10> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<10>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<11> (mycordic/y[7]_x[7]_sub_42_OUT<11>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT31 (mycordic/y[7]_y[7]_mux_47_OUT<11>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_611 (mycordic/Mmux_y_611)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_10 (mycordic/Mmux_y_4_f711)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8_10 (mycordic/y<3>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<11> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<11>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<11> (mycordic/x[7]_y[7]_add_22_OUT<11>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<11> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<11>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<12> (mycordic/y[7]_x[7]_sub_42_OUT<12>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT41 (mycordic/y[7]_y[7]_mux_47_OUT<12>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_612 (mycordic/Mmux_y_612)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_11 (mycordic/Mmux_y_4_f712)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8_11 (mycordic/y<4>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<12> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<12>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<12> (mycordic/x[7]_y[7]_add_22_OUT<12>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<12> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<12>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<13> (mycordic/y[7]_x[7]_sub_42_OUT<13>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT51 (mycordic/y[7]_y[7]_mux_47_OUT<13>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_613 (mycordic/Mmux_y_613)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_12 (mycordic/Mmux_y_4_f713)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8_12 (mycordic/y<5>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<13> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<13>)
     XORCY:LI->O           6   0.136   0.744  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<13> (mycordic/x[7]_y[7]_add_22_OUT<13>)
     MUXCY:DI->O           1   0.145   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<13> (mycordic/Msub_y[7]_x[7]_sub_42_OUT_cy<13>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<14> (mycordic/y[7]_x[7]_sub_42_OUT<14>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT61 (mycordic/y[7]_y[7]_mux_47_OUT<14>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_614 (mycordic/Mmux_y_614)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_13 (mycordic/Mmux_y_4_f714)
     MUXF8:I0->O          28   0.144   1.235  mycordic/Mmux_y_2_f8_13 (mycordic/y<6>)
     LUT2:I1->O            1   0.205   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<14> (mycordic/Madd_x[7]_y[7]_add_22_OUT_lut<14>)
     MUXCY:S->O            0   0.172   0.000  mycordic/Madd_x[7]_y[7]_add_22_OUT_cy<14> (mycordic/Madd_x[7]_y[7]_add_22_OUT_cy<14>)
     XORCY:CI->O           6   0.180   0.745  mycordic/Madd_x[7]_y[7]_add_22_OUT_xor<15> (mycordic/x[7]_y[7]_add_22_OUT<15>)
     LUT2:I1->O            0   0.205   0.000  mycordic/Msub_y[7]_x[7]_sub_42_OUT_lut<15>1 (mycordic/Msub_y[7]_x[7]_sub_42_OUT_lut<15>)
     XORCY:LI->O           1   0.136   0.684  mycordic/Msub_y[7]_x[7]_sub_42_OUT_xor<15> (mycordic/y[7]_x[7]_sub_42_OUT<15>)
     LUT3:I1->O            1   0.203   0.808  mycordic/Mmux_y[7]_y[7]_mux_47_OUT71 (mycordic/y[7]_y[7]_mux_47_OUT<15>)
     LUT5:I2->O            1   0.205   0.000  mycordic/Mmux_y_615 (mycordic/Mmux_y_615)
     MUXF7:I0->O           1   0.131   0.000  mycordic/Mmux_y_4_f7_14 (mycordic/Mmux_y_4_f715)
     MUXF8:I0->O         200   0.144   2.054  mycordic/Mmux_y_2_f8_14 (mycordic/y<7>1)
     LUT2:I1->O            1   0.205   0.000  mycordic/Msub_x[7]_y[7]_sub_24_OUT_lut<12> (mycordic/Msub_x[7]_y[7]_sub_24_OUT_lut<12>)
     MUXCY:S->O            1   0.172   0.000  mycordic/Msub_x[7]_y[7]_sub_24_OUT_cy<12> (mycordic/Msub_x[7]_y[7]_sub_24_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Msub_x[7]_y[7]_sub_24_OUT_cy<13> (mycordic/Msub_x[7]_y[7]_sub_24_OUT_cy<13>)
     XORCY:CI->O           1   0.180   0.684  mycordic/Msub_x[7]_y[7]_sub_24_OUT_xor<14> (mycordic/x[7]_y[7]_sub_24_OUT<14>)
     LUT3:I1->O            1   0.203   0.580  mycordic/Mmux_y_now[3]_x[6]_Mux_182_o21 (mycordic/Mmux_y_now[3]_x[6]_Mux_182_o2)
     LUT6:I5->O            1   0.205   0.580  mycordic/Mmux_y_now[3]_x[6]_Mux_182_o22 (mycordic/Mmux_y_now[3]_x[6]_Mux_182_o21)
     LUT6:I5->O            1   0.205   0.000  mycordic/Mmux_y_now[3]_x[6]_Mux_182_o25 (mycordic/y_now[3]_x[6]_Mux_182_o)
     LD:D                      0.037          mycordic/x_6
    ----------------------------------------
    Total                     81.871ns (23.556ns logic, 58.315ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mycordic/y_now[3]_GND_53_o_Mux_245_o'
  Clock period: 3.962ns (frequency: 252.375MHz)
  Total number of paths / destination ports: 463 / 8
-------------------------------------------------------------------------
Delay:               3.962ns (Levels of Logic = 10)
  Source:            mycordic/z_-16 (LATCH)
  Destination:       mycordic/z_-10 (LATCH)
  Source Clock:      mycordic/y_now[3]_GND_53_o_Mux_245_o falling
  Destination Clock: mycordic/y_now[3]_GND_53_o_Mux_245_o falling

  Data Path: mycordic/z_-16 to mycordic/z_-10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.498   0.878  mycordic/z_-16 (mycordic/z_-16)
     LUT2:I0->O            1   0.203   0.000  mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_lut<0> (mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<0> (mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<1> (mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<2> (mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<3> (mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<4> (mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<5> (mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_cy<5>)
     XORCY:CI->O           1   0.180   0.808  mycordic/Maddsub_z[7]_z[7]_mux_93_OUT_xor<6> (mycordic/z[7]_z[7]_mux_93_OUT<6>)
     LUT5:I2->O            1   0.205   0.684  mycordic/Mmux_y_now[3]_z[-10]_Mux_246_o12 (mycordic/Mmux_y_now[3]_z[-10]_Mux_246_o11)
     LUT3:I1->O            1   0.203   0.000  mycordic/Mmux_y_now[3]_z[-10]_Mux_246_o13 (mycordic/y_now[3]_z[-10]_Mux_246_o)
     LD:D                      0.037          mycordic/z_-10
    ----------------------------------------
    Total                      3.962ns (1.593ns logic, 2.369ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mycordic/y_now_FSM_FFd1'
  Clock period: 6.092ns (frequency: 164.158MHz)
  Total number of paths / destination ports: 3738 / 16
-------------------------------------------------------------------------
Delay:               6.092ns (Levels of Logic = 26)
  Source:            mycordic/z_7 (LATCH)
  Destination:       mycordic/z_6 (LATCH)
  Source Clock:      mycordic/y_now_FSM_FFd1 rising
  Destination Clock: mycordic/y_now_FSM_FFd1 rising

  Data Path: mycordic/z_7 to mycordic/z_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             412   0.498   2.080  mycordic/z_7 (mycordic/z_7)
     INV:I->O              7   0.206   0.773  mycordic/z<7>_inv2_INV_0 (mycordic/z<7>_inv)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<0> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<1> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<2> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<3> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<4> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<5> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<6> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<7> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<8> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<9> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<10> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<11> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<12> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<13> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<14> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<15> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<16> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<17> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<18> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<19> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<20> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<21> (mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_cy<21>)
     XORCY:CI->O           1   0.180   0.808  mycordic/Maddsub_z[7]_z[7]_mux_45_OUT_xor<22> (mycordic/z[7]_z[7]_mux_45_OUT<22>)
     LUT5:I2->O            1   0.205   0.684  mycordic/Mmux_y_now[3]_z[6]_Mux_214_o12 (mycordic/Mmux_y_now[3]_z[6]_Mux_214_o11)
     LUT3:I1->O            1   0.203   0.000  mycordic/Mmux_y_now[3]_z[6]_Mux_214_o13 (mycordic/y_now[3]_z[6]_Mux_214_o)
     LD:D                      0.037          mycordic/z_6
    ----------------------------------------
    Total                      6.092ns (1.747ns logic, 4.345ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'y_now[1]_GND_1_o_equal_29_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 1)
  Source:            in (PAD)
  Destination:       rx (LATCH)
  Destination Clock: y_now[1]_GND_1_o_equal_29_o falling

  Data Path: in to rx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  in_IBUF (in_IBUF)
     LD:D                      0.037          rx
    ----------------------------------------
    Total                      1.838ns (1.259ns logic, 0.579ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 57 / 57
-------------------------------------------------------------------------
Offset:              3.960ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       y_now_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: reset to y_now_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.683  reset_IBUF (reset_IBUF)
     INV:I->O             41   0.206   1.419  reset_INV_68_o1_INV_0 (reset_INV_68_o)
     FDR:R                     0.430          y_now_FSM_FFd2
    ----------------------------------------
    Total                      3.960ns (1.858ns logic, 2.102ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              4.787ns (Levels of Logic = 2)
  Source:            y_now_FSM_FFd1 (FF)
  Destination:       out (PAD)
  Source Clock:      clk rising

  Data Path: y_now_FSM_FFd1 to out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.447   0.987  y_now_FSM_FFd1 (y_now_FSM_FFd1)
     LUT2:I0->O            1   0.203   0.579  y_now[1]_PWR_1_o_equal_30_o_inv1 (y_now[1]_PWR_1_o_equal_30_o_inv)
     OBUFT:T->O                2.571          out_OBUFT (out)
    ----------------------------------------
    Total                      4.787ns (3.221ns logic, 1.566ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk                        |    4.123|         |         |         |
y_now[1]_GND_1_o_equal_29_o|         |    1.422|         |         |
y_now[1]_PWR_1_o_equal_7_o |         |    1.613|         |         |
y_now_FSM_FFd1             |    2.752|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myUART/rx_state_enable
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.100|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mycordic/Mmux_y_now[3]_zt[1]_Mux_174_o11
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
mycordic/y_now[3]_PWR_6_o_Mux_163_o|         |         |    1.516|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mycordic/y_now[3]_GND_21_o_Mux_181_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clk                                 |         |         |   80.399|         |
mycordic/y_now[3]_GND_21_o_Mux_181_o|         |         |   81.871|         |
mycordic/y_now_FSM_FFd1             |         |         |   81.388|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mycordic/y_now[3]_GND_53_o_Mux_245_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clk                                 |         |         |    3.863|         |
mycordic/y_now[3]_GND_53_o_Mux_245_o|         |         |    3.962|         |
mycordic/y_now_FSM_FFd1             |         |         |    5.788|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mycordic/y_now[3]_PWR_6_o_Mux_163_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clk                                 |         |         |   80.121|         |
mycordic/y_now[3]_GND_21_o_Mux_181_o|         |         |   81.593|         |
mycordic/y_now[3]_PWR_6_o_Mux_163_o |         |         |    4.672|         |
mycordic/y_now_FSM_FFd1             |         |         |   81.110|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mycordic/y_now_FSM_FFd1
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
clk                                 |    3.949|         |         |         |
myUART/rx_state_enable              |         |    1.451|         |         |
mycordic/y_now[3]_GND_53_o_Mux_245_o|         |    4.266|         |         |
mycordic/y_now_FSM_FFd1             |    6.092|         |         |         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock y_now[1]_PWR_1_o_equal_7_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
mycordic/Mmux_y_now[3]_zt[1]_Mux_174_o11|         |         |    1.114|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock y_now_FSM_FFd1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.861|         |         |         |
y_now_FSM_FFd1 |    1.636|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.40 secs
 
--> 

Total memory usage is 265476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  189 (   0 filtered)
Number of infos    :    3 (   0 filtered)

