@W: MT530 :"d:\practice\fic\component\work\fic\coreapblsram_0\rtl\vlog\core\lsram_512to35328x32.v":28039:12:28039:17|Found inferred clock FIC_FCCC_0_FCCC|GL1_net_inferred_clock which controls 696 sequential elements including COREAPBLSRAM_0.genblk1\.genblk1\.lsram_512to35328x32_block0.block0. This clock has no specified timing constraint which may adversely impact design performance. 
