Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan  8 16:24:12 2025
| Host         : LAPTOP-JN7345HR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mips_processor_timing_summary_routed.rpt -pb mips_processor_timing_summary_routed.pb -rpx mips_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_processor
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  65          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (59)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (59)
--------------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.392        0.000                      0                 1280        0.201        0.000                      0                 1280        5.750        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.392        0.000                      0                 1280        0.201        0.000                      0                 1280        5.750        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk rise@14.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.649ns  (logic 5.042ns (36.939%)  route 8.607ns (63.061%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 18.578 - 14.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.625 r  pc_reg[3]/Q
                         net (fo=27, routed)          0.947     6.572    dmem/Q[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     6.722 f  dmem/g0_b23/O
                         net (fo=40, routed)          1.203     7.925    main_alu/i__carry__6_i_21[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.376     8.301 r  main_alu/memory_reg_0_63_0_0_i_35/O
                         net (fo=33, routed)          1.326     9.627    reg_file/alu_src
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.361     9.988 r  reg_file/memory_reg_0_63_0_0_i_24/O
                         net (fo=5, routed)           0.595    10.583    reg_file/pc_reg[2]_3
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.331    10.914 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.914    main_alu/memory_reg_0_63_0_0_i_20_0[0]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.446 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.446    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  main_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.560    main_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  main_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.727    12.599    main_alu/data3[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  main_alu/registers[27][15]_i_4/O
                         net (fo=1, routed)           0.737    13.643    reg_file/registers_reg[27][15]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  reg_file/registers[27][15]_i_3/O
                         net (fo=2, routed)           0.873    14.640    reg_file/alu_result__0[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    14.764 f  reg_file/pc[31]_i_17/O
                         net (fo=1, routed)           0.667    15.431    reg_file/pc[31]_i_17_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  reg_file/pc[31]_i_9/O
                         net (fo=1, routed)           0.594    16.149    reg_file/pc[31]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    16.273 r  reg_file/pc[31]_i_3/O
                         net (fo=43, routed)          0.938    17.211    reg_file/pc[31]_i_3_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    17.335 r  reg_file/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    17.335    reg_file/pc[7]_i_9_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.848 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.848    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.965 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.965    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.082 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.082    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.199 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.316 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.316    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.433 r  reg_file/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.433    reg_file/pc_reg[27]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.756 r  reg_file/pc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    18.756    reg_file_n_223
    SLICE_X2Y23          FDRE                                         r  pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   14.000    14.000 r  
    AA9                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    14.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    16.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.641    18.578    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  pc_reg[29]/C
                         clock pessimism              0.497    19.075    
                         clock uncertainty           -0.035    19.039    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.109    19.148    pc_reg[29]
  -------------------------------------------------------------------
                         required time                         19.148    
                         arrival time                         -18.756    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk rise@14.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.641ns  (logic 5.034ns (36.902%)  route 8.607ns (63.098%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 18.578 - 14.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.625 r  pc_reg[3]/Q
                         net (fo=27, routed)          0.947     6.572    dmem/Q[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     6.722 f  dmem/g0_b23/O
                         net (fo=40, routed)          1.203     7.925    main_alu/i__carry__6_i_21[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.376     8.301 r  main_alu/memory_reg_0_63_0_0_i_35/O
                         net (fo=33, routed)          1.326     9.627    reg_file/alu_src
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.361     9.988 r  reg_file/memory_reg_0_63_0_0_i_24/O
                         net (fo=5, routed)           0.595    10.583    reg_file/pc_reg[2]_3
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.331    10.914 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.914    main_alu/memory_reg_0_63_0_0_i_20_0[0]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.446 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.446    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  main_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.560    main_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  main_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.727    12.599    main_alu/data3[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  main_alu/registers[27][15]_i_4/O
                         net (fo=1, routed)           0.737    13.643    reg_file/registers_reg[27][15]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  reg_file/registers[27][15]_i_3/O
                         net (fo=2, routed)           0.873    14.640    reg_file/alu_result__0[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    14.764 f  reg_file/pc[31]_i_17/O
                         net (fo=1, routed)           0.667    15.431    reg_file/pc[31]_i_17_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  reg_file/pc[31]_i_9/O
                         net (fo=1, routed)           0.594    16.149    reg_file/pc[31]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    16.273 r  reg_file/pc[31]_i_3/O
                         net (fo=43, routed)          0.938    17.211    reg_file/pc[31]_i_3_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    17.335 r  reg_file/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    17.335    reg_file/pc[7]_i_9_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.848 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.848    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.965 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.965    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.082 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.082    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.199 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.316 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.316    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.433 r  reg_file/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.433    reg_file/pc_reg[27]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.748 r  reg_file/pc_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    18.748    reg_file_n_221
    SLICE_X2Y23          FDRE                                         r  pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   14.000    14.000 r  
    AA9                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    14.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    16.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.641    18.578    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  pc_reg[31]/C
                         clock pessimism              0.497    19.075    
                         clock uncertainty           -0.035    19.039    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.109    19.148    pc_reg[31]
  -------------------------------------------------------------------
                         required time                         19.148    
                         arrival time                         -18.748    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk rise@14.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.565ns  (logic 4.958ns (36.549%)  route 8.607ns (63.451%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 18.578 - 14.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.625 r  pc_reg[3]/Q
                         net (fo=27, routed)          0.947     6.572    dmem/Q[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     6.722 f  dmem/g0_b23/O
                         net (fo=40, routed)          1.203     7.925    main_alu/i__carry__6_i_21[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.376     8.301 r  main_alu/memory_reg_0_63_0_0_i_35/O
                         net (fo=33, routed)          1.326     9.627    reg_file/alu_src
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.361     9.988 r  reg_file/memory_reg_0_63_0_0_i_24/O
                         net (fo=5, routed)           0.595    10.583    reg_file/pc_reg[2]_3
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.331    10.914 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.914    main_alu/memory_reg_0_63_0_0_i_20_0[0]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.446 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.446    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  main_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.560    main_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  main_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.727    12.599    main_alu/data3[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  main_alu/registers[27][15]_i_4/O
                         net (fo=1, routed)           0.737    13.643    reg_file/registers_reg[27][15]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  reg_file/registers[27][15]_i_3/O
                         net (fo=2, routed)           0.873    14.640    reg_file/alu_result__0[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    14.764 f  reg_file/pc[31]_i_17/O
                         net (fo=1, routed)           0.667    15.431    reg_file/pc[31]_i_17_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  reg_file/pc[31]_i_9/O
                         net (fo=1, routed)           0.594    16.149    reg_file/pc[31]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    16.273 r  reg_file/pc[31]_i_3/O
                         net (fo=43, routed)          0.938    17.211    reg_file/pc[31]_i_3_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    17.335 r  reg_file/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    17.335    reg_file/pc[7]_i_9_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.848 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.848    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.965 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.965    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.082 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.082    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.199 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.316 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.316    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.433 r  reg_file/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.433    reg_file/pc_reg[27]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.672 r  reg_file/pc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    18.672    reg_file_n_222
    SLICE_X2Y23          FDRE                                         r  pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   14.000    14.000 r  
    AA9                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    14.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    16.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.641    18.578    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  pc_reg[30]/C
                         clock pessimism              0.497    19.075    
                         clock uncertainty           -0.035    19.039    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.109    19.148    pc_reg[30]
  -------------------------------------------------------------------
                         required time                         19.148    
                         arrival time                         -18.672    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk rise@14.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.545ns  (logic 4.938ns (36.455%)  route 8.607ns (63.545%))
  Logic Levels:           20  (CARRY4=10 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 18.578 - 14.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.625 r  pc_reg[3]/Q
                         net (fo=27, routed)          0.947     6.572    dmem/Q[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     6.722 f  dmem/g0_b23/O
                         net (fo=40, routed)          1.203     7.925    main_alu/i__carry__6_i_21[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.376     8.301 r  main_alu/memory_reg_0_63_0_0_i_35/O
                         net (fo=33, routed)          1.326     9.627    reg_file/alu_src
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.361     9.988 r  reg_file/memory_reg_0_63_0_0_i_24/O
                         net (fo=5, routed)           0.595    10.583    reg_file/pc_reg[2]_3
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.331    10.914 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.914    main_alu/memory_reg_0_63_0_0_i_20_0[0]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.446 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.446    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  main_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.560    main_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  main_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.727    12.599    main_alu/data3[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  main_alu/registers[27][15]_i_4/O
                         net (fo=1, routed)           0.737    13.643    reg_file/registers_reg[27][15]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  reg_file/registers[27][15]_i_3/O
                         net (fo=2, routed)           0.873    14.640    reg_file/alu_result__0[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    14.764 f  reg_file/pc[31]_i_17/O
                         net (fo=1, routed)           0.667    15.431    reg_file/pc[31]_i_17_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  reg_file/pc[31]_i_9/O
                         net (fo=1, routed)           0.594    16.149    reg_file/pc[31]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    16.273 r  reg_file/pc[31]_i_3/O
                         net (fo=43, routed)          0.938    17.211    reg_file/pc[31]_i_3_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    17.335 r  reg_file/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    17.335    reg_file/pc[7]_i_9_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.848 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.848    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.965 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.965    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.082 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.082    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.199 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.316 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.316    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.433 r  reg_file/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.433    reg_file/pc_reg[27]_i_1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.652 r  reg_file/pc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    18.652    reg_file_n_224
    SLICE_X2Y23          FDRE                                         r  pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   14.000    14.000 r  
    AA9                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    14.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    16.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.641    18.578    clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  pc_reg[28]/C
                         clock pessimism              0.497    19.075    
                         clock uncertainty           -0.035    19.039    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.109    19.148    pc_reg[28]
  -------------------------------------------------------------------
                         required time                         19.148    
                         arrival time                         -18.652    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk rise@14.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.532ns  (logic 4.925ns (36.394%)  route 8.607ns (63.606%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 18.579 - 14.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.625 r  pc_reg[3]/Q
                         net (fo=27, routed)          0.947     6.572    dmem/Q[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     6.722 f  dmem/g0_b23/O
                         net (fo=40, routed)          1.203     7.925    main_alu/i__carry__6_i_21[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.376     8.301 r  main_alu/memory_reg_0_63_0_0_i_35/O
                         net (fo=33, routed)          1.326     9.627    reg_file/alu_src
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.361     9.988 r  reg_file/memory_reg_0_63_0_0_i_24/O
                         net (fo=5, routed)           0.595    10.583    reg_file/pc_reg[2]_3
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.331    10.914 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.914    main_alu/memory_reg_0_63_0_0_i_20_0[0]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.446 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.446    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  main_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.560    main_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  main_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.727    12.599    main_alu/data3[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  main_alu/registers[27][15]_i_4/O
                         net (fo=1, routed)           0.737    13.643    reg_file/registers_reg[27][15]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  reg_file/registers[27][15]_i_3/O
                         net (fo=2, routed)           0.873    14.640    reg_file/alu_result__0[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    14.764 f  reg_file/pc[31]_i_17/O
                         net (fo=1, routed)           0.667    15.431    reg_file/pc[31]_i_17_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  reg_file/pc[31]_i_9/O
                         net (fo=1, routed)           0.594    16.149    reg_file/pc[31]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    16.273 r  reg_file/pc[31]_i_3/O
                         net (fo=43, routed)          0.938    17.211    reg_file/pc[31]_i_3_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    17.335 r  reg_file/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    17.335    reg_file/pc[7]_i_9_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.848 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.848    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.965 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.965    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.082 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.082    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.199 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.316 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.316    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.639 r  reg_file/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.639    reg_file_n_227
    SLICE_X2Y22          FDRE                                         r  pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   14.000    14.000 r  
    AA9                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    14.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    16.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.642    18.579    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  pc_reg[25]/C
                         clock pessimism              0.497    19.076    
                         clock uncertainty           -0.035    19.040    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.109    19.149    pc_reg[25]
  -------------------------------------------------------------------
                         required time                         19.149    
                         arrival time                         -18.639    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk rise@14.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.524ns  (logic 4.917ns (36.356%)  route 8.607ns (63.644%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 18.579 - 14.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.625 r  pc_reg[3]/Q
                         net (fo=27, routed)          0.947     6.572    dmem/Q[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     6.722 f  dmem/g0_b23/O
                         net (fo=40, routed)          1.203     7.925    main_alu/i__carry__6_i_21[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.376     8.301 r  main_alu/memory_reg_0_63_0_0_i_35/O
                         net (fo=33, routed)          1.326     9.627    reg_file/alu_src
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.361     9.988 r  reg_file/memory_reg_0_63_0_0_i_24/O
                         net (fo=5, routed)           0.595    10.583    reg_file/pc_reg[2]_3
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.331    10.914 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.914    main_alu/memory_reg_0_63_0_0_i_20_0[0]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.446 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.446    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  main_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.560    main_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  main_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.727    12.599    main_alu/data3[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  main_alu/registers[27][15]_i_4/O
                         net (fo=1, routed)           0.737    13.643    reg_file/registers_reg[27][15]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  reg_file/registers[27][15]_i_3/O
                         net (fo=2, routed)           0.873    14.640    reg_file/alu_result__0[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    14.764 f  reg_file/pc[31]_i_17/O
                         net (fo=1, routed)           0.667    15.431    reg_file/pc[31]_i_17_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  reg_file/pc[31]_i_9/O
                         net (fo=1, routed)           0.594    16.149    reg_file/pc[31]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    16.273 r  reg_file/pc[31]_i_3/O
                         net (fo=43, routed)          0.938    17.211    reg_file/pc[31]_i_3_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    17.335 r  reg_file/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    17.335    reg_file/pc[7]_i_9_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.848 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.848    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.965 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.965    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.082 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.082    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.199 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.316 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.316    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.631 r  reg_file/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.631    reg_file_n_225
    SLICE_X2Y22          FDRE                                         r  pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   14.000    14.000 r  
    AA9                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    14.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    16.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.642    18.579    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  pc_reg[27]/C
                         clock pessimism              0.497    19.076    
                         clock uncertainty           -0.035    19.040    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.109    19.149    pc_reg[27]
  -------------------------------------------------------------------
                         required time                         19.149    
                         arrival time                         -18.631    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk rise@14.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.448ns  (logic 4.841ns (35.997%)  route 8.607ns (64.003%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 18.579 - 14.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.625 r  pc_reg[3]/Q
                         net (fo=27, routed)          0.947     6.572    dmem/Q[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     6.722 f  dmem/g0_b23/O
                         net (fo=40, routed)          1.203     7.925    main_alu/i__carry__6_i_21[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.376     8.301 r  main_alu/memory_reg_0_63_0_0_i_35/O
                         net (fo=33, routed)          1.326     9.627    reg_file/alu_src
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.361     9.988 r  reg_file/memory_reg_0_63_0_0_i_24/O
                         net (fo=5, routed)           0.595    10.583    reg_file/pc_reg[2]_3
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.331    10.914 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.914    main_alu/memory_reg_0_63_0_0_i_20_0[0]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.446 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.446    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  main_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.560    main_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  main_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.727    12.599    main_alu/data3[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  main_alu/registers[27][15]_i_4/O
                         net (fo=1, routed)           0.737    13.643    reg_file/registers_reg[27][15]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  reg_file/registers[27][15]_i_3/O
                         net (fo=2, routed)           0.873    14.640    reg_file/alu_result__0[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    14.764 f  reg_file/pc[31]_i_17/O
                         net (fo=1, routed)           0.667    15.431    reg_file/pc[31]_i_17_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  reg_file/pc[31]_i_9/O
                         net (fo=1, routed)           0.594    16.149    reg_file/pc[31]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    16.273 r  reg_file/pc[31]_i_3/O
                         net (fo=43, routed)          0.938    17.211    reg_file/pc[31]_i_3_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    17.335 r  reg_file/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    17.335    reg_file/pc[7]_i_9_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.848 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.848    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.965 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.965    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.082 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.082    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.199 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.316 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.316    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.555 r  reg_file/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.555    reg_file_n_226
    SLICE_X2Y22          FDRE                                         r  pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   14.000    14.000 r  
    AA9                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    14.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    16.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.642    18.579    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  pc_reg[26]/C
                         clock pessimism              0.497    19.076    
                         clock uncertainty           -0.035    19.040    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.109    19.149    pc_reg[26]
  -------------------------------------------------------------------
                         required time                         19.149    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk rise@14.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.428ns  (logic 4.821ns (35.901%)  route 8.607ns (64.099%))
  Logic Levels:           19  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 18.579 - 14.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.625 r  pc_reg[3]/Q
                         net (fo=27, routed)          0.947     6.572    dmem/Q[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     6.722 f  dmem/g0_b23/O
                         net (fo=40, routed)          1.203     7.925    main_alu/i__carry__6_i_21[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.376     8.301 r  main_alu/memory_reg_0_63_0_0_i_35/O
                         net (fo=33, routed)          1.326     9.627    reg_file/alu_src
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.361     9.988 r  reg_file/memory_reg_0_63_0_0_i_24/O
                         net (fo=5, routed)           0.595    10.583    reg_file/pc_reg[2]_3
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.331    10.914 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.914    main_alu/memory_reg_0_63_0_0_i_20_0[0]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.446 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.446    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  main_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.560    main_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  main_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.727    12.599    main_alu/data3[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  main_alu/registers[27][15]_i_4/O
                         net (fo=1, routed)           0.737    13.643    reg_file/registers_reg[27][15]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  reg_file/registers[27][15]_i_3/O
                         net (fo=2, routed)           0.873    14.640    reg_file/alu_result__0[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    14.764 f  reg_file/pc[31]_i_17/O
                         net (fo=1, routed)           0.667    15.431    reg_file/pc[31]_i_17_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  reg_file/pc[31]_i_9/O
                         net (fo=1, routed)           0.594    16.149    reg_file/pc[31]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    16.273 r  reg_file/pc[31]_i_3/O
                         net (fo=43, routed)          0.938    17.211    reg_file/pc[31]_i_3_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    17.335 r  reg_file/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    17.335    reg_file/pc[7]_i_9_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.848 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.848    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.965 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.965    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.082 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.082    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.199 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.316 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.316    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.535 r  reg_file/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.535    reg_file_n_228
    SLICE_X2Y22          FDRE                                         r  pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   14.000    14.000 r  
    AA9                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    14.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    16.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.642    18.579    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  pc_reg[24]/C
                         clock pessimism              0.497    19.076    
                         clock uncertainty           -0.035    19.040    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.109    19.149    pc_reg[24]
  -------------------------------------------------------------------
                         required time                         19.149    
                         arrival time                         -18.535    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk rise@14.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.415ns  (logic 4.808ns (35.839%)  route 8.607ns (64.161%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 18.581 - 14.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.625 r  pc_reg[3]/Q
                         net (fo=27, routed)          0.947     6.572    dmem/Q[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     6.722 f  dmem/g0_b23/O
                         net (fo=40, routed)          1.203     7.925    main_alu/i__carry__6_i_21[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.376     8.301 r  main_alu/memory_reg_0_63_0_0_i_35/O
                         net (fo=33, routed)          1.326     9.627    reg_file/alu_src
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.361     9.988 r  reg_file/memory_reg_0_63_0_0_i_24/O
                         net (fo=5, routed)           0.595    10.583    reg_file/pc_reg[2]_3
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.331    10.914 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.914    main_alu/memory_reg_0_63_0_0_i_20_0[0]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.446 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.446    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  main_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.560    main_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  main_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.727    12.599    main_alu/data3[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  main_alu/registers[27][15]_i_4/O
                         net (fo=1, routed)           0.737    13.643    reg_file/registers_reg[27][15]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  reg_file/registers[27][15]_i_3/O
                         net (fo=2, routed)           0.873    14.640    reg_file/alu_result__0[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    14.764 f  reg_file/pc[31]_i_17/O
                         net (fo=1, routed)           0.667    15.431    reg_file/pc[31]_i_17_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  reg_file/pc[31]_i_9/O
                         net (fo=1, routed)           0.594    16.149    reg_file/pc[31]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    16.273 r  reg_file/pc[31]_i_3/O
                         net (fo=43, routed)          0.938    17.211    reg_file/pc[31]_i_3_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    17.335 r  reg_file/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    17.335    reg_file/pc[7]_i_9_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.848 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.848    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.965 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.965    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.082 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.082    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.199 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.522 r  reg_file/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.522    reg_file_n_231
    SLICE_X2Y21          FDRE                                         r  pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   14.000    14.000 r  
    AA9                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    14.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    16.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.644    18.581    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  pc_reg[21]/C
                         clock pessimism              0.497    19.078    
                         clock uncertainty           -0.035    19.042    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.109    19.151    pc_reg[21]
  -------------------------------------------------------------------
                         required time                         19.151    
                         arrival time                         -18.522    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk rise@14.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.407ns  (logic 4.800ns (35.801%)  route 8.607ns (64.199%))
  Logic Levels:           18  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 18.581 - 14.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.625 r  pc_reg[3]/Q
                         net (fo=27, routed)          0.947     6.572    dmem/Q[1]
    SLICE_X4Y16          LUT5 (Prop_lut5_I1_O)        0.150     6.722 f  dmem/g0_b23/O
                         net (fo=40, routed)          1.203     7.925    main_alu/i__carry__6_i_21[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.376     8.301 r  main_alu/memory_reg_0_63_0_0_i_35/O
                         net (fo=33, routed)          1.326     9.627    reg_file/alu_src
    SLICE_X8Y15          LUT3 (Prop_lut3_I1_O)        0.361     9.988 r  reg_file/memory_reg_0_63_0_0_i_24/O
                         net (fo=5, routed)           0.595    10.583    reg_file/pc_reg[2]_3
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.331    10.914 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.914    main_alu/memory_reg_0_63_0_0_i_20_0[0]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.446 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.446    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  main_alu/result0_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.560    main_alu/result0_inferred__2/i__carry__1_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  main_alu/result0_inferred__2/i__carry__2/O[3]
                         net (fo=1, routed)           0.727    12.599    main_alu/data3[15]
    SLICE_X10Y15         LUT6 (Prop_lut6_I0_O)        0.306    12.905 r  main_alu/registers[27][15]_i_4/O
                         net (fo=1, routed)           0.737    13.643    reg_file/registers_reg[27][15]_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I0_O)        0.124    13.767 r  reg_file/registers[27][15]_i_3/O
                         net (fo=2, routed)           0.873    14.640    reg_file/alu_result__0[9]
    SLICE_X7Y20          LUT4 (Prop_lut4_I0_O)        0.124    14.764 f  reg_file/pc[31]_i_17/O
                         net (fo=1, routed)           0.667    15.431    reg_file/pc[31]_i_17_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124    15.555 r  reg_file/pc[31]_i_9/O
                         net (fo=1, routed)           0.594    16.149    reg_file/pc[31]_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    16.273 r  reg_file/pc[31]_i_3/O
                         net (fo=43, routed)          0.938    17.211    reg_file/pc[31]_i_3_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I3_O)        0.124    17.335 r  reg_file/pc[7]_i_9/O
                         net (fo=1, routed)           0.000    17.335    reg_file/pc[7]_i_9_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.848 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.848    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.965 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.965    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.082 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.082    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.199 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.199    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.514 r  reg_file/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.514    reg_file_n_229
    SLICE_X2Y21          FDRE                                         r  pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   14.000    14.000 r  
    AA9                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    14.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    16.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.644    18.581    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  pc_reg[23]/C
                         clock pessimism              0.497    19.078    
                         clock uncertainty           -0.035    19.042    
    SLICE_X2Y21          FDRE (Setup_fdre_C_D)        0.109    19.151    pc_reg[23]
  -------------------------------------------------------------------
                         required time                         19.151    
                         arrival time                         -18.514    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.978%)  route 0.129ns (44.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.615     1.540    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  pc_reg[15]/Q
                         net (fo=2, routed)           0.129     1.833    pc_reg_n_0_[15]
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.881     2.054    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[15]/C
                         clock pessimism             -0.482     1.573    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.059     1.632    o_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pc_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.891%)  route 0.171ns (51.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.614     1.539    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  pc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  pc_reg[17]/Q
                         net (fo=2, routed)           0.171     1.874    pc_reg_n_0_[17]
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.881     2.054    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[17]/C
                         clock pessimism             -0.482     1.573    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.076     1.649    o_pc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.068%)  route 0.184ns (52.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.613     1.538    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  pc_reg[21]/Q
                         net (fo=2, routed)           0.184     1.886    pc_reg_n_0_[21]
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.881     2.054    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[21]/C
                         clock pessimism             -0.482     1.573    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.063     1.636    o_pc_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.110%)  route 0.184ns (52.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.614     1.539    clk_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  pc_reg[19]/Q
                         net (fo=2, routed)           0.184     1.887    pc_reg_n_0_[19]
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.881     2.054    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[19]/C
                         clock pessimism             -0.482     1.573    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.063     1.636    o_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.933%)  route 0.185ns (53.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.613     1.538    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  pc_reg[22]/Q
                         net (fo=2, routed)           0.185     1.887    pc_reg_n_0_[22]
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.881     2.054    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[22]/C
                         clock pessimism             -0.482     1.573    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.053     1.626    o_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.858%)  route 0.228ns (58.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.613     1.538    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  pc_reg[26]/Q
                         net (fo=2, routed)           0.228     1.930    pc_reg_n_0_[26]
    SLICE_X7Y22          FDRE                                         r  o_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.879     2.052    clk_IBUF_BUFG
    SLICE_X7Y22          FDRE                                         r  o_pc_reg[26]/C
                         clock pessimism             -0.482     1.571    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.070     1.641    o_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.991%)  route 0.209ns (56.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.616     1.541    clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  pc_reg[9]/Q
                         net (fo=2, routed)           0.209     1.914    pc_reg_n_0_[9]
    SLICE_X3Y13          FDRE                                         r  o_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.888     2.061    clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  o_pc_reg[9]/C
                         clock pessimism             -0.503     1.559    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.066     1.625    o_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.126%)  route 0.225ns (57.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pc_reg[7]/Q
                         net (fo=2, routed)           0.225     1.931    pc_reg_n_0_[7]
    SLICE_X3Y16          FDRE                                         r  o_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.886     2.059    clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  o_pc_reg[7]/C
                         clock pessimism             -0.503     1.557    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.060     1.617    o_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.365%)  route 0.253ns (60.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.613     1.538    clk_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  pc_reg[20]/Q
                         net (fo=2, routed)           0.253     1.954    pc_reg_n_0_[20]
    SLICE_X3Y19          FDRE                                         r  o_pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.883     2.056    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  o_pc_reg[20]/C
                         clock pessimism             -0.503     1.554    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.063     1.617    o_pc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.289%)  route 0.276ns (62.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.613     1.538    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.702 r  pc_reg[27]/Q
                         net (fo=2, routed)           0.276     1.978    pc_reg_n_0_[27]
    SLICE_X3Y26          FDRE                                         r  o_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.878     2.051    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  o_pc_reg[27]/C
                         clock pessimism             -0.482     1.570    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.070     1.640    o_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         14.000      11.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X3Y13    o_pc_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X3Y16    o_pc_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X3Y15    o_pc_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X3Y15    o_pc_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X3Y15    o_pc_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X4Y20    o_pc_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X3Y16    o_pc_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X4Y20    o_pc_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         14.000      13.000     SLICE_X3Y18    o_pc_reg[18]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y17   dmem/memory_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y17   dmem/memory_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y17   dmem/memory_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X14Y17   dmem/memory_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         7.000       5.750      SLICE_X12Y22   dmem/memory_reg_0_63_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.936ns  (logic 3.093ns (34.611%)  route 5.843ns (65.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.827     5.107    clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  o_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     5.563 r  o_pc_reg[7]/Q
                         net (fo=1, routed)           5.843    11.406    o_pc_OBUF[7]
    Y15                  OBUF (Prop_obuf_I_O)         2.637    14.043 r  o_pc_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.043    o_pc[7]
    Y15                                                               r  o_pc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 3.079ns (34.518%)  route 5.841ns (65.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.828     5.108    clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  o_pc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     5.564 r  o_pc_reg[14]/Q
                         net (fo=1, routed)           5.841    11.405    o_pc_OBUF[14]
    AA16                 OBUF (Prop_obuf_I_O)         2.623    14.028 r  o_pc_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.028    o_pc[14]
    AA16                                                              r  o_pc[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 3.096ns (34.742%)  route 5.816ns (65.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.821     5.101    clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  o_pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.557 r  o_pc_reg[29]/Q
                         net (fo=1, routed)           5.816    11.373    o_pc_OBUF[29]
    AB20                 OBUF (Prop_obuf_I_O)         2.640    14.013 r  o_pc_OBUF[29]_inst/O
                         net (fo=0)                   0.000    14.013    o_pc[29]
    AB20                                                              r  o_pc[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.906ns  (logic 3.090ns (34.696%)  route 5.816ns (65.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.817     5.097    clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  o_pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.456     5.553 r  o_pc_reg[27]/Q
                         net (fo=1, routed)           5.816    11.369    o_pc_OBUF[27]
    AA19                 OBUF (Prop_obuf_I_O)         2.634    14.003 r  o_pc_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.003    o_pc[27]
    AA19                                                              r  o_pc[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.896ns  (logic 3.080ns (34.624%)  route 5.816ns (65.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.823     5.103    clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  o_pc_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     5.559 r  o_pc_reg[20]/Q
                         net (fo=1, routed)           5.816    11.375    o_pc_OBUF[20]
    U15                  OBUF (Prop_obuf_I_O)         2.624    13.999 r  o_pc_OBUF[20]_inst/O
                         net (fo=0)                   0.000    13.999    o_pc[20]
    U15                                                               r  o_pc[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.848ns  (logic 3.136ns (35.439%)  route 5.712ns (64.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.821     5.101    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.518     5.619 r  o_pc_reg[19]/Q
                         net (fo=1, routed)           5.712    11.331    o_pc_OBUF[19]
    U16                  OBUF (Prop_obuf_I_O)         2.618    13.949 r  o_pc_OBUF[19]_inst/O
                         net (fo=0)                   0.000    13.949    o_pc[19]
    U16                                                               r  o_pc[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 3.078ns (34.886%)  route 5.745ns (65.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.817     5.097    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  o_pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.553 r  o_pc_reg[23]/Q
                         net (fo=1, routed)           5.745    11.298    o_pc_OBUF[23]
    W18                  OBUF (Prop_obuf_I_O)         2.622    13.920 r  o_pc_OBUF[23]_inst/O
                         net (fo=0)                   0.000    13.920    o_pc[23]
    W18                                                               r  o_pc[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.780ns  (logic 3.147ns (35.840%)  route 5.633ns (64.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.821     5.101    clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  o_pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.518     5.619 r  o_pc_reg[15]/Q
                         net (fo=1, routed)           5.633    11.252    o_pc_OBUF[15]
    AB17                 OBUF (Prop_obuf_I_O)         2.629    13.881 r  o_pc_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.881    o_pc[15]
    AB17                                                              r  o_pc[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 3.085ns (35.210%)  route 5.677ns (64.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.831     5.111    clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  o_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.456     5.567 r  o_pc_reg[2]/Q
                         net (fo=1, routed)           5.677    11.244    o_pc_OBUF[2]
    AB14                 OBUF (Prop_obuf_I_O)         2.629    13.873 r  o_pc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.873    o_pc[2]
    AB14                                                              r  o_pc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            o_pc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.763ns  (logic 3.075ns (35.090%)  route 5.688ns (64.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.831     5.111    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  o_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     5.567 r  o_pc_reg[4]/Q
                         net (fo=1, routed)           5.688    11.255    o_pc_OBUF[4]
    Y13                  OBUF (Prop_obuf_I_O)         2.619    13.873 r  o_pc_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.873    o_pc[4]
    Y13                                                               r  o_pc[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            instruction[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.333ns (69.344%)  route 0.589ns (30.656%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.238     1.944    reg_file/Q[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I2_O)        0.045     1.989 r  reg_file/g0_b11/O
                         net (fo=5, routed)           0.351     2.340    instruction_OBUF[14]
    Y4                   OBUF (Prop_obuf_I_O)         1.124     3.465 r  instruction_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.465    instruction[14]
    Y4                                                                r  instruction[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            instruction[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.368ns (69.277%)  route 0.607ns (30.723%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 f  pc_reg[4]/Q
                         net (fo=28, routed)          0.238     1.944    reg_file/Q[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I2_O)        0.048     1.992 r  reg_file/g0_b8/O
                         net (fo=5, routed)           0.369     2.360    instruction_OBUF[11]
    T6                   OBUF (Prop_obuf_I_O)         1.156     3.517 r  instruction_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.517    instruction[11]
    T6                                                                r  instruction[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            instruction[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.360ns (67.346%)  route 0.660ns (32.654%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pc_reg[6]/Q
                         net (fo=28, routed)          0.303     2.008    reg_file/Q[4]
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.045     2.053 r  reg_file/g0_b12/O
                         net (fo=6, routed)           0.357     2.410    instruction_OBUF[15]
    AB6                  OBUF (Prop_obuf_I_O)         1.151     3.561 r  instruction_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.561    instruction[15]
    AB6                                                               r  instruction[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            instruction[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.310ns (64.414%)  route 0.723ns (35.586%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pc_reg[5]/Q
                         net (fo=28, routed)          0.287     1.993    main_alu/Q[3]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.045     2.038 r  main_alu/g0_b6/O
                         net (fo=4, routed)           0.437     2.474    instruction_OBUF[8]
    V5                   OBUF (Prop_obuf_I_O)         1.101     3.575 r  instruction_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.575    instruction[8]
    V5                                                                r  instruction[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            instruction[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.353ns (65.785%)  route 0.703ns (34.215%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 f  pc_reg[6]/Q
                         net (fo=28, routed)          0.287     1.992    reg_file/Q[4]
    SLICE_X2Y15          LUT3 (Prop_lut3_I2_O)        0.045     2.037 r  reg_file/g0_b10__0/O
                         net (fo=5, routed)           0.417     2.454    instruction_OBUF[13]
    AA4                  OBUF (Prop_obuf_I_O)         1.144     3.598 r  instruction_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.598    instruction[13]
    AA4                                                               r  instruction[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            instruction[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.416ns (67.413%)  route 0.685ns (32.587%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pc_reg[6]/Q
                         net (fo=28, routed)          0.303     2.008    reg_file/Q[4]
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.049     2.057 r  reg_file/g0_b9/O
                         net (fo=5, routed)           0.382     2.439    instruction_OBUF[12]
    R6                   OBUF (Prop_obuf_I_O)         1.203     3.643 r  instruction_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.643    instruction[12]
    R6                                                                r  instruction[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            instruction[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.369ns (64.930%)  route 0.739ns (35.070%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pc_reg[5]/Q
                         net (fo=28, routed)          0.282     1.988    dmem/Q[3]
    SLICE_X3Y15          LUT5 (Prop_lut5_I3_O)        0.045     2.033 r  dmem/g0_b13/O
                         net (fo=35, routed)          0.457     2.490    instruction_OBUF[16]
    AB7                  OBUF (Prop_obuf_I_O)         1.160     3.650 r  instruction_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.650    instruction[16]
    AB7                                                               r  instruction[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            instruction[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.381ns (64.475%)  route 0.761ns (35.525%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pc_reg[5]/Q
                         net (fo=28, routed)          0.287     1.993    main_alu/Q[3]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.046     2.039 r  main_alu/g0_b7/O
                         net (fo=16, routed)          0.474     2.513    instruction_OBUF[6]
    U4                   OBUF (Prop_obuf_I_O)         1.171     3.684 r  instruction_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.684    instruction[9]
    U4                                                                r  instruction[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            instruction[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.324ns (61.391%)  route 0.833ns (38.609%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.310     2.016    reg_file/Q[2]
    SLICE_X3Y14          LUT5 (Prop_lut5_I2_O)        0.045     2.061 r  reg_file/g0_b2/O
                         net (fo=8, routed)           0.523     2.584    instruction_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         1.115     3.699 r  instruction_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.699    instruction[2]
    W6                                                                r  instruction[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            instruction[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.381ns (62.733%)  route 0.820ns (37.267%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.617     1.542    clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     1.706 r  pc_reg[5]/Q
                         net (fo=28, routed)          0.287     1.993    main_alu/Q[3]
    SLICE_X2Y15          LUT5 (Prop_lut5_I3_O)        0.046     2.039 r  main_alu/g0_b7/O
                         net (fo=16, routed)          0.533     2.572    instruction_OBUF[6]
    V4                   OBUF (Prop_obuf_I_O)         1.171     3.743 r  instruction_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.743    instruction[7]
    V4                                                                r  instruction[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           510 Endpoints
Min Delay           510 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[24][1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.543ns  (logic 1.050ns (13.921%)  route 6.493ns (86.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.493     7.543    reg_file/AR[0]
    SLICE_X8Y16          FDCE                                         f  reg_file/registers_reg[24][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.570     4.507    reg_file/CLK
    SLICE_X8Y16          FDCE                                         r  reg_file/registers_reg[24][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[16][1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.528ns  (logic 1.050ns (13.949%)  route 6.478ns (86.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.478     7.528    reg_file/AR[0]
    SLICE_X7Y16          FDCE                                         f  reg_file/registers_reg[16][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.648     4.585    reg_file/CLK
    SLICE_X7Y16          FDCE                                         r  reg_file/registers_reg[16][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[16][8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.528ns  (logic 1.050ns (13.949%)  route 6.478ns (86.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.478     7.528    reg_file/AR[0]
    SLICE_X7Y16          FDCE                                         f  reg_file/registers_reg[16][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.648     4.585    reg_file/CLK
    SLICE_X7Y16          FDCE                                         r  reg_file/registers_reg[16][8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[27][12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.528ns  (logic 1.050ns (13.949%)  route 6.478ns (86.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.478     7.528    reg_file/AR[0]
    SLICE_X6Y16          FDCE                                         f  reg_file/registers_reg[27][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.648     4.585    reg_file/CLK
    SLICE_X6Y16          FDCE                                         r  reg_file/registers_reg[27][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[27][1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.528ns  (logic 1.050ns (13.949%)  route 6.478ns (86.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.478     7.528    reg_file/AR[0]
    SLICE_X6Y16          FDCE                                         f  reg_file/registers_reg[27][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.648     4.585    reg_file/CLK
    SLICE_X6Y16          FDCE                                         r  reg_file/registers_reg[27][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[27][6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.528ns  (logic 1.050ns (13.949%)  route 6.478ns (86.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.478     7.528    reg_file/AR[0]
    SLICE_X6Y16          FDCE                                         f  reg_file/registers_reg[27][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.648     4.585    reg_file/CLK
    SLICE_X6Y16          FDCE                                         r  reg_file/registers_reg[27][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[27][8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.528ns  (logic 1.050ns (13.949%)  route 6.478ns (86.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.478     7.528    reg_file/AR[0]
    SLICE_X6Y16          FDCE                                         f  reg_file/registers_reg[27][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.648     4.585    reg_file/CLK
    SLICE_X6Y16          FDCE                                         r  reg_file/registers_reg[27][8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[8][16]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.487ns  (logic 1.050ns (14.025%)  route 6.437ns (85.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.437     7.487    reg_file/AR[0]
    SLICE_X15Y21         FDCE                                         f  reg_file/registers_reg[8][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.565     4.502    reg_file/CLK
    SLICE_X15Y21         FDCE                                         r  reg_file/registers_reg[8][16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[8][18]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.487ns  (logic 1.050ns (14.025%)  route 6.437ns (85.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.437     7.487    reg_file/AR[0]
    SLICE_X15Y21         FDCE                                         f  reg_file/registers_reg[8][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.565     4.502    reg_file/CLK
    SLICE_X15Y21         FDCE                                         r  reg_file/registers_reg[8][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[8][20]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.487ns  (logic 1.050ns (14.025%)  route 6.437ns (85.975%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.437     7.487    reg_file/AR[0]
    SLICE_X15Y21         FDCE                                         f  reg_file/registers_reg[8][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.565     4.502    reg_file/CLK
    SLICE_X15Y21         FDCE                                         r  reg_file/registers_reg[8][20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[24][11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.278ns (35.877%)  route 0.497ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.497     0.775    reg_file/AR[0]
    SLICE_X4Y27          FDCE                                         f  reg_file/registers_reg[24][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.879     2.052    reg_file/CLK
    SLICE_X4Y27          FDCE                                         r  reg_file/registers_reg[24][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[25][31]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.278ns (35.877%)  route 0.497ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.497     0.775    reg_file/AR[0]
    SLICE_X5Y27          FDCE                                         f  reg_file/registers_reg[25][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.879     2.052    reg_file/CLK
    SLICE_X5Y27          FDCE                                         r  reg_file/registers_reg[25][31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[10][22]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.278ns (33.637%)  route 0.549ns (66.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.549     0.827    reg_file/AR[0]
    SLICE_X1Y26          FDCE                                         f  reg_file/registers_reg[10][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.878     2.051    reg_file/CLK
    SLICE_X1Y26          FDCE                                         r  reg_file/registers_reg[10][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[10][11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.278ns (33.266%)  route 0.558ns (66.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.558     0.836    reg_file/AR[0]
    SLICE_X4Y28          FDCE                                         f  reg_file/registers_reg[10][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.880     2.053    reg_file/CLK
    SLICE_X4Y28          FDCE                                         r  reg_file/registers_reg[10][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[9][31]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.278ns (33.266%)  route 0.558ns (66.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.558     0.836    reg_file/AR[0]
    SLICE_X5Y28          FDCE                                         f  reg_file/registers_reg[9][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.880     2.053    reg_file/CLK
    SLICE_X5Y28          FDCE                                         r  reg_file/registers_reg[9][31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[25][11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.278ns (32.483%)  route 0.578ns (67.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.578     0.856    reg_file/AR[0]
    SLICE_X2Y25          FDCE                                         f  reg_file/registers_reg[25][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.877     2.050    reg_file/CLK
    SLICE_X2Y25          FDCE                                         r  reg_file/registers_reg[25][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[25][15]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.278ns (32.483%)  route 0.578ns (67.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.578     0.856    reg_file/AR[0]
    SLICE_X2Y25          FDCE                                         f  reg_file/registers_reg[25][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.877     2.050    reg_file/CLK
    SLICE_X2Y25          FDCE                                         r  reg_file/registers_reg[25][15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[25][22]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.278ns (32.483%)  route 0.578ns (67.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.578     0.856    reg_file/AR[0]
    SLICE_X2Y25          FDCE                                         f  reg_file/registers_reg[25][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.877     2.050    reg_file/CLK
    SLICE_X2Y25          FDCE                                         r  reg_file/registers_reg[25][22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[8][11]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.278ns (32.483%)  route 0.578ns (67.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.578     0.856    reg_file/AR[0]
    SLICE_X3Y25          FDCE                                         f  reg_file/registers_reg[8][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.877     2.050    reg_file/CLK
    SLICE_X3Y25          FDCE                                         r  reg_file/registers_reg[8][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[8][22]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.278ns (31.737%)  route 0.598ns (68.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.598     0.876    reg_file/AR[0]
    SLICE_X1Y25          FDCE                                         f  reg_file/registers_reg[8][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.877     2.050    reg_file/CLK
    SLICE_X1Y25          FDCE                                         r  reg_file/registers_reg[8][22]/C





