--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Zmija.twx Zmija.ncd -o Zmija.twr Zmija.pcf -ucf zmija.ucf

Design file:              Zmija.ncd
Physical constraint file: Zmija.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
VGA_hSync   |    7.788(R)|clk50_BUFGP       |   0.000|
VGA_vSync   |    7.613(R)|clk50_BUFGP       |   0.000|
xCount<0>   |    6.032(R)|clk50_BUFGP       |   0.000|
xCount<1>   |    6.032(R)|clk50_BUFGP       |   0.000|
xCount<2>   |    6.032(R)|clk50_BUFGP       |   0.000|
xCount<3>   |    6.032(R)|clk50_BUFGP       |   0.000|
xCount<4>   |    6.029(R)|clk50_BUFGP       |   0.000|
xCount<5>   |    6.024(R)|clk50_BUFGP       |   0.000|
xCount<6>   |    6.029(R)|clk50_BUFGP       |   0.000|
xCount<7>   |    6.019(R)|clk50_BUFGP       |   0.000|
xCount<8>   |    6.024(R)|clk50_BUFGP       |   0.000|
xCount<9>   |    6.019(R)|clk50_BUFGP       |   0.000|
yCount<0>   |    6.045(R)|clk50_BUFGP       |   0.000|
yCount<1>   |    6.036(R)|clk50_BUFGP       |   0.000|
yCount<2>   |    6.034(R)|clk50_BUFGP       |   0.000|
yCount<3>   |    6.034(R)|clk50_BUFGP       |   0.000|
yCount<4>   |    6.037(R)|clk50_BUFGP       |   0.000|
yCount<5>   |    6.041(R)|clk50_BUFGP       |   0.000|
yCount<6>   |    6.041(R)|clk50_BUFGP       |   0.000|
yCount<7>   |    6.045(R)|clk50_BUFGP       |   0.000|
yCount<8>   |    6.048(R)|clk50_BUFGP       |   0.000|
yCount<9>   |    6.048(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    1.944|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 06 17:48:57 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



