
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000177    0.389318 v _213_/A (sg13g2_nand3_1)
     2    0.009392    0.050638    0.053229    0.442547 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.050638    0.000016    0.442563 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002785    0.032645    0.060265    0.502828 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.032645    0.000010    0.502838 v _300_/D (sg13g2_dfrbpq_1)
                                              0.502838   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000016    0.120194 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270194   clock uncertainty
                                  0.000000    0.270194   clock reconvergence pessimism
                                 -0.037738    0.232456   library hold time
                                              0.232456   data required time
---------------------------------------------------------------------------------------------
                                              0.232456   data required time
                                             -0.502838   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270382   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000176    0.389317 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004373    0.047337    0.093950    0.483267 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.047337    0.000020    0.483287 ^ _219_/A (sg13g2_inv_1)
     1    0.002201    0.018932    0.030492    0.513779 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018932    0.000005    0.513785 v _301_/D (sg13g2_dfrbpq_1)
                                              0.513785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270201   clock uncertainty
                                  0.000000    0.270201   clock reconvergence pessimism
                                 -0.033392    0.236809   library hold time
                                              0.236809   data required time
---------------------------------------------------------------------------------------------
                                              0.236809   data required time
                                             -0.513785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.276975   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000016    0.120194 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008763    0.035673    0.175467    0.295662 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.035673    0.000024    0.295686 v output2/A (sg13g2_buf_2)
     1    0.050792    0.086532    0.135188    0.430873 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086532    0.000150    0.431023 v sign (out)
                                              0.431023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.431023   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281023   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000162    0.389303 v _195_/B (sg13g2_xor2_1)
     2    0.008712    0.044129    0.075853    0.465156 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044129    0.000006    0.465162 v _196_/B (sg13g2_xor2_1)
     1    0.001986    0.025146    0.053024    0.518185 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025146    0.000003    0.518189 v _295_/D (sg13g2_dfrbpq_2)
                                              0.518189   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000051    0.120229 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.270229   clock uncertainty
                                  0.000000    0.270229   clock reconvergence pessimism
                                 -0.035394    0.234835   library hold time
                                              0.234835   data required time
---------------------------------------------------------------------------------------------
                                              0.234835   data required time
                                             -0.518189   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283354   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029705    0.000077    0.398879 v _210_/B (sg13g2_xnor2_1)
     1    0.005596    0.047159    0.065267    0.464146 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.047159    0.000010    0.464156 v _211_/B (sg13g2_xnor2_1)
     1    0.002300    0.029377    0.056931    0.521087 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.029377    0.000006    0.521093 v _299_/D (sg13g2_dfrbpq_2)
                                              0.521093   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269789   clock uncertainty
                                  0.000000    0.269789   clock reconvergence pessimism
                                 -0.036855    0.232934   library hold time
                                              0.232934   data required time
---------------------------------------------------------------------------------------------
                                              0.232934   data required time
                                             -0.521093   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288159   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008957    0.036235    0.175942    0.296156 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036235    0.000017    0.296172 v fanout75/A (sg13g2_buf_8)
     6    0.033900    0.027913    0.082941    0.379114 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027913    0.000213    0.379326 v _191_/A (sg13g2_xnor2_1)
     2    0.009055    0.065897    0.086477    0.465804 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.065897    0.000005    0.465809 v _192_/B (sg13g2_xnor2_1)
     1    0.001768    0.027570    0.060862    0.526671 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027570    0.000002    0.526672 v _294_/D (sg13g2_dfrbpq_1)
                                              0.526672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000035    0.120213 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270213   clock uncertainty
                                  0.000000    0.270213   clock reconvergence pessimism
                                 -0.036130    0.234084   library hold time
                                              0.234084   data required time
---------------------------------------------------------------------------------------------
                                              0.234084   data required time
                                             -0.526672   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292589   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302334 v fanout54/A (sg13g2_buf_8)
     8    0.033347    0.028001    0.086807    0.389141 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.028001    0.000019    0.389160 v _202_/B (sg13g2_xor2_1)
     2    0.009988    0.046299    0.081357    0.470517 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.046299    0.000017    0.470533 v _204_/A (sg13g2_xor2_1)
     1    0.001529    0.023745    0.056876    0.527409 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023745    0.000000    0.527409 v _297_/D (sg13g2_dfrbpq_2)
                                              0.527409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.269780   clock uncertainty
                                  0.000000    0.269780   clock reconvergence pessimism
                                 -0.035042    0.234738   library hold time
                                              0.234738   data required time
---------------------------------------------------------------------------------------------
                                              0.234738   data required time
                                             -0.527409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292672   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009073    0.036571    0.175994    0.295807 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036571    0.000021    0.295828 v fanout70/A (sg13g2_buf_8)
     5    0.026928    0.025640    0.080711    0.376540 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.025640    0.000113    0.376653 v _199_/A (sg13g2_xnor2_1)
     2    0.009970    0.069702    0.089463    0.466116 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.069702    0.000034    0.466149 v _200_/B (sg13g2_xor2_1)
     1    0.002500    0.026202    0.065206    0.531355 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.026202    0.000008    0.531363 v _296_/D (sg13g2_dfrbpq_1)
                                              0.531363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000045    0.119814 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269814   clock uncertainty
                                  0.000000    0.269814   clock reconvergence pessimism
                                 -0.035795    0.234019   library hold time
                                              0.234019   data required time
---------------------------------------------------------------------------------------------
                                              0.234019   data required time
                                             -0.531363   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297344   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000016    0.120194 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008917    0.045937    0.181558    0.301752 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.045937    0.000011    0.301764 ^ _127_/A (sg13g2_inv_1)
     1    0.005287    0.026879    0.038549    0.340313 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.026879    0.000038    0.340351 v output3/A (sg13g2_buf_2)
     1    0.050626    0.086217    0.130783    0.471134 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.086217    0.000120    0.471254 v signB (out)
                                              0.471254   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.471254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321254   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000023    0.120201 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011476    0.044536    0.182118    0.302319 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044536    0.000015    0.302333 v fanout55/A (sg13g2_buf_2)
     5    0.024891    0.050188    0.105366    0.407699 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.050188    0.000115    0.407814 v _206_/B (sg13g2_xnor2_1)
     2    0.009738    0.071096    0.091051    0.498865 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.071096    0.000009    0.498874 v _208_/A (sg13g2_xor2_1)
     1    0.001873    0.024887    0.067716    0.566591 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024887    0.000003    0.566593 v _298_/D (sg13g2_dfrbpq_1)
                                              0.566593   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000016    0.119786 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.269786   clock uncertainty
                                  0.000000    0.269786   clock reconvergence pessimism
                                 -0.035378    0.234407   library hold time
                                              0.234407   data required time
---------------------------------------------------------------------------------------------
                                              0.234407   data required time
                                             -0.566593   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332186   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000223    0.403695 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.003941    0.022181    0.033182    0.436877 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.022181    0.000017    0.436893 v output11/A (sg13g2_buf_2)
     1    0.051930    0.088184    0.129831    0.566725 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088184    0.000347    0.567072 v sine_out[16] (out)
                                              0.567072   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.567072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.417072   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033145    0.000159    0.403630 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004723    0.027382    0.038583    0.442214 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.027382    0.000029    0.442243 v output12/A (sg13g2_buf_2)
     1    0.051930    0.088220    0.132339    0.574581 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088220    0.000347    0.574928 v sine_out[17] (out)
                                              0.574928   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.574928   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424928   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033145    0.000100    0.403571 ^ _160_/A (sg13g2_nor2_1)
     1    0.006948    0.032657    0.044709    0.448281 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.032657    0.000075    0.448356 v output14/A (sg13g2_buf_2)
     1    0.052048    0.088437    0.134998    0.583354 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088437    0.000370    0.583724 v sine_out[19] (out)
                                              0.583724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.583724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433724   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033145    0.000035    0.403506 ^ _281_/A (sg13g2_nor2_1)
     1    0.008088    0.035575    0.047509    0.451016 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.035575    0.000108    0.451124 v output35/A (sg13g2_buf_2)
     1    0.052091    0.088524    0.136447    0.587571 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.088524    0.000379    0.587950 v sine_out[8] (out)
                                              0.587950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.587950   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437950   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000398    0.400201 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004003    0.039351    0.050409    0.450610 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.039351    0.000017    0.450627 v output15/A (sg13g2_buf_2)
     1    0.052762    0.089578    0.138940    0.589567 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089579    0.000502    0.590069 v sine_out[1] (out)
                                              0.590069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.590069   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440069   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000051    0.120229 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.017921    0.048918    0.196166    0.316395 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048918    0.000012    0.316406 ^ fanout72/A (sg13g2_buf_8)
     7    0.032861    0.030120    0.082929    0.399336 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030122    0.000464    0.399799 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004372    0.045172    0.064797    0.464597 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.045172    0.000023    0.464620 v output28/A (sg13g2_buf_2)
     1    0.054071    0.091623    0.143050    0.607670 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.091628    0.000757    0.608427 v sine_out[31] (out)
                                              0.608427   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.608427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.458427   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000153    0.333341 ^ fanout66/A (sg13g2_buf_8)
     8    0.032153    0.030740    0.092972    0.426313 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030748    0.000594    0.426907 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003198    0.033318    0.053524    0.480431 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033318    0.000007    0.480438 v output5/A (sg13g2_buf_2)
     1    0.051974    0.088327    0.135242    0.615680 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088328    0.000356    0.616036 v sine_out[10] (out)
                                              0.616036   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.616036   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466036   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000153    0.333341 ^ fanout66/A (sg13g2_buf_8)
     8    0.032153    0.030740    0.092972    0.426313 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030747    0.000458    0.426771 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.003523    0.033515    0.054925    0.481696 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.033515    0.000011    0.481707 v output6/A (sg13g2_buf_2)
     1    0.052328    0.088873    0.135692    0.617400 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.088874    0.000422    0.617821 v sine_out[11] (out)
                                              0.617821   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.617821   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467821   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000153    0.333341 ^ fanout66/A (sg13g2_buf_8)
     8    0.032153    0.030740    0.092972    0.426313 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030748    0.000630    0.426943 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.004065    0.034867    0.057264    0.484207 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.034867    0.000018    0.484225 v output8/A (sg13g2_buf_2)
     1    0.052060    0.088471    0.136075    0.620300 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088472    0.000373    0.620673 v sine_out[13] (out)
                                              0.620673   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.620673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.470673   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000153    0.333341 ^ fanout66/A (sg13g2_buf_8)
     8    0.032153    0.030740    0.092972    0.426313 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030746    0.000350    0.426662 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.005538    0.038595    0.063622    0.490285 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.038595    0.000045    0.490330 v output36/A (sg13g2_buf_2)
     1    0.052048    0.088478    0.137860    0.628189 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088478    0.000370    0.628560 v sine_out[9] (out)
                                              0.628560   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.628560   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478560   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000205    0.403677 ^ fanout56/A (sg13g2_buf_8)
     8    0.027476    0.027074    0.073265    0.476942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027074    0.000129    0.477071 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003718    0.020446    0.030727    0.507798 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.020446    0.000013    0.507811 v output16/A (sg13g2_buf_2)
     1    0.052060    0.088372    0.129124    0.636935 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088372    0.000373    0.637308 v sine_out[20] (out)
                                              0.637308   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.637308   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487308   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000205    0.403677 ^ fanout56/A (sg13g2_buf_8)
     8    0.027476    0.027074    0.073265    0.476942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027074    0.000083    0.477025 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004145    0.021592    0.031770    0.508795 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.021592    0.000019    0.508815 v output17/A (sg13g2_buf_2)
     1    0.052104    0.088447    0.129719    0.638534 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088447    0.000382    0.638915 v sine_out[21] (out)
                                              0.638915   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638915   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488915   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000205    0.403677 ^ fanout56/A (sg13g2_buf_8)
     8    0.027476    0.027074    0.073265    0.476942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027074    0.000082    0.477024 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.004145    0.021592    0.031770    0.508794 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.021592    0.000019    0.508813 v output18/A (sg13g2_buf_2)
     1    0.052147    0.088513    0.129762    0.638575 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088514    0.000390    0.638965 v sine_out[22] (out)
                                              0.638965   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638965   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488965   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000205    0.403677 ^ fanout56/A (sg13g2_buf_8)
     8    0.027476    0.027074    0.073265    0.476942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027074    0.000046    0.476987 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004455    0.022430    0.032525    0.509513 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022430    0.000025    0.509537 v output13/A (sg13g2_buf_2)
     1    0.051974    0.088252    0.129994    0.639532 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088253    0.000356    0.639888 v sine_out[18] (out)
                                              0.639888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.639888   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489888   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000067    0.317049 ^ fanout58/A (sg13g2_buf_8)
     7    0.039513    0.033145    0.086422    0.403471 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033146    0.000205    0.403677 ^ fanout56/A (sg13g2_buf_8)
     8    0.027476    0.027074    0.073265    0.476942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027074    0.000182    0.477124 ^ _167_/A (sg13g2_nor2_1)
     1    0.004661    0.026167    0.036774    0.513898 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.026167    0.000028    0.513926 v output19/A (sg13g2_buf_2)
     1    0.052221    0.088659    0.132041    0.645967 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.088660    0.000405    0.646372 v sine_out[23] (out)
                                              0.646372   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.646372   data arrival time
---------------------------------------------------------------------------------------------
                                              0.496372   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000421    0.400224 ^ _130_/B (sg13g2_nor2_1)
     2    0.008616    0.035503    0.043547    0.443772 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.035503    0.000007    0.443779 v _284_/A (sg13g2_and2_1)
     1    0.004521    0.024664    0.072482    0.516261 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.024664    0.000025    0.516286 v output7/A (sg13g2_buf_2)
     1    0.052104    0.088468    0.131200    0.647486 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.088468    0.000382    0.647868 v sine_out[12] (out)
                                              0.647868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.647868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.497868   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029706    0.000200    0.399001 v fanout56/A (sg13g2_buf_8)
     8    0.026718    0.025344    0.077368    0.476369 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.025344    0.000153    0.476523 v _175_/A (sg13g2_nand2_1)
     1    0.005017    0.030526    0.036359    0.512881 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.030526    0.000034    0.512915 ^ output22/A (sg13g2_buf_2)
     1    0.052655    0.113750    0.139977    0.652892 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.113750    0.000492    0.653384 ^ sine_out[26] (out)
                                              0.653384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.653384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503384   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000416    0.400219 ^ _143_/A (sg13g2_nor2_1)
     2    0.006129    0.031604    0.041108    0.441327 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031604    0.000007    0.441333 v _147_/A (sg13g2_nand2_1)
     2    0.006826    0.039926    0.043840    0.485174 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039926    0.000012    0.485186 ^ _275_/B (sg13g2_nor2_1)
     1    0.004851    0.025729    0.037810    0.522996 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.025729    0.000030    0.523026 v output30/A (sg13g2_buf_2)
     1    0.052060    0.088408    0.131670    0.654696 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088409    0.000373    0.655069 v sine_out[3] (out)
                                              0.655069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655069   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505069   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029706    0.000200    0.399001 v fanout56/A (sg13g2_buf_8)
     8    0.026718    0.025344    0.077368    0.476369 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.025344    0.000183    0.476552 v _170_/A (sg13g2_nand2_1)
     1    0.005447    0.032131    0.037625    0.514177 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.032131    0.000042    0.514219 ^ output20/A (sg13g2_buf_2)
     1    0.052568    0.113579    0.140659    0.654879 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.113579    0.000474    0.655353 ^ sine_out[24] (out)
                                              0.655353   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655353   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505353   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000421    0.400224 ^ _130_/B (sg13g2_nor2_1)
     2    0.008616    0.035503    0.043547    0.443772 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.035503    0.000014    0.443786 v _136_/B (sg13g2_nand2b_2)
     4    0.013764    0.039032    0.044165    0.487951 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039032    0.000004    0.487955 ^ _278_/A (sg13g2_nor2_1)
     1    0.002704    0.023562    0.036357    0.524312 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.023562    0.000001    0.524313 v output33/A (sg13g2_buf_2)
     1    0.052359    0.088852    0.130925    0.655238 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.088853    0.000428    0.655666 v sine_out[6] (out)
                                              0.655666   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655666   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505666   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029706    0.000200    0.399001 v fanout56/A (sg13g2_buf_8)
     8    0.026718    0.025344    0.077368    0.476369 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.025344    0.000192    0.476561 v _172_/A (sg13g2_nand2_1)
     1    0.005541    0.032483    0.037901    0.514462 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.032483    0.000045    0.514507 ^ output21/A (sg13g2_buf_2)
     1    0.052611    0.113668    0.140888    0.655395 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113669    0.000483    0.655878 ^ sine_out[25] (out)
                                              0.655878   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.655878   data arrival time
---------------------------------------------------------------------------------------------
                                              0.505878   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000421    0.400224 ^ _130_/B (sg13g2_nor2_1)
     2    0.008616    0.035503    0.043547    0.443772 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.035503    0.000014    0.443786 v _136_/B (sg13g2_nand2b_2)
     4    0.013764    0.039032    0.044165    0.487951 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039032    0.000008    0.487958 ^ _279_/A (sg13g2_nor2_1)
     1    0.003759    0.026050    0.039031    0.526989 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.026050    0.000014    0.527003 v output34/A (sg13g2_buf_2)
     1    0.052104    0.088477    0.131868    0.658871 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.088478    0.000382    0.659252 v sine_out[7] (out)
                                              0.659252   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659252   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509252   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000421    0.400224 ^ _130_/B (sg13g2_nor2_1)
     2    0.008616    0.035503    0.043547    0.443772 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.035503    0.000014    0.443786 v _136_/B (sg13g2_nand2b_2)
     4    0.013764    0.039032    0.044165    0.487951 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039032    0.000014    0.487965 ^ _277_/A (sg13g2_nor2_1)
     1    0.003881    0.026372    0.039338    0.527303 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.026372    0.000015    0.527318 v output32/A (sg13g2_buf_2)
     1    0.052005    0.088327    0.131925    0.659243 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088328    0.000362    0.659605 v sine_out[5] (out)
                                              0.659605   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659605   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509605   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000421    0.400224 ^ _130_/B (sg13g2_nor2_1)
     2    0.008616    0.035503    0.043547    0.443772 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.035503    0.000014    0.443786 v _136_/B (sg13g2_nand2b_2)
     4    0.013764    0.039032    0.044165    0.487951 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039032    0.000018    0.487969 ^ _276_/A (sg13g2_nor2_1)
     1    0.004465    0.027924    0.040817    0.528786 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.027924    0.000024    0.528811 v output31/A (sg13g2_buf_2)
     1    0.052048    0.088405    0.132716    0.661527 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088405    0.000370    0.661898 v sine_out[4] (out)
                                              0.661898   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.661898   data arrival time
---------------------------------------------------------------------------------------------
                                              0.511898   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000416    0.400219 ^ _143_/A (sg13g2_nor2_1)
     2    0.006129    0.031604    0.041108    0.441327 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031604    0.000004    0.441330 v _144_/B (sg13g2_nand2_1)
     2    0.006619    0.040919    0.047497    0.488827 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.040919    0.000011    0.488838 ^ _212_/B (sg13g2_nor2_1)
     2    0.009233    0.038515    0.049651    0.538489 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.038515    0.000009    0.538498 v output26/A (sg13g2_buf_2)
     1    0.052328    0.088907    0.138102    0.676600 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.088908    0.000422    0.677022 v sine_out[2] (out)
                                              0.677022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527022   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029101    0.000219    0.400022 ^ _255_/A (sg13g2_nor4_1)
     1    0.003484    0.031870    0.040383    0.440405 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.031870    0.000006    0.440411 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006899    0.080304    0.079473    0.519884 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.080304    0.000075    0.519960 ^ output4/A (sg13g2_buf_2)
     1    0.052892    0.114393    0.164861    0.684820 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114394    0.000535    0.685355 ^ sine_out[0] (out)
                                              0.685355   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535355   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029705    0.000032    0.398833 v fanout57/A (sg13g2_buf_1)
     4    0.016658    0.059860    0.095952    0.494785 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.059860    0.000235    0.495020 v _176_/B1 (sg13g2_o21ai_1)
     1    0.003879    0.037552    0.050098    0.545118 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.037552    0.000014    0.545133 ^ output23/A (sg13g2_buf_2)
     1    0.053140    0.114757    0.144071    0.689204 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.114758    0.000578    0.689782 ^ sine_out[27] (out)
                                              0.689782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.689782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539782   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018170    0.040516    0.192091    0.311879 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.040516    0.000065    0.311945 v fanout58/A (sg13g2_buf_8)
     7    0.038943    0.029705    0.086857    0.398802 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.029705    0.000032    0.398833 v fanout57/A (sg13g2_buf_1)
     4    0.016658    0.059860    0.095952    0.494785 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.059860    0.000150    0.494935 v _180_/A (sg13g2_nand2_1)
     1    0.005645    0.039598    0.049481    0.544417 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039598    0.000045    0.544462 ^ output24/A (sg13g2_buf_2)
     1    0.053183    0.114852    0.145136    0.689598 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.114853    0.000587    0.690185 ^ sine_out[28] (out)
                                              0.690185   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.690185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540185   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000416    0.400219 ^ _143_/A (sg13g2_nor2_1)
     2    0.006129    0.031604    0.041108    0.441327 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031604    0.000004    0.441330 v _144_/B (sg13g2_nand2_1)
     2    0.006619    0.040919    0.047497    0.488827 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.040919    0.000010    0.488837 ^ _145_/B (sg13g2_nand2_1)
     1    0.005552    0.043886    0.061725    0.550563 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043886    0.000045    0.550608 v output9/A (sg13g2_buf_2)
     1    0.052017    0.088467    0.140380    0.690987 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088467    0.000364    0.691352 v sine_out[14] (out)
                                              0.691352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.691352   data arrival time
---------------------------------------------------------------------------------------------
                                              0.541352   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000019    0.119789 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018742    0.050450    0.197193    0.316982 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.050450    0.000078    0.317060 ^ fanout59/A (sg13g2_buf_8)
     8    0.030350    0.029101    0.082743    0.399803 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.029102    0.000416    0.400219 ^ _143_/A (sg13g2_nor2_1)
     2    0.006129    0.031604    0.041108    0.441327 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.031604    0.000007    0.441333 v _147_/A (sg13g2_nand2_1)
     2    0.006826    0.039926    0.043840    0.485174 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039926    0.000008    0.485181 ^ _149_/B (sg13g2_nand2_1)
     1    0.006554    0.049072    0.065688    0.550869 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.049072    0.000067    0.550936 v output10/A (sg13g2_buf_2)
     1    0.051974    0.088436    0.142836    0.693772 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088436    0.000356    0.694127 v sine_out[15] (out)
                                              0.694127   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.694127   data arrival time
---------------------------------------------------------------------------------------------
                                              0.544127   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000175    0.333363 ^ fanout68/A (sg13g2_buf_8)
     6    0.031832    0.030639    0.093013    0.426375 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.030639    0.000049    0.426424 ^ fanout67/A (sg13g2_buf_8)
     8    0.030845    0.028459    0.073368    0.499792 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028459    0.000170    0.499962 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002743    0.037465    0.057214    0.557176 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.037465    0.000002    0.557178 v output29/A (sg13g2_buf_2)
     1    0.054106    0.091629    0.139356    0.696534 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.091634    0.000783    0.697317 v sine_out[32] (out)
                                              0.697317   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697317   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547317   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000020    0.120199 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.005431    0.032989    0.171402    0.291601 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.032989    0.000014    0.291615 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009518    0.057798    0.382157    0.673773 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057798    0.000026    0.673799 ^ fanout76/A (sg13g2_buf_8)
     8    0.038651    0.033067    0.089636    0.763435 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.033067    0.000258    0.763693 ^ _128_/A (sg13g2_inv_2)
     5    0.018717    0.036001    0.043467    0.807160 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.036001    0.000041    0.807201 v _293_/D (sg13g2_dfrbpq_1)
                                              0.807201   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000098    0.055060 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019704    0.023132    0.065118    0.120179 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023132    0.000020    0.120199 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.270199   clock uncertainty
                                  0.000000    0.270199   clock reconvergence pessimism
                                 -0.038802    0.231397   library hold time
                                              0.231397   data required time
---------------------------------------------------------------------------------------------
                                              0.231397   data required time
                                             -0.807201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575804   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000175    0.333363 ^ fanout68/A (sg13g2_buf_8)
     6    0.031832    0.030639    0.093013    0.426375 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.030639    0.000049    0.426424 ^ fanout67/A (sg13g2_buf_8)
     8    0.030845    0.028459    0.073368    0.499792 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028459    0.000106    0.499898 ^ _183_/A (sg13g2_and2_1)
     2    0.006691    0.040983    0.087873    0.587772 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040983    0.000011    0.587783 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003588    0.027951    0.063190    0.650972 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.027951    0.000011    0.650984 v output25/A (sg13g2_buf_2)
     1    0.053507    0.090643    0.134185    0.785169 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.090646    0.000648    0.785817 v sine_out[29] (out)
                                              0.785817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.785817   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635817   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015571    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000421    0.000211    0.000211 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020811    0.022587    0.054752    0.054962 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022587    0.000103    0.055066 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018640    0.022657    0.064704    0.119769 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022657    0.000010    0.119780 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.029142    0.070135    0.213408    0.333188 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.070135    0.000175    0.333363 ^ fanout68/A (sg13g2_buf_8)
     6    0.031832    0.030639    0.093013    0.426375 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.030639    0.000049    0.426424 ^ fanout67/A (sg13g2_buf_8)
     8    0.030845    0.028459    0.073368    0.499792 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.028459    0.000106    0.499898 ^ _183_/A (sg13g2_and2_1)
     2    0.006691    0.040983    0.087873    0.587772 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.040983    0.000013    0.587785 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.005416    0.032692    0.067255    0.655040 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.032692    0.000042    0.655082 v output27/A (sg13g2_buf_2)
     1    0.053893    0.091265    0.136860    0.791942 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.091269    0.000715    0.792657 v sine_out[30] (out)
                                              0.792657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.792657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642657   slack (MET)



