// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_64 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_370_p2;
reg   [0:0] icmp_ln86_reg_1358;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1358_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1358_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1005_fu_376_p2;
reg   [0:0] icmp_ln86_1005_reg_1369;
wire   [0:0] icmp_ln86_1006_fu_382_p2;
reg   [0:0] icmp_ln86_1006_reg_1374;
reg   [0:0] icmp_ln86_1006_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1006_reg_1374_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1007_fu_388_p2;
reg   [0:0] icmp_ln86_1007_reg_1380;
wire   [0:0] icmp_ln86_1008_fu_394_p2;
reg   [0:0] icmp_ln86_1008_reg_1386;
reg   [0:0] icmp_ln86_1008_reg_1386_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1009_fu_400_p2;
reg   [0:0] icmp_ln86_1009_reg_1392;
reg   [0:0] icmp_ln86_1009_reg_1392_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1009_reg_1392_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1009_reg_1392_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1010_fu_406_p2;
reg   [0:0] icmp_ln86_1010_reg_1398;
reg   [0:0] icmp_ln86_1010_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1010_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1010_reg_1398_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1011_fu_412_p2;
reg   [0:0] icmp_ln86_1011_reg_1404;
wire   [0:0] icmp_ln86_1012_fu_418_p2;
reg   [0:0] icmp_ln86_1012_reg_1410;
reg   [0:0] icmp_ln86_1012_reg_1410_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1013_fu_424_p2;
reg   [0:0] icmp_ln86_1013_reg_1416;
reg   [0:0] icmp_ln86_1013_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1013_reg_1416_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1014_fu_430_p2;
reg   [0:0] icmp_ln86_1014_reg_1422;
reg   [0:0] icmp_ln86_1014_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1014_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1014_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1015_fu_436_p2;
reg   [0:0] icmp_ln86_1015_reg_1428;
reg   [0:0] icmp_ln86_1015_reg_1428_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1015_reg_1428_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1015_reg_1428_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1016_fu_442_p2;
reg   [0:0] icmp_ln86_1016_reg_1434;
reg   [0:0] icmp_ln86_1016_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1016_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1016_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1016_reg_1434_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1017_fu_448_p2;
reg   [0:0] icmp_ln86_1017_reg_1440;
reg   [0:0] icmp_ln86_1017_reg_1440_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1017_reg_1440_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1017_reg_1440_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1017_reg_1440_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1017_reg_1440_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1018_fu_454_p2;
reg   [0:0] icmp_ln86_1018_reg_1446;
reg   [0:0] icmp_ln86_1018_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1018_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1018_reg_1446_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1018_reg_1446_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1018_reg_1446_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1018_reg_1446_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1019_fu_460_p2;
reg   [0:0] icmp_ln86_1019_reg_1452;
reg   [0:0] icmp_ln86_1019_reg_1452_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1020_fu_466_p2;
reg   [0:0] icmp_ln86_1020_reg_1457;
wire   [0:0] icmp_ln86_1021_fu_472_p2;
reg   [0:0] icmp_ln86_1021_reg_1462;
reg   [0:0] icmp_ln86_1021_reg_1462_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1022_fu_478_p2;
reg   [0:0] icmp_ln86_1022_reg_1467;
reg   [0:0] icmp_ln86_1022_reg_1467_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1023_fu_484_p2;
reg   [0:0] icmp_ln86_1023_reg_1472;
reg   [0:0] icmp_ln86_1023_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1023_reg_1472_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1024_fu_490_p2;
reg   [0:0] icmp_ln86_1024_reg_1477;
reg   [0:0] icmp_ln86_1024_reg_1477_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1024_reg_1477_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1025_fu_496_p2;
reg   [0:0] icmp_ln86_1025_reg_1482;
reg   [0:0] icmp_ln86_1025_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1025_reg_1482_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1026_fu_502_p2;
reg   [0:0] icmp_ln86_1026_reg_1487;
reg   [0:0] icmp_ln86_1026_reg_1487_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1026_reg_1487_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1026_reg_1487_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1027_fu_508_p2;
reg   [0:0] icmp_ln86_1027_reg_1492;
reg   [0:0] icmp_ln86_1027_reg_1492_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1027_reg_1492_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1027_reg_1492_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1028_fu_514_p2;
reg   [0:0] icmp_ln86_1028_reg_1497;
reg   [0:0] icmp_ln86_1028_reg_1497_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1028_reg_1497_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1028_reg_1497_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1029_fu_520_p2;
reg   [0:0] icmp_ln86_1029_reg_1502;
reg   [0:0] icmp_ln86_1029_reg_1502_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1029_reg_1502_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1029_reg_1502_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1029_reg_1502_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1030_fu_526_p2;
reg   [0:0] icmp_ln86_1030_reg_1507;
reg   [0:0] icmp_ln86_1030_reg_1507_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1030_reg_1507_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1030_reg_1507_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1030_reg_1507_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1031_fu_532_p2;
reg   [0:0] icmp_ln86_1031_reg_1512;
reg   [0:0] icmp_ln86_1031_reg_1512_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1031_reg_1512_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1031_reg_1512_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1031_reg_1512_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1032_fu_538_p2;
reg   [0:0] icmp_ln86_1032_reg_1517;
reg   [0:0] icmp_ln86_1032_reg_1517_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1032_reg_1517_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1032_reg_1517_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1032_reg_1517_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1032_reg_1517_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1033_fu_544_p2;
reg   [0:0] icmp_ln86_1033_reg_1522;
reg   [0:0] icmp_ln86_1033_reg_1522_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1033_reg_1522_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1033_reg_1522_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1033_reg_1522_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1033_reg_1522_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1034_fu_550_p2;
reg   [0:0] icmp_ln86_1034_reg_1527;
reg   [0:0] icmp_ln86_1034_reg_1527_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1034_reg_1527_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1034_reg_1527_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1034_reg_1527_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1034_reg_1527_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1034_reg_1527_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_556_p2;
reg   [0:0] and_ln102_reg_1532;
reg   [0:0] and_ln102_reg_1532_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1532_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_567_p2;
reg   [0:0] and_ln104_reg_1542;
wire   [0:0] and_ln102_1233_fu_572_p2;
reg   [0:0] and_ln102_1233_reg_1548;
wire   [0:0] and_ln104_182_fu_581_p2;
reg   [0:0] and_ln104_182_reg_1555;
wire   [0:0] and_ln102_1237_fu_586_p2;
reg   [0:0] and_ln102_1237_reg_1560;
wire   [0:0] and_ln102_1238_fu_596_p2;
reg   [0:0] and_ln102_1238_reg_1566;
wire   [0:0] or_ln117_fu_612_p2;
reg   [0:0] or_ln117_reg_1572;
wire   [0:0] xor_ln104_fu_618_p2;
reg   [0:0] xor_ln104_reg_1577;
wire   [0:0] and_ln102_1234_fu_623_p2;
reg   [0:0] and_ln102_1234_reg_1583;
wire   [0:0] and_ln104_183_fu_632_p2;
reg   [0:0] and_ln104_183_reg_1589;
reg   [0:0] and_ln104_183_reg_1589_pp0_iter3_reg;
wire   [0:0] and_ln102_1239_fu_642_p2;
reg   [0:0] and_ln102_1239_reg_1595;
wire   [3:0] select_ln117_979_fu_743_p3;
reg   [3:0] select_ln117_979_reg_1600;
wire   [0:0] or_ln117_891_fu_750_p2;
reg   [0:0] or_ln117_891_reg_1605;
wire   [0:0] and_ln102_1232_fu_755_p2;
reg   [0:0] and_ln102_1232_reg_1611;
wire   [0:0] and_ln104_181_fu_764_p2;
reg   [0:0] and_ln104_181_reg_1617;
wire   [0:0] and_ln102_1235_fu_769_p2;
reg   [0:0] and_ln102_1235_reg_1623;
wire   [0:0] and_ln102_1241_fu_783_p2;
reg   [0:0] and_ln102_1241_reg_1629;
wire   [0:0] or_ln117_895_fu_857_p2;
reg   [0:0] or_ln117_895_reg_1635;
wire   [3:0] select_ln117_985_fu_871_p3;
reg   [3:0] select_ln117_985_reg_1640;
wire   [0:0] and_ln104_184_fu_884_p2;
reg   [0:0] and_ln104_184_reg_1645;
wire   [0:0] and_ln102_1236_fu_889_p2;
reg   [0:0] and_ln102_1236_reg_1650;
reg   [0:0] and_ln102_1236_reg_1650_pp0_iter5_reg;
wire   [0:0] and_ln104_185_fu_898_p2;
reg   [0:0] and_ln104_185_reg_1657;
reg   [0:0] and_ln104_185_reg_1657_pp0_iter5_reg;
reg   [0:0] and_ln104_185_reg_1657_pp0_iter6_reg;
wire   [0:0] and_ln102_1242_fu_913_p2;
reg   [0:0] and_ln102_1242_reg_1663;
wire   [0:0] or_ln117_900_fu_996_p2;
reg   [0:0] or_ln117_900_reg_1668;
wire   [4:0] select_ln117_991_fu_1008_p3;
reg   [4:0] select_ln117_991_reg_1673;
wire   [0:0] or_ln117_902_fu_1016_p2;
reg   [0:0] or_ln117_902_reg_1678;
wire   [0:0] or_ln117_904_fu_1022_p2;
reg   [0:0] or_ln117_904_reg_1684;
reg   [0:0] or_ln117_904_reg_1684_pp0_iter5_reg;
wire   [0:0] or_ln117_906_fu_1098_p2;
reg   [0:0] or_ln117_906_reg_1692;
wire   [4:0] select_ln117_997_fu_1111_p3;
reg   [4:0] select_ln117_997_reg_1697;
wire   [0:0] or_ln117_910_fu_1173_p2;
reg   [0:0] or_ln117_910_reg_1702;
wire   [4:0] select_ln117_1001_fu_1187_p3;
reg   [4:0] select_ln117_1001_reg_1707;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_476_fu_562_p2;
wire   [0:0] xor_ln104_478_fu_576_p2;
wire   [0:0] xor_ln104_482_fu_591_p2;
wire   [0:0] and_ln102_1246_fu_601_p2;
wire   [0:0] and_ln102_1247_fu_606_p2;
wire   [0:0] xor_ln104_479_fu_627_p2;
wire   [0:0] xor_ln104_483_fu_637_p2;
wire   [0:0] and_ln102_1249_fu_655_p2;
wire   [0:0] and_ln102_1245_fu_647_p2;
wire   [0:0] xor_ln117_fu_665_p2;
wire   [1:0] zext_ln117_fu_671_p1;
wire   [1:0] select_ln117_fu_675_p3;
wire   [1:0] select_ln117_974_fu_682_p3;
wire   [0:0] and_ln102_1248_fu_651_p2;
wire   [2:0] zext_ln117_106_fu_689_p1;
wire   [0:0] or_ln117_887_fu_693_p2;
wire   [2:0] select_ln117_975_fu_698_p3;
wire   [0:0] or_ln117_888_fu_705_p2;
wire   [0:0] and_ln102_1250_fu_660_p2;
wire   [2:0] select_ln117_976_fu_709_p3;
wire   [0:0] or_ln117_889_fu_717_p2;
wire   [2:0] select_ln117_977_fu_723_p3;
wire   [2:0] select_ln117_978_fu_731_p3;
wire   [3:0] zext_ln117_107_fu_739_p1;
wire   [0:0] xor_ln104_477_fu_759_p2;
wire   [0:0] xor_ln104_484_fu_774_p2;
wire   [0:0] and_ln102_1252_fu_792_p2;
wire   [0:0] and_ln102_1240_fu_779_p2;
wire   [0:0] and_ln102_1251_fu_788_p2;
wire   [0:0] or_ln117_890_fu_807_p2;
wire   [0:0] and_ln102_1253_fu_797_p2;
wire   [3:0] select_ln117_980_fu_812_p3;
wire   [0:0] or_ln117_892_fu_819_p2;
wire   [3:0] select_ln117_981_fu_824_p3;
wire   [0:0] or_ln117_893_fu_831_p2;
wire   [0:0] and_ln102_1254_fu_802_p2;
wire   [3:0] select_ln117_982_fu_835_p3;
wire   [0:0] or_ln117_894_fu_843_p2;
wire   [3:0] select_ln117_983_fu_849_p3;
wire   [3:0] select_ln117_984_fu_863_p3;
wire   [0:0] xor_ln104_480_fu_879_p2;
wire   [0:0] xor_ln104_481_fu_893_p2;
wire   [0:0] xor_ln104_485_fu_903_p2;
wire   [0:0] and_ln102_1255_fu_918_p2;
wire   [0:0] xor_ln104_486_fu_908_p2;
wire   [0:0] and_ln102_1258_fu_932_p2;
wire   [0:0] and_ln102_1256_fu_923_p2;
wire   [0:0] or_ln117_896_fu_942_p2;
wire   [3:0] select_ln117_986_fu_947_p3;
wire   [0:0] and_ln102_1257_fu_928_p2;
wire   [4:0] zext_ln117_108_fu_954_p1;
wire   [0:0] or_ln117_897_fu_958_p2;
wire   [4:0] select_ln117_987_fu_963_p3;
wire   [0:0] or_ln117_898_fu_970_p2;
wire   [0:0] and_ln102_1259_fu_937_p2;
wire   [4:0] select_ln117_988_fu_974_p3;
wire   [0:0] or_ln117_899_fu_982_p2;
wire   [4:0] select_ln117_989_fu_988_p3;
wire   [4:0] select_ln117_990_fu_1000_p3;
wire   [0:0] xor_ln104_487_fu_1026_p2;
wire   [0:0] and_ln102_1261_fu_1039_p2;
wire   [0:0] and_ln102_1243_fu_1031_p2;
wire   [0:0] and_ln102_1260_fu_1035_p2;
wire   [0:0] or_ln117_901_fu_1054_p2;
wire   [0:0] and_ln102_1262_fu_1044_p2;
wire   [4:0] select_ln117_992_fu_1059_p3;
wire   [0:0] or_ln117_903_fu_1066_p2;
wire   [4:0] select_ln117_993_fu_1071_p3;
wire   [0:0] and_ln102_1263_fu_1049_p2;
wire   [4:0] select_ln117_994_fu_1078_p3;
wire   [0:0] or_ln117_905_fu_1086_p2;
wire   [4:0] select_ln117_995_fu_1091_p3;
wire   [4:0] select_ln117_996_fu_1103_p3;
wire   [0:0] xor_ln104_488_fu_1119_p2;
wire   [0:0] and_ln102_1264_fu_1128_p2;
wire   [0:0] and_ln102_1244_fu_1124_p2;
wire   [0:0] and_ln102_1265_fu_1133_p2;
wire   [0:0] or_ln117_907_fu_1143_p2;
wire   [0:0] or_ln117_908_fu_1148_p2;
wire   [0:0] and_ln102_1266_fu_1138_p2;
wire   [4:0] select_ln117_998_fu_1152_p3;
wire   [0:0] or_ln117_909_fu_1159_p2;
wire   [4:0] select_ln117_999_fu_1165_p3;
wire   [4:0] select_ln117_1000_fu_1179_p3;
wire   [0:0] xor_ln104_489_fu_1195_p2;
wire   [0:0] and_ln102_1267_fu_1200_p2;
wire   [0:0] and_ln102_1268_fu_1205_p2;
wire   [0:0] or_ln117_911_fu_1210_p2;
wire   [11:0] agg_result_fu_1222_p65;
wire   [4:0] agg_result_fu_1222_p66;
wire   [11:0] agg_result_fu_1222_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
wire   [4:0] agg_result_fu_1222_p1;
wire   [4:0] agg_result_fu_1222_p3;
wire   [4:0] agg_result_fu_1222_p5;
wire   [4:0] agg_result_fu_1222_p7;
wire   [4:0] agg_result_fu_1222_p9;
wire   [4:0] agg_result_fu_1222_p11;
wire   [4:0] agg_result_fu_1222_p13;
wire   [4:0] agg_result_fu_1222_p15;
wire   [4:0] agg_result_fu_1222_p17;
wire   [4:0] agg_result_fu_1222_p19;
wire   [4:0] agg_result_fu_1222_p21;
wire   [4:0] agg_result_fu_1222_p23;
wire   [4:0] agg_result_fu_1222_p25;
wire   [4:0] agg_result_fu_1222_p27;
wire   [4:0] agg_result_fu_1222_p29;
wire   [4:0] agg_result_fu_1222_p31;
wire  signed [4:0] agg_result_fu_1222_p33;
wire  signed [4:0] agg_result_fu_1222_p35;
wire  signed [4:0] agg_result_fu_1222_p37;
wire  signed [4:0] agg_result_fu_1222_p39;
wire  signed [4:0] agg_result_fu_1222_p41;
wire  signed [4:0] agg_result_fu_1222_p43;
wire  signed [4:0] agg_result_fu_1222_p45;
wire  signed [4:0] agg_result_fu_1222_p47;
wire  signed [4:0] agg_result_fu_1222_p49;
wire  signed [4:0] agg_result_fu_1222_p51;
wire  signed [4:0] agg_result_fu_1222_p53;
wire  signed [4:0] agg_result_fu_1222_p55;
wire  signed [4:0] agg_result_fu_1222_p57;
wire  signed [4:0] agg_result_fu_1222_p59;
wire  signed [4:0] agg_result_fu_1222_p61;
wire  signed [4:0] agg_result_fu_1222_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x16 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x16_U982(
    .din0(12'd3942),
    .din1(12'd89),
    .din2(12'd364),
    .din3(12'd4048),
    .din4(12'd1393),
    .din5(12'd2),
    .din6(12'd3654),
    .din7(12'd286),
    .din8(12'd3242),
    .din9(12'd264),
    .din10(12'd3478),
    .din11(12'd596),
    .din12(12'd680),
    .din13(12'd3830),
    .din14(12'd4026),
    .din15(12'd716),
    .din16(12'd3947),
    .din17(12'd3632),
    .din18(12'd4006),
    .din19(12'd164),
    .din20(12'd61),
    .din21(12'd3355),
    .din22(12'd227),
    .din23(12'd66),
    .din24(12'd3968),
    .din25(12'd3638),
    .din26(12'd3945),
    .din27(12'd213),
    .din28(12'd498),
    .din29(12'd81),
    .din30(12'd4073),
    .din31(12'd45),
    .def(agg_result_fu_1222_p65),
    .sel(agg_result_fu_1222_p66),
    .dout(agg_result_fu_1222_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1232_reg_1611 <= and_ln102_1232_fu_755_p2;
        and_ln102_1233_reg_1548 <= and_ln102_1233_fu_572_p2;
        and_ln102_1234_reg_1583 <= and_ln102_1234_fu_623_p2;
        and_ln102_1235_reg_1623 <= and_ln102_1235_fu_769_p2;
        and_ln102_1236_reg_1650 <= and_ln102_1236_fu_889_p2;
        and_ln102_1236_reg_1650_pp0_iter5_reg <= and_ln102_1236_reg_1650;
        and_ln102_1237_reg_1560 <= and_ln102_1237_fu_586_p2;
        and_ln102_1238_reg_1566 <= and_ln102_1238_fu_596_p2;
        and_ln102_1239_reg_1595 <= and_ln102_1239_fu_642_p2;
        and_ln102_1241_reg_1629 <= and_ln102_1241_fu_783_p2;
        and_ln102_1242_reg_1663 <= and_ln102_1242_fu_913_p2;
        and_ln102_reg_1532 <= and_ln102_fu_556_p2;
        and_ln102_reg_1532_pp0_iter1_reg <= and_ln102_reg_1532;
        and_ln102_reg_1532_pp0_iter2_reg <= and_ln102_reg_1532_pp0_iter1_reg;
        and_ln104_181_reg_1617 <= and_ln104_181_fu_764_p2;
        and_ln104_182_reg_1555 <= and_ln104_182_fu_581_p2;
        and_ln104_183_reg_1589 <= and_ln104_183_fu_632_p2;
        and_ln104_183_reg_1589_pp0_iter3_reg <= and_ln104_183_reg_1589;
        and_ln104_184_reg_1645 <= and_ln104_184_fu_884_p2;
        and_ln104_185_reg_1657 <= and_ln104_185_fu_898_p2;
        and_ln104_185_reg_1657_pp0_iter5_reg <= and_ln104_185_reg_1657;
        and_ln104_185_reg_1657_pp0_iter6_reg <= and_ln104_185_reg_1657_pp0_iter5_reg;
        and_ln104_reg_1542 <= and_ln104_fu_567_p2;
        icmp_ln86_1005_reg_1369 <= icmp_ln86_1005_fu_376_p2;
        icmp_ln86_1006_reg_1374 <= icmp_ln86_1006_fu_382_p2;
        icmp_ln86_1006_reg_1374_pp0_iter1_reg <= icmp_ln86_1006_reg_1374;
        icmp_ln86_1006_reg_1374_pp0_iter2_reg <= icmp_ln86_1006_reg_1374_pp0_iter1_reg;
        icmp_ln86_1007_reg_1380 <= icmp_ln86_1007_fu_388_p2;
        icmp_ln86_1008_reg_1386 <= icmp_ln86_1008_fu_394_p2;
        icmp_ln86_1008_reg_1386_pp0_iter1_reg <= icmp_ln86_1008_reg_1386;
        icmp_ln86_1009_reg_1392 <= icmp_ln86_1009_fu_400_p2;
        icmp_ln86_1009_reg_1392_pp0_iter1_reg <= icmp_ln86_1009_reg_1392;
        icmp_ln86_1009_reg_1392_pp0_iter2_reg <= icmp_ln86_1009_reg_1392_pp0_iter1_reg;
        icmp_ln86_1009_reg_1392_pp0_iter3_reg <= icmp_ln86_1009_reg_1392_pp0_iter2_reg;
        icmp_ln86_1010_reg_1398 <= icmp_ln86_1010_fu_406_p2;
        icmp_ln86_1010_reg_1398_pp0_iter1_reg <= icmp_ln86_1010_reg_1398;
        icmp_ln86_1010_reg_1398_pp0_iter2_reg <= icmp_ln86_1010_reg_1398_pp0_iter1_reg;
        icmp_ln86_1010_reg_1398_pp0_iter3_reg <= icmp_ln86_1010_reg_1398_pp0_iter2_reg;
        icmp_ln86_1011_reg_1404 <= icmp_ln86_1011_fu_412_p2;
        icmp_ln86_1012_reg_1410 <= icmp_ln86_1012_fu_418_p2;
        icmp_ln86_1012_reg_1410_pp0_iter1_reg <= icmp_ln86_1012_reg_1410;
        icmp_ln86_1013_reg_1416 <= icmp_ln86_1013_fu_424_p2;
        icmp_ln86_1013_reg_1416_pp0_iter1_reg <= icmp_ln86_1013_reg_1416;
        icmp_ln86_1013_reg_1416_pp0_iter2_reg <= icmp_ln86_1013_reg_1416_pp0_iter1_reg;
        icmp_ln86_1014_reg_1422 <= icmp_ln86_1014_fu_430_p2;
        icmp_ln86_1014_reg_1422_pp0_iter1_reg <= icmp_ln86_1014_reg_1422;
        icmp_ln86_1014_reg_1422_pp0_iter2_reg <= icmp_ln86_1014_reg_1422_pp0_iter1_reg;
        icmp_ln86_1014_reg_1422_pp0_iter3_reg <= icmp_ln86_1014_reg_1422_pp0_iter2_reg;
        icmp_ln86_1015_reg_1428 <= icmp_ln86_1015_fu_436_p2;
        icmp_ln86_1015_reg_1428_pp0_iter1_reg <= icmp_ln86_1015_reg_1428;
        icmp_ln86_1015_reg_1428_pp0_iter2_reg <= icmp_ln86_1015_reg_1428_pp0_iter1_reg;
        icmp_ln86_1015_reg_1428_pp0_iter3_reg <= icmp_ln86_1015_reg_1428_pp0_iter2_reg;
        icmp_ln86_1016_reg_1434 <= icmp_ln86_1016_fu_442_p2;
        icmp_ln86_1016_reg_1434_pp0_iter1_reg <= icmp_ln86_1016_reg_1434;
        icmp_ln86_1016_reg_1434_pp0_iter2_reg <= icmp_ln86_1016_reg_1434_pp0_iter1_reg;
        icmp_ln86_1016_reg_1434_pp0_iter3_reg <= icmp_ln86_1016_reg_1434_pp0_iter2_reg;
        icmp_ln86_1016_reg_1434_pp0_iter4_reg <= icmp_ln86_1016_reg_1434_pp0_iter3_reg;
        icmp_ln86_1017_reg_1440 <= icmp_ln86_1017_fu_448_p2;
        icmp_ln86_1017_reg_1440_pp0_iter1_reg <= icmp_ln86_1017_reg_1440;
        icmp_ln86_1017_reg_1440_pp0_iter2_reg <= icmp_ln86_1017_reg_1440_pp0_iter1_reg;
        icmp_ln86_1017_reg_1440_pp0_iter3_reg <= icmp_ln86_1017_reg_1440_pp0_iter2_reg;
        icmp_ln86_1017_reg_1440_pp0_iter4_reg <= icmp_ln86_1017_reg_1440_pp0_iter3_reg;
        icmp_ln86_1017_reg_1440_pp0_iter5_reg <= icmp_ln86_1017_reg_1440_pp0_iter4_reg;
        icmp_ln86_1018_reg_1446 <= icmp_ln86_1018_fu_454_p2;
        icmp_ln86_1018_reg_1446_pp0_iter1_reg <= icmp_ln86_1018_reg_1446;
        icmp_ln86_1018_reg_1446_pp0_iter2_reg <= icmp_ln86_1018_reg_1446_pp0_iter1_reg;
        icmp_ln86_1018_reg_1446_pp0_iter3_reg <= icmp_ln86_1018_reg_1446_pp0_iter2_reg;
        icmp_ln86_1018_reg_1446_pp0_iter4_reg <= icmp_ln86_1018_reg_1446_pp0_iter3_reg;
        icmp_ln86_1018_reg_1446_pp0_iter5_reg <= icmp_ln86_1018_reg_1446_pp0_iter4_reg;
        icmp_ln86_1018_reg_1446_pp0_iter6_reg <= icmp_ln86_1018_reg_1446_pp0_iter5_reg;
        icmp_ln86_1019_reg_1452 <= icmp_ln86_1019_fu_460_p2;
        icmp_ln86_1019_reg_1452_pp0_iter1_reg <= icmp_ln86_1019_reg_1452;
        icmp_ln86_1020_reg_1457 <= icmp_ln86_1020_fu_466_p2;
        icmp_ln86_1021_reg_1462 <= icmp_ln86_1021_fu_472_p2;
        icmp_ln86_1021_reg_1462_pp0_iter1_reg <= icmp_ln86_1021_reg_1462;
        icmp_ln86_1022_reg_1467 <= icmp_ln86_1022_fu_478_p2;
        icmp_ln86_1022_reg_1467_pp0_iter1_reg <= icmp_ln86_1022_reg_1467;
        icmp_ln86_1023_reg_1472 <= icmp_ln86_1023_fu_484_p2;
        icmp_ln86_1023_reg_1472_pp0_iter1_reg <= icmp_ln86_1023_reg_1472;
        icmp_ln86_1023_reg_1472_pp0_iter2_reg <= icmp_ln86_1023_reg_1472_pp0_iter1_reg;
        icmp_ln86_1024_reg_1477 <= icmp_ln86_1024_fu_490_p2;
        icmp_ln86_1024_reg_1477_pp0_iter1_reg <= icmp_ln86_1024_reg_1477;
        icmp_ln86_1024_reg_1477_pp0_iter2_reg <= icmp_ln86_1024_reg_1477_pp0_iter1_reg;
        icmp_ln86_1025_reg_1482 <= icmp_ln86_1025_fu_496_p2;
        icmp_ln86_1025_reg_1482_pp0_iter1_reg <= icmp_ln86_1025_reg_1482;
        icmp_ln86_1025_reg_1482_pp0_iter2_reg <= icmp_ln86_1025_reg_1482_pp0_iter1_reg;
        icmp_ln86_1026_reg_1487 <= icmp_ln86_1026_fu_502_p2;
        icmp_ln86_1026_reg_1487_pp0_iter1_reg <= icmp_ln86_1026_reg_1487;
        icmp_ln86_1026_reg_1487_pp0_iter2_reg <= icmp_ln86_1026_reg_1487_pp0_iter1_reg;
        icmp_ln86_1026_reg_1487_pp0_iter3_reg <= icmp_ln86_1026_reg_1487_pp0_iter2_reg;
        icmp_ln86_1027_reg_1492 <= icmp_ln86_1027_fu_508_p2;
        icmp_ln86_1027_reg_1492_pp0_iter1_reg <= icmp_ln86_1027_reg_1492;
        icmp_ln86_1027_reg_1492_pp0_iter2_reg <= icmp_ln86_1027_reg_1492_pp0_iter1_reg;
        icmp_ln86_1027_reg_1492_pp0_iter3_reg <= icmp_ln86_1027_reg_1492_pp0_iter2_reg;
        icmp_ln86_1028_reg_1497 <= icmp_ln86_1028_fu_514_p2;
        icmp_ln86_1028_reg_1497_pp0_iter1_reg <= icmp_ln86_1028_reg_1497;
        icmp_ln86_1028_reg_1497_pp0_iter2_reg <= icmp_ln86_1028_reg_1497_pp0_iter1_reg;
        icmp_ln86_1028_reg_1497_pp0_iter3_reg <= icmp_ln86_1028_reg_1497_pp0_iter2_reg;
        icmp_ln86_1029_reg_1502 <= icmp_ln86_1029_fu_520_p2;
        icmp_ln86_1029_reg_1502_pp0_iter1_reg <= icmp_ln86_1029_reg_1502;
        icmp_ln86_1029_reg_1502_pp0_iter2_reg <= icmp_ln86_1029_reg_1502_pp0_iter1_reg;
        icmp_ln86_1029_reg_1502_pp0_iter3_reg <= icmp_ln86_1029_reg_1502_pp0_iter2_reg;
        icmp_ln86_1029_reg_1502_pp0_iter4_reg <= icmp_ln86_1029_reg_1502_pp0_iter3_reg;
        icmp_ln86_1030_reg_1507 <= icmp_ln86_1030_fu_526_p2;
        icmp_ln86_1030_reg_1507_pp0_iter1_reg <= icmp_ln86_1030_reg_1507;
        icmp_ln86_1030_reg_1507_pp0_iter2_reg <= icmp_ln86_1030_reg_1507_pp0_iter1_reg;
        icmp_ln86_1030_reg_1507_pp0_iter3_reg <= icmp_ln86_1030_reg_1507_pp0_iter2_reg;
        icmp_ln86_1030_reg_1507_pp0_iter4_reg <= icmp_ln86_1030_reg_1507_pp0_iter3_reg;
        icmp_ln86_1031_reg_1512 <= icmp_ln86_1031_fu_532_p2;
        icmp_ln86_1031_reg_1512_pp0_iter1_reg <= icmp_ln86_1031_reg_1512;
        icmp_ln86_1031_reg_1512_pp0_iter2_reg <= icmp_ln86_1031_reg_1512_pp0_iter1_reg;
        icmp_ln86_1031_reg_1512_pp0_iter3_reg <= icmp_ln86_1031_reg_1512_pp0_iter2_reg;
        icmp_ln86_1031_reg_1512_pp0_iter4_reg <= icmp_ln86_1031_reg_1512_pp0_iter3_reg;
        icmp_ln86_1032_reg_1517 <= icmp_ln86_1032_fu_538_p2;
        icmp_ln86_1032_reg_1517_pp0_iter1_reg <= icmp_ln86_1032_reg_1517;
        icmp_ln86_1032_reg_1517_pp0_iter2_reg <= icmp_ln86_1032_reg_1517_pp0_iter1_reg;
        icmp_ln86_1032_reg_1517_pp0_iter3_reg <= icmp_ln86_1032_reg_1517_pp0_iter2_reg;
        icmp_ln86_1032_reg_1517_pp0_iter4_reg <= icmp_ln86_1032_reg_1517_pp0_iter3_reg;
        icmp_ln86_1032_reg_1517_pp0_iter5_reg <= icmp_ln86_1032_reg_1517_pp0_iter4_reg;
        icmp_ln86_1033_reg_1522 <= icmp_ln86_1033_fu_544_p2;
        icmp_ln86_1033_reg_1522_pp0_iter1_reg <= icmp_ln86_1033_reg_1522;
        icmp_ln86_1033_reg_1522_pp0_iter2_reg <= icmp_ln86_1033_reg_1522_pp0_iter1_reg;
        icmp_ln86_1033_reg_1522_pp0_iter3_reg <= icmp_ln86_1033_reg_1522_pp0_iter2_reg;
        icmp_ln86_1033_reg_1522_pp0_iter4_reg <= icmp_ln86_1033_reg_1522_pp0_iter3_reg;
        icmp_ln86_1033_reg_1522_pp0_iter5_reg <= icmp_ln86_1033_reg_1522_pp0_iter4_reg;
        icmp_ln86_1034_reg_1527 <= icmp_ln86_1034_fu_550_p2;
        icmp_ln86_1034_reg_1527_pp0_iter1_reg <= icmp_ln86_1034_reg_1527;
        icmp_ln86_1034_reg_1527_pp0_iter2_reg <= icmp_ln86_1034_reg_1527_pp0_iter1_reg;
        icmp_ln86_1034_reg_1527_pp0_iter3_reg <= icmp_ln86_1034_reg_1527_pp0_iter2_reg;
        icmp_ln86_1034_reg_1527_pp0_iter4_reg <= icmp_ln86_1034_reg_1527_pp0_iter3_reg;
        icmp_ln86_1034_reg_1527_pp0_iter5_reg <= icmp_ln86_1034_reg_1527_pp0_iter4_reg;
        icmp_ln86_1034_reg_1527_pp0_iter6_reg <= icmp_ln86_1034_reg_1527_pp0_iter5_reg;
        icmp_ln86_reg_1358 <= icmp_ln86_fu_370_p2;
        icmp_ln86_reg_1358_pp0_iter1_reg <= icmp_ln86_reg_1358;
        icmp_ln86_reg_1358_pp0_iter2_reg <= icmp_ln86_reg_1358_pp0_iter1_reg;
        icmp_ln86_reg_1358_pp0_iter3_reg <= icmp_ln86_reg_1358_pp0_iter2_reg;
        or_ln117_891_reg_1605 <= or_ln117_891_fu_750_p2;
        or_ln117_895_reg_1635 <= or_ln117_895_fu_857_p2;
        or_ln117_900_reg_1668 <= or_ln117_900_fu_996_p2;
        or_ln117_902_reg_1678 <= or_ln117_902_fu_1016_p2;
        or_ln117_904_reg_1684 <= or_ln117_904_fu_1022_p2;
        or_ln117_904_reg_1684_pp0_iter5_reg <= or_ln117_904_reg_1684;
        or_ln117_906_reg_1692 <= or_ln117_906_fu_1098_p2;
        or_ln117_910_reg_1702 <= or_ln117_910_fu_1173_p2;
        or_ln117_reg_1572 <= or_ln117_fu_612_p2;
        select_ln117_1001_reg_1707 <= select_ln117_1001_fu_1187_p3;
        select_ln117_979_reg_1600 <= select_ln117_979_fu_743_p3;
        select_ln117_985_reg_1640 <= select_ln117_985_fu_871_p3;
        select_ln117_991_reg_1673 <= select_ln117_991_fu_1008_p3;
        select_ln117_997_reg_1697 <= select_ln117_997_fu_1111_p3;
        xor_ln104_reg_1577 <= xor_ln104_fu_618_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1222_p65 = 'bx;

assign agg_result_fu_1222_p66 = ((or_ln117_911_fu_1210_p2[0:0] == 1'b1) ? select_ln117_1001_reg_1707 : 5'd31);

assign and_ln102_1232_fu_755_p2 = (xor_ln104_reg_1577 & icmp_ln86_1006_reg_1374_pp0_iter2_reg);

assign and_ln102_1233_fu_572_p2 = (icmp_ln86_1007_reg_1380 & and_ln102_reg_1532);

assign and_ln102_1234_fu_623_p2 = (icmp_ln86_1008_reg_1386_pp0_iter1_reg & and_ln104_reg_1542);

assign and_ln102_1235_fu_769_p2 = (icmp_ln86_1009_reg_1392_pp0_iter2_reg & and_ln102_1232_fu_755_p2);

assign and_ln102_1236_fu_889_p2 = (icmp_ln86_1010_reg_1398_pp0_iter3_reg & and_ln104_181_reg_1617);

assign and_ln102_1237_fu_586_p2 = (icmp_ln86_1011_reg_1404 & and_ln102_1233_fu_572_p2);

assign and_ln102_1238_fu_596_p2 = (icmp_ln86_1012_reg_1410 & and_ln104_182_fu_581_p2);

assign and_ln102_1239_fu_642_p2 = (icmp_ln86_1013_reg_1416_pp0_iter1_reg & and_ln102_1234_fu_623_p2);

assign and_ln102_1240_fu_779_p2 = (icmp_ln86_1014_reg_1422_pp0_iter2_reg & and_ln104_183_reg_1589);

assign and_ln102_1241_fu_783_p2 = (icmp_ln86_1015_reg_1428_pp0_iter2_reg & and_ln102_1235_fu_769_p2);

assign and_ln102_1242_fu_913_p2 = (icmp_ln86_1016_reg_1434_pp0_iter3_reg & and_ln104_184_fu_884_p2);

assign and_ln102_1243_fu_1031_p2 = (icmp_ln86_1017_reg_1440_pp0_iter4_reg & and_ln102_1236_reg_1650);

assign and_ln102_1244_fu_1124_p2 = (icmp_ln86_1018_reg_1446_pp0_iter5_reg & and_ln104_185_reg_1657_pp0_iter5_reg);

assign and_ln102_1245_fu_647_p2 = (icmp_ln86_1019_reg_1452_pp0_iter1_reg & and_ln102_1237_reg_1560);

assign and_ln102_1246_fu_601_p2 = (xor_ln104_482_fu_591_p2 & icmp_ln86_1020_reg_1457);

assign and_ln102_1247_fu_606_p2 = (and_ln102_1246_fu_601_p2 & and_ln102_1233_fu_572_p2);

assign and_ln102_1248_fu_651_p2 = (icmp_ln86_1021_reg_1462_pp0_iter1_reg & and_ln102_1238_reg_1566);

assign and_ln102_1249_fu_655_p2 = (xor_ln104_483_fu_637_p2 & icmp_ln86_1022_reg_1467_pp0_iter1_reg);

assign and_ln102_1250_fu_660_p2 = (and_ln104_182_reg_1555 & and_ln102_1249_fu_655_p2);

assign and_ln102_1251_fu_788_p2 = (icmp_ln86_1023_reg_1472_pp0_iter2_reg & and_ln102_1239_reg_1595);

assign and_ln102_1252_fu_792_p2 = (xor_ln104_484_fu_774_p2 & icmp_ln86_1024_reg_1477_pp0_iter2_reg);

assign and_ln102_1253_fu_797_p2 = (and_ln102_1252_fu_792_p2 & and_ln102_1234_reg_1583);

assign and_ln102_1254_fu_802_p2 = (icmp_ln86_1025_reg_1482_pp0_iter2_reg & and_ln102_1240_fu_779_p2);

assign and_ln102_1255_fu_918_p2 = (xor_ln104_485_fu_903_p2 & icmp_ln86_1026_reg_1487_pp0_iter3_reg);

assign and_ln102_1256_fu_923_p2 = (and_ln104_183_reg_1589_pp0_iter3_reg & and_ln102_1255_fu_918_p2);

assign and_ln102_1257_fu_928_p2 = (icmp_ln86_1027_reg_1492_pp0_iter3_reg & and_ln102_1241_reg_1629);

assign and_ln102_1258_fu_932_p2 = (xor_ln104_486_fu_908_p2 & icmp_ln86_1028_reg_1497_pp0_iter3_reg);

assign and_ln102_1259_fu_937_p2 = (and_ln102_1258_fu_932_p2 & and_ln102_1235_reg_1623);

assign and_ln102_1260_fu_1035_p2 = (icmp_ln86_1029_reg_1502_pp0_iter4_reg & and_ln102_1242_reg_1663);

assign and_ln102_1261_fu_1039_p2 = (xor_ln104_487_fu_1026_p2 & icmp_ln86_1030_reg_1507_pp0_iter4_reg);

assign and_ln102_1262_fu_1044_p2 = (and_ln104_184_reg_1645 & and_ln102_1261_fu_1039_p2);

assign and_ln102_1263_fu_1049_p2 = (icmp_ln86_1031_reg_1512_pp0_iter4_reg & and_ln102_1243_fu_1031_p2);

assign and_ln102_1264_fu_1128_p2 = (xor_ln104_488_fu_1119_p2 & icmp_ln86_1032_reg_1517_pp0_iter5_reg);

assign and_ln102_1265_fu_1133_p2 = (and_ln102_1264_fu_1128_p2 & and_ln102_1236_reg_1650_pp0_iter5_reg);

assign and_ln102_1266_fu_1138_p2 = (icmp_ln86_1033_reg_1522_pp0_iter5_reg & and_ln102_1244_fu_1124_p2);

assign and_ln102_1267_fu_1200_p2 = (xor_ln104_489_fu_1195_p2 & icmp_ln86_1034_reg_1527_pp0_iter6_reg);

assign and_ln102_1268_fu_1205_p2 = (and_ln104_185_reg_1657_pp0_iter6_reg & and_ln102_1267_fu_1200_p2);

assign and_ln102_fu_556_p2 = (icmp_ln86_fu_370_p2 & icmp_ln86_1005_fu_376_p2);

assign and_ln104_181_fu_764_p2 = (xor_ln104_reg_1577 & xor_ln104_477_fu_759_p2);

assign and_ln104_182_fu_581_p2 = (xor_ln104_478_fu_576_p2 & and_ln102_reg_1532);

assign and_ln104_183_fu_632_p2 = (xor_ln104_479_fu_627_p2 & and_ln104_reg_1542);

assign and_ln104_184_fu_884_p2 = (xor_ln104_480_fu_879_p2 & and_ln102_1232_reg_1611);

assign and_ln104_185_fu_898_p2 = (xor_ln104_481_fu_893_p2 & and_ln104_181_reg_1617);

assign and_ln104_fu_567_p2 = (xor_ln104_476_fu_562_p2 & icmp_ln86_reg_1358);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1222_p67;

assign icmp_ln86_1005_fu_376_p2 = (($signed(p_read3_int_reg) < $signed(18'd9136)) ? 1'b1 : 1'b0);

assign icmp_ln86_1006_fu_382_p2 = (($signed(p_read13_int_reg) < $signed(18'd106)) ? 1'b1 : 1'b0);

assign icmp_ln86_1007_fu_388_p2 = (($signed(p_read9_int_reg) < $signed(18'd303)) ? 1'b1 : 1'b0);

assign icmp_ln86_1008_fu_394_p2 = (($signed(p_read6_int_reg) < $signed(18'd11)) ? 1'b1 : 1'b0);

assign icmp_ln86_1009_fu_400_p2 = (($signed(p_read11_int_reg) < $signed(18'd404)) ? 1'b1 : 1'b0);

assign icmp_ln86_1010_fu_406_p2 = (($signed(p_read15_int_reg) < $signed(18'd33442)) ? 1'b1 : 1'b0);

assign icmp_ln86_1011_fu_412_p2 = (($signed(p_read17_int_reg) < $signed(18'd34305)) ? 1'b1 : 1'b0);

assign icmp_ln86_1012_fu_418_p2 = (($signed(p_read13_int_reg) < $signed(18'd47)) ? 1'b1 : 1'b0);

assign icmp_ln86_1013_fu_424_p2 = (($signed(p_read15_int_reg) < $signed(18'd41218)) ? 1'b1 : 1'b0);

assign icmp_ln86_1014_fu_430_p2 = (($signed(p_read8_int_reg) < $signed(18'd6801)) ? 1'b1 : 1'b0);

assign icmp_ln86_1015_fu_436_p2 = (($signed(p_read16_int_reg) < $signed(18'd14190)) ? 1'b1 : 1'b0);

assign icmp_ln86_1016_fu_442_p2 = (($signed(p_read16_int_reg) < $signed(18'd13337)) ? 1'b1 : 1'b0);

assign icmp_ln86_1017_fu_448_p2 = (($signed(p_read6_int_reg) < $signed(18'd18)) ? 1'b1 : 1'b0);

assign icmp_ln86_1018_fu_454_p2 = (($signed(p_read2_int_reg) < $signed(18'd11267)) ? 1'b1 : 1'b0);

assign icmp_ln86_1019_fu_460_p2 = (($signed(p_read1_int_reg) < $signed(18'd93894)) ? 1'b1 : 1'b0);

assign icmp_ln86_1020_fu_466_p2 = (($signed(p_read1_int_reg) < $signed(18'd217999)) ? 1'b1 : 1'b0);

assign icmp_ln86_1021_fu_472_p2 = (($signed(p_read5_int_reg) < $signed(18'd898)) ? 1'b1 : 1'b0);

assign icmp_ln86_1022_fu_478_p2 = (($signed(p_read4_int_reg) < $signed(18'd546)) ? 1'b1 : 1'b0);

assign icmp_ln86_1023_fu_484_p2 = (($signed(p_read14_int_reg) < $signed(18'd1858)) ? 1'b1 : 1'b0);

assign icmp_ln86_1024_fu_490_p2 = (($signed(p_read9_int_reg) < $signed(18'd187)) ? 1'b1 : 1'b0);

assign icmp_ln86_1025_fu_496_p2 = (($signed(p_read1_int_reg) < $signed(18'd112678)) ? 1'b1 : 1'b0);

assign icmp_ln86_1026_fu_502_p2 = (($signed(p_read5_int_reg) < $signed(18'd994)) ? 1'b1 : 1'b0);

assign icmp_ln86_1027_fu_508_p2 = (($signed(p_read2_int_reg) < $signed(18'd19905)) ? 1'b1 : 1'b0);

assign icmp_ln86_1028_fu_514_p2 = (($signed(p_read17_int_reg) < $signed(18'd48641)) ? 1'b1 : 1'b0);

assign icmp_ln86_1029_fu_520_p2 = (($signed(p_read15_int_reg) < $signed(18'd74370)) ? 1'b1 : 1'b0);

assign icmp_ln86_1030_fu_526_p2 = (($signed(p_read10_int_reg) < $signed(18'd26)) ? 1'b1 : 1'b0);

assign icmp_ln86_1031_fu_532_p2 = (($signed(p_read17_int_reg) < $signed(18'd46593)) ? 1'b1 : 1'b0);

assign icmp_ln86_1032_fu_538_p2 = (($signed(p_read7_int_reg) < $signed(18'd46)) ? 1'b1 : 1'b0);

assign icmp_ln86_1033_fu_544_p2 = (($signed(p_read12_int_reg) < $signed(18'd6518)) ? 1'b1 : 1'b0);

assign icmp_ln86_1034_fu_550_p2 = (($signed(p_read14_int_reg) < $signed(18'd1799)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_370_p2 = (($signed(p_read16_int_reg) < $signed(18'd9303)) ? 1'b1 : 1'b0);

assign or_ln117_887_fu_693_p2 = (and_ln102_1248_fu_651_p2 | and_ln102_1233_reg_1548);

assign or_ln117_888_fu_705_p2 = (and_ln102_1238_reg_1566 | and_ln102_1233_reg_1548);

assign or_ln117_889_fu_717_p2 = (or_ln117_888_fu_705_p2 | and_ln102_1250_fu_660_p2);

assign or_ln117_890_fu_807_p2 = (and_ln102_reg_1532_pp0_iter2_reg | and_ln102_1251_fu_788_p2);

assign or_ln117_891_fu_750_p2 = (and_ln102_reg_1532_pp0_iter1_reg | and_ln102_1239_fu_642_p2);

assign or_ln117_892_fu_819_p2 = (or_ln117_891_reg_1605 | and_ln102_1253_fu_797_p2);

assign or_ln117_893_fu_831_p2 = (and_ln102_reg_1532_pp0_iter2_reg | and_ln102_1234_reg_1583);

assign or_ln117_894_fu_843_p2 = (or_ln117_893_fu_831_p2 | and_ln102_1254_fu_802_p2);

assign or_ln117_895_fu_857_p2 = (or_ln117_893_fu_831_p2 | and_ln102_1240_fu_779_p2);

assign or_ln117_896_fu_942_p2 = (or_ln117_895_reg_1635 | and_ln102_1256_fu_923_p2);

assign or_ln117_897_fu_958_p2 = (icmp_ln86_reg_1358_pp0_iter3_reg | and_ln102_1257_fu_928_p2);

assign or_ln117_898_fu_970_p2 = (icmp_ln86_reg_1358_pp0_iter3_reg | and_ln102_1241_reg_1629);

assign or_ln117_899_fu_982_p2 = (or_ln117_898_fu_970_p2 | and_ln102_1259_fu_937_p2);

assign or_ln117_900_fu_996_p2 = (icmp_ln86_reg_1358_pp0_iter3_reg | and_ln102_1235_reg_1623);

assign or_ln117_901_fu_1054_p2 = (or_ln117_900_reg_1668 | and_ln102_1260_fu_1035_p2);

assign or_ln117_902_fu_1016_p2 = (or_ln117_900_fu_996_p2 | and_ln102_1242_fu_913_p2);

assign or_ln117_903_fu_1066_p2 = (or_ln117_902_reg_1678 | and_ln102_1262_fu_1044_p2);

assign or_ln117_904_fu_1022_p2 = (icmp_ln86_reg_1358_pp0_iter3_reg | and_ln102_1232_reg_1611);

assign or_ln117_905_fu_1086_p2 = (or_ln117_904_reg_1684 | and_ln102_1263_fu_1049_p2);

assign or_ln117_906_fu_1098_p2 = (or_ln117_904_reg_1684 | and_ln102_1243_fu_1031_p2);

assign or_ln117_907_fu_1143_p2 = (or_ln117_906_reg_1692 | and_ln102_1265_fu_1133_p2);

assign or_ln117_908_fu_1148_p2 = (or_ln117_904_reg_1684_pp0_iter5_reg | and_ln102_1236_reg_1650_pp0_iter5_reg);

assign or_ln117_909_fu_1159_p2 = (or_ln117_908_fu_1148_p2 | and_ln102_1266_fu_1138_p2);

assign or_ln117_910_fu_1173_p2 = (or_ln117_908_fu_1148_p2 | and_ln102_1244_fu_1124_p2);

assign or_ln117_911_fu_1210_p2 = (or_ln117_910_reg_1702 | and_ln102_1268_fu_1205_p2);

assign or_ln117_fu_612_p2 = (and_ln102_1247_fu_606_p2 | and_ln102_1237_fu_586_p2);

assign select_ln117_1000_fu_1179_p3 = ((or_ln117_909_fu_1159_p2[0:0] == 1'b1) ? select_ln117_999_fu_1165_p3 : 5'd29);

assign select_ln117_1001_fu_1187_p3 = ((or_ln117_910_fu_1173_p2[0:0] == 1'b1) ? select_ln117_1000_fu_1179_p3 : 5'd30);

assign select_ln117_974_fu_682_p3 = ((or_ln117_reg_1572[0:0] == 1'b1) ? select_ln117_fu_675_p3 : 2'd3);

assign select_ln117_975_fu_698_p3 = ((and_ln102_1233_reg_1548[0:0] == 1'b1) ? zext_ln117_106_fu_689_p1 : 3'd4);

assign select_ln117_976_fu_709_p3 = ((or_ln117_887_fu_693_p2[0:0] == 1'b1) ? select_ln117_975_fu_698_p3 : 3'd5);

assign select_ln117_977_fu_723_p3 = ((or_ln117_888_fu_705_p2[0:0] == 1'b1) ? select_ln117_976_fu_709_p3 : 3'd6);

assign select_ln117_978_fu_731_p3 = ((or_ln117_889_fu_717_p2[0:0] == 1'b1) ? select_ln117_977_fu_723_p3 : 3'd7);

assign select_ln117_979_fu_743_p3 = ((and_ln102_reg_1532_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_107_fu_739_p1 : 4'd8);

assign select_ln117_980_fu_812_p3 = ((or_ln117_890_fu_807_p2[0:0] == 1'b1) ? select_ln117_979_reg_1600 : 4'd9);

assign select_ln117_981_fu_824_p3 = ((or_ln117_891_reg_1605[0:0] == 1'b1) ? select_ln117_980_fu_812_p3 : 4'd10);

assign select_ln117_982_fu_835_p3 = ((or_ln117_892_fu_819_p2[0:0] == 1'b1) ? select_ln117_981_fu_824_p3 : 4'd11);

assign select_ln117_983_fu_849_p3 = ((or_ln117_893_fu_831_p2[0:0] == 1'b1) ? select_ln117_982_fu_835_p3 : 4'd12);

assign select_ln117_984_fu_863_p3 = ((or_ln117_894_fu_843_p2[0:0] == 1'b1) ? select_ln117_983_fu_849_p3 : 4'd13);

assign select_ln117_985_fu_871_p3 = ((or_ln117_895_fu_857_p2[0:0] == 1'b1) ? select_ln117_984_fu_863_p3 : 4'd14);

assign select_ln117_986_fu_947_p3 = ((or_ln117_896_fu_942_p2[0:0] == 1'b1) ? select_ln117_985_reg_1640 : 4'd15);

assign select_ln117_987_fu_963_p3 = ((icmp_ln86_reg_1358_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_108_fu_954_p1 : 5'd16);

assign select_ln117_988_fu_974_p3 = ((or_ln117_897_fu_958_p2[0:0] == 1'b1) ? select_ln117_987_fu_963_p3 : 5'd17);

assign select_ln117_989_fu_988_p3 = ((or_ln117_898_fu_970_p2[0:0] == 1'b1) ? select_ln117_988_fu_974_p3 : 5'd18);

assign select_ln117_990_fu_1000_p3 = ((or_ln117_899_fu_982_p2[0:0] == 1'b1) ? select_ln117_989_fu_988_p3 : 5'd19);

assign select_ln117_991_fu_1008_p3 = ((or_ln117_900_fu_996_p2[0:0] == 1'b1) ? select_ln117_990_fu_1000_p3 : 5'd20);

assign select_ln117_992_fu_1059_p3 = ((or_ln117_901_fu_1054_p2[0:0] == 1'b1) ? select_ln117_991_reg_1673 : 5'd21);

assign select_ln117_993_fu_1071_p3 = ((or_ln117_902_reg_1678[0:0] == 1'b1) ? select_ln117_992_fu_1059_p3 : 5'd22);

assign select_ln117_994_fu_1078_p3 = ((or_ln117_903_fu_1066_p2[0:0] == 1'b1) ? select_ln117_993_fu_1071_p3 : 5'd23);

assign select_ln117_995_fu_1091_p3 = ((or_ln117_904_reg_1684[0:0] == 1'b1) ? select_ln117_994_fu_1078_p3 : 5'd24);

assign select_ln117_996_fu_1103_p3 = ((or_ln117_905_fu_1086_p2[0:0] == 1'b1) ? select_ln117_995_fu_1091_p3 : 5'd25);

assign select_ln117_997_fu_1111_p3 = ((or_ln117_906_fu_1098_p2[0:0] == 1'b1) ? select_ln117_996_fu_1103_p3 : 5'd26);

assign select_ln117_998_fu_1152_p3 = ((or_ln117_907_fu_1143_p2[0:0] == 1'b1) ? select_ln117_997_reg_1697 : 5'd27);

assign select_ln117_999_fu_1165_p3 = ((or_ln117_908_fu_1148_p2[0:0] == 1'b1) ? select_ln117_998_fu_1152_p3 : 5'd28);

assign select_ln117_fu_675_p3 = ((and_ln102_1237_reg_1560[0:0] == 1'b1) ? zext_ln117_fu_671_p1 : 2'd2);

assign xor_ln104_476_fu_562_p2 = (icmp_ln86_1005_reg_1369 ^ 1'd1);

assign xor_ln104_477_fu_759_p2 = (icmp_ln86_1006_reg_1374_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_478_fu_576_p2 = (icmp_ln86_1007_reg_1380 ^ 1'd1);

assign xor_ln104_479_fu_627_p2 = (icmp_ln86_1008_reg_1386_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_480_fu_879_p2 = (icmp_ln86_1009_reg_1392_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_481_fu_893_p2 = (icmp_ln86_1010_reg_1398_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_482_fu_591_p2 = (icmp_ln86_1011_reg_1404 ^ 1'd1);

assign xor_ln104_483_fu_637_p2 = (icmp_ln86_1012_reg_1410_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_484_fu_774_p2 = (icmp_ln86_1013_reg_1416_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_485_fu_903_p2 = (icmp_ln86_1014_reg_1422_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_486_fu_908_p2 = (icmp_ln86_1015_reg_1428_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_487_fu_1026_p2 = (icmp_ln86_1016_reg_1434_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_488_fu_1119_p2 = (icmp_ln86_1017_reg_1440_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_489_fu_1195_p2 = (icmp_ln86_1018_reg_1446_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_618_p2 = (icmp_ln86_reg_1358_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_665_p2 = (1'd1 ^ and_ln102_1245_fu_647_p2);

assign zext_ln117_106_fu_689_p1 = select_ln117_974_fu_682_p3;

assign zext_ln117_107_fu_739_p1 = select_ln117_978_fu_731_p3;

assign zext_ln117_108_fu_954_p1 = select_ln117_986_fu_947_p3;

assign zext_ln117_fu_671_p1 = xor_ln117_fu_665_p2;

endmodule //conifer_jettag_accelerator_decision_function_64
