
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//free_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401330 <ferror@plt+0x60>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_exit@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_exit@plt>:
  401130:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <error@plt>:
  401160:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <strtod@plt>:
  401170:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <meminfo@plt>:
  401180:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <__fpending@plt>:
  4011a0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <bindtextdomain@plt>:
  4011d0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <__libc_start_main@plt>:
  4011e0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <__gmon_start__@plt>:
  4011f0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__ctype_b_loc@plt>:
  401230:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strtol@plt>:
  401240:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <usleep@plt>:
  401260:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <dcgettext@plt>:
  401270:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <printf@plt>:
  401280:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <__errno_location@plt>:
  401290:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <putchar@plt>:
  4012a0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fprintf@plt>:
  4012b0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <setlocale@plt>:
  4012c0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <ferror@plt>:
  4012d0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

Disassembly of section .text:

00000000004012e0 <.text>:
  4012e0:	mov	x29, #0x0                   	// #0
  4012e4:	mov	x30, #0x0                   	// #0
  4012e8:	mov	x5, x0
  4012ec:	ldr	x1, [sp]
  4012f0:	add	x2, sp, #0x8
  4012f4:	mov	x6, sp
  4012f8:	movz	x0, #0x0, lsl #48
  4012fc:	movk	x0, #0x0, lsl #32
  401300:	movk	x0, #0x40, lsl #16
  401304:	movk	x0, #0x1420
  401308:	movz	x3, #0x0, lsl #48
  40130c:	movk	x3, #0x0, lsl #32
  401310:	movk	x3, #0x40, lsl #16
  401314:	movk	x3, #0x53c8
  401318:	movz	x4, #0x0, lsl #48
  40131c:	movk	x4, #0x0, lsl #32
  401320:	movk	x4, #0x40, lsl #16
  401324:	movk	x4, #0x5448
  401328:	bl	4011e0 <__libc_start_main@plt>
  40132c:	bl	401200 <abort@plt>
  401330:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401334:	ldr	x0, [x0, #4064]
  401338:	cbz	x0, 401340 <ferror@plt+0x70>
  40133c:	b	4011f0 <__gmon_start__@plt>
  401340:	ret
  401344:	nop
  401348:	adrp	x0, 417000 <ferror@plt+0x15d30>
  40134c:	add	x0, x0, #0xe8
  401350:	adrp	x1, 417000 <ferror@plt+0x15d30>
  401354:	add	x1, x1, #0xe8
  401358:	cmp	x1, x0
  40135c:	b.eq	401374 <ferror@plt+0xa4>  // b.none
  401360:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401364:	ldr	x1, [x1, #1144]
  401368:	cbz	x1, 401374 <ferror@plt+0xa4>
  40136c:	mov	x16, x1
  401370:	br	x16
  401374:	ret
  401378:	adrp	x0, 417000 <ferror@plt+0x15d30>
  40137c:	add	x0, x0, #0xe8
  401380:	adrp	x1, 417000 <ferror@plt+0x15d30>
  401384:	add	x1, x1, #0xe8
  401388:	sub	x1, x1, x0
  40138c:	lsr	x2, x1, #63
  401390:	add	x1, x2, x1, asr #3
  401394:	cmp	xzr, x1, asr #1
  401398:	asr	x1, x1, #1
  40139c:	b.eq	4013b4 <ferror@plt+0xe4>  // b.none
  4013a0:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4013a4:	ldr	x2, [x2, #1152]
  4013a8:	cbz	x2, 4013b4 <ferror@plt+0xe4>
  4013ac:	mov	x16, x2
  4013b0:	br	x16
  4013b4:	ret
  4013b8:	stp	x29, x30, [sp, #-32]!
  4013bc:	mov	x29, sp
  4013c0:	str	x19, [sp, #16]
  4013c4:	adrp	x19, 417000 <ferror@plt+0x15d30>
  4013c8:	ldrb	w0, [x19, #384]
  4013cc:	cbnz	w0, 4013dc <ferror@plt+0x10c>
  4013d0:	bl	401348 <ferror@plt+0x78>
  4013d4:	mov	w0, #0x1                   	// #1
  4013d8:	strb	w0, [x19, #384]
  4013dc:	ldr	x19, [sp, #16]
  4013e0:	ldp	x29, x30, [sp], #32
  4013e4:	ret
  4013e8:	b	401378 <ferror@plt+0xa8>
  4013ec:	cbz	w1, 401418 <ferror@plt+0x148>
  4013f0:	str	d8, [sp, #-32]!
  4013f4:	sub	w1, w1, #0x1
  4013f8:	stp	x29, x30, [sp, #16]
  4013fc:	mov	x29, sp
  401400:	ucvtf	d8, w0
  401404:	bl	4013ec <ferror@plt+0x11c>
  401408:	ldp	x29, x30, [sp, #16]
  40140c:	fmul	d0, d0, d8
  401410:	ldr	d8, [sp], #32
  401414:	ret
  401418:	fmov	d0, #1.000000000000000000e+00
  40141c:	ret
  401420:	sub	sp, sp, #0x130
  401424:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401428:	ldr	x8, [x8, #336]
  40142c:	stp	x22, x21, [sp, #272]
  401430:	mov	x21, x1
  401434:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401438:	mov	w22, w0
  40143c:	adrp	x9, 417000 <ferror@plt+0x15d30>
  401440:	add	x1, x1, #0xed0
  401444:	mov	w0, #0x6                   	// #6
  401448:	str	d8, [sp, #192]
  40144c:	stp	x29, x30, [sp, #208]
  401450:	stp	x28, x27, [sp, #224]
  401454:	stp	x26, x25, [sp, #240]
  401458:	stp	x24, x23, [sp, #256]
  40145c:	stp	x20, x19, [sp, #288]
  401460:	add	x29, sp, #0xc0
  401464:	str	x8, [x9, #240]
  401468:	bl	4012c0 <setlocale@plt>
  40146c:	adrp	x19, 405000 <ferror@plt+0x3d30>
  401470:	add	x19, x19, #0x8fc
  401474:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401478:	add	x1, x1, #0x906
  40147c:	mov	x0, x19
  401480:	bl	4011d0 <bindtextdomain@plt>
  401484:	mov	x0, x19
  401488:	bl	401210 <textdomain@plt>
  40148c:	adrp	x0, 402000 <ferror@plt+0xd30>
  401490:	add	x0, x0, #0x77c
  401494:	bl	405450 <ferror@plt+0x4180>
  401498:	mov	w20, #0x2400                	// #9216
  40149c:	adrp	x23, 405000 <ferror@plt+0x3d30>
  4014a0:	adrp	x24, 405000 <ferror@plt+0x3d30>
  4014a4:	adrp	x26, 405000 <ferror@plt+0x3d30>
  4014a8:	mov	w25, wzr
  4014ac:	mov	w19, wzr
  4014b0:	mov	w28, wzr
  4014b4:	movk	w20, #0x4974, lsl #16
  4014b8:	add	x23, x23, #0x918
  4014bc:	add	x24, x24, #0x5f0
  4014c0:	add	x26, x26, #0x488
  4014c4:	fmov	s8, #1.000000000000000000e+00
  4014c8:	str	xzr, [x29, #8]
  4014cc:	mov	w0, w22
  4014d0:	mov	x1, x21
  4014d4:	mov	x2, x23
  4014d8:	mov	x3, x24
  4014dc:	mov	x4, xzr
  4014e0:	mov	w27, w25
  4014e4:	bl	401220 <getopt_long@plt>
  4014e8:	sub	w8, w0, #0x56
  4014ec:	cmp	w8, #0xb2
  4014f0:	b.hi	4018a0 <ferror@plt+0x5d0>  // b.pmore
  4014f4:	adr	x9, 401504 <ferror@plt+0x234>
  4014f8:	ldrh	w10, [x26, x8, lsl #1]
  4014fc:	add	x9, x9, x10, lsl #2
  401500:	br	x9
  401504:	mov	w25, #0x1                   	// #1
  401508:	mov	w28, #0x1                   	// #1
  40150c:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  401510:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401514:	mov	w2, #0x5                   	// #5
  401518:	mov	x0, xzr
  40151c:	add	x1, x1, #0xaa0
  401520:	bl	401270 <dcgettext@plt>
  401524:	mov	x2, x0
  401528:	mov	w0, #0x1                   	// #1
  40152c:	mov	w1, wzr
  401530:	mov	w25, #0x1                   	// #1
  401534:	bl	401160 <error@plt>
  401538:	mov	w28, #0x1                   	// #1
  40153c:	b	4014cc <ferror@plt+0x1fc>
  401540:	mov	w28, #0x3                   	// #3
  401544:	mov	w25, #0x1                   	// #1
  401548:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  40154c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401550:	mov	w2, #0x5                   	// #5
  401554:	mov	x0, xzr
  401558:	add	x1, x1, #0xaa0
  40155c:	bl	401270 <dcgettext@plt>
  401560:	mov	x2, x0
  401564:	mov	w0, #0x1                   	// #1
  401568:	mov	w1, wzr
  40156c:	mov	w25, #0x1                   	// #1
  401570:	bl	401160 <error@plt>
  401574:	mov	w28, #0x3                   	// #3
  401578:	b	4014cc <ferror@plt+0x1fc>
  40157c:	cbz	w27, 4015a4 <ferror@plt+0x2d4>
  401580:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401584:	mov	w2, #0x5                   	// #5
  401588:	mov	x0, xzr
  40158c:	add	x1, x1, #0xaa0
  401590:	bl	401270 <dcgettext@plt>
  401594:	mov	x2, x0
  401598:	mov	w0, #0x1                   	// #1
  40159c:	mov	w1, wzr
  4015a0:	bl	401160 <error@plt>
  4015a4:	orr	w19, w19, #0x20
  4015a8:	mov	w28, #0x3                   	// #3
  4015ac:	mov	w25, #0x1                   	// #1
  4015b0:	b	4014cc <ferror@plt+0x1fc>
  4015b4:	orr	w19, w19, #0x2
  4015b8:	mov	w25, w27
  4015bc:	b	4014cc <ferror@plt+0x1fc>
  4015c0:	orr	w19, w19, #0x10
  4015c4:	mov	w25, w27
  4015c8:	b	4014cc <ferror@plt+0x1fc>
  4015cc:	cbz	w27, 4015f4 <ferror@plt+0x324>
  4015d0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4015d4:	mov	w2, #0x5                   	// #5
  4015d8:	mov	x0, xzr
  4015dc:	add	x1, x1, #0xaa0
  4015e0:	bl	401270 <dcgettext@plt>
  4015e4:	mov	x2, x0
  4015e8:	mov	w0, #0x1                   	// #1
  4015ec:	mov	w1, wzr
  4015f0:	bl	401160 <error@plt>
  4015f4:	orr	w19, w19, #0x20
  4015f8:	mov	w28, #0x6                   	// #6
  4015fc:	mov	w25, #0x1                   	// #1
  401600:	b	4014cc <ferror@plt+0x1fc>
  401604:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401608:	ldr	x25, [x8, #256]
  40160c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401610:	mov	w2, #0x5                   	// #5
  401614:	mov	x0, xzr
  401618:	add	x1, x1, #0x96b
  40161c:	orr	w19, w19, #0xc0
  401620:	bl	401270 <dcgettext@plt>
  401624:	mov	x1, x0
  401628:	mov	x0, x25
  40162c:	bl	402394 <ferror@plt+0x10c4>
  401630:	cmp	w0, #0x0
  401634:	mov	w25, w27
  401638:	str	x0, [x29, #8]
  40163c:	b.gt	4014cc <ferror@plt+0x1fc>
  401640:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401644:	mov	w2, #0x5                   	// #5
  401648:	mov	x0, xzr
  40164c:	add	x1, x1, #0x98a
  401650:	bl	401270 <dcgettext@plt>
  401654:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401658:	ldr	x3, [x8, #256]
  40165c:	mov	x2, x0
  401660:	mov	w0, #0x1                   	// #1
  401664:	mov	w1, #0x22                  	// #34
  401668:	b	4017dc <ferror@plt+0x50c>
  40166c:	mov	w28, #0x4                   	// #4
  401670:	mov	w25, #0x1                   	// #1
  401674:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  401678:	adrp	x1, 405000 <ferror@plt+0x3d30>
  40167c:	mov	w2, #0x5                   	// #5
  401680:	mov	x0, xzr
  401684:	add	x1, x1, #0xaa0
  401688:	bl	401270 <dcgettext@plt>
  40168c:	mov	x2, x0
  401690:	mov	w0, #0x1                   	// #1
  401694:	mov	w1, wzr
  401698:	mov	w25, #0x1                   	// #1
  40169c:	bl	401160 <error@plt>
  4016a0:	mov	w28, #0x4                   	// #4
  4016a4:	b	4014cc <ferror@plt+0x1fc>
  4016a8:	mov	w28, #0x2                   	// #2
  4016ac:	mov	w25, #0x1                   	// #1
  4016b0:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  4016b4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4016b8:	mov	w2, #0x5                   	// #5
  4016bc:	mov	x0, xzr
  4016c0:	add	x1, x1, #0xaa0
  4016c4:	bl	401270 <dcgettext@plt>
  4016c8:	mov	x2, x0
  4016cc:	mov	w0, #0x1                   	// #1
  4016d0:	mov	w1, wzr
  4016d4:	mov	w25, #0x1                   	// #1
  4016d8:	bl	401160 <error@plt>
  4016dc:	mov	w28, #0x2                   	// #2
  4016e0:	b	4014cc <ferror@plt+0x1fc>
  4016e4:	orr	w19, w19, #0x20
  4016e8:	mov	w25, w27
  4016ec:	b	4014cc <ferror@plt+0x1fc>
  4016f0:	cbz	w27, 401718 <ferror@plt+0x448>
  4016f4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4016f8:	mov	w2, #0x5                   	// #5
  4016fc:	mov	x0, xzr
  401700:	add	x1, x1, #0xaa0
  401704:	bl	401270 <dcgettext@plt>
  401708:	mov	x2, x0
  40170c:	mov	w0, #0x1                   	// #1
  401710:	mov	w1, wzr
  401714:	bl	401160 <error@plt>
  401718:	orr	w19, w19, #0x20
  40171c:	mov	w28, #0x4                   	// #4
  401720:	mov	w25, #0x1                   	// #1
  401724:	b	4014cc <ferror@plt+0x1fc>
  401728:	mov	w28, #0x6                   	// #6
  40172c:	mov	w25, #0x1                   	// #1
  401730:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  401734:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401738:	mov	w2, #0x5                   	// #5
  40173c:	mov	x0, xzr
  401740:	add	x1, x1, #0xaa0
  401744:	bl	401270 <dcgettext@plt>
  401748:	mov	x2, x0
  40174c:	mov	w0, #0x1                   	// #1
  401750:	mov	w1, wzr
  401754:	mov	w25, #0x1                   	// #1
  401758:	bl	401160 <error@plt>
  40175c:	mov	w28, #0x6                   	// #6
  401760:	b	4014cc <ferror@plt+0x1fc>
  401764:	orr	w19, w19, #0x4
  401768:	mov	w25, w27
  40176c:	b	4014cc <ferror@plt+0x1fc>
  401770:	orr	w19, w19, #0x40
  401774:	bl	401290 <__errno_location@plt>
  401778:	str	wzr, [x0]
  40177c:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401780:	ldr	x0, [x8, #256]
  401784:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401788:	add	x1, x1, #0x926
  40178c:	bl	4024c8 <ferror@plt+0x11f8>
  401790:	mov	x8, #0x848000000000        	// #145685290680320
  401794:	movk	x8, #0x412e, lsl #48
  401798:	fmov	d1, x8
  40179c:	fmul	d0, d0, d1
  4017a0:	fcvt	s0, d0
  4017a4:	fcmp	s0, s8
  4017a8:	fmov	w20, s0
  4017ac:	mov	w25, w27
  4017b0:	b.pl	4014cc <ferror@plt+0x1fc>  // b.nfrst
  4017b4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4017b8:	mov	w2, #0x5                   	// #5
  4017bc:	mov	x0, xzr
  4017c0:	add	x1, x1, #0x93e
  4017c4:	bl	401270 <dcgettext@plt>
  4017c8:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4017cc:	ldr	x3, [x8, #256]
  4017d0:	mov	x2, x0
  4017d4:	mov	w0, #0x1                   	// #1
  4017d8:	mov	w1, wzr
  4017dc:	bl	401160 <error@plt>
  4017e0:	mov	w25, w27
  4017e4:	b	4014cc <ferror@plt+0x1fc>
  4017e8:	orr	w19, w19, #0x8
  4017ec:	mov	w25, w27
  4017f0:	b	4014cc <ferror@plt+0x1fc>
  4017f4:	cbz	w27, 40181c <ferror@plt+0x54c>
  4017f8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4017fc:	mov	w2, #0x5                   	// #5
  401800:	mov	x0, xzr
  401804:	add	x1, x1, #0xaa0
  401808:	bl	401270 <dcgettext@plt>
  40180c:	mov	x2, x0
  401810:	mov	w0, #0x1                   	// #1
  401814:	mov	w1, wzr
  401818:	bl	401160 <error@plt>
  40181c:	orr	w19, w19, #0x20
  401820:	mov	w28, #0x2                   	// #2
  401824:	mov	w25, #0x1                   	// #1
  401828:	b	4014cc <ferror@plt+0x1fc>
  40182c:	cbz	w27, 401854 <ferror@plt+0x584>
  401830:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401834:	mov	w2, #0x5                   	// #5
  401838:	mov	x0, xzr
  40183c:	add	x1, x1, #0xaa0
  401840:	bl	401270 <dcgettext@plt>
  401844:	mov	x2, x0
  401848:	mov	w0, #0x1                   	// #1
  40184c:	mov	w1, wzr
  401850:	bl	401160 <error@plt>
  401854:	orr	w19, w19, #0x20
  401858:	mov	w28, #0x5                   	// #5
  40185c:	mov	w25, #0x1                   	// #1
  401860:	b	4014cc <ferror@plt+0x1fc>
  401864:	mov	w28, #0x5                   	// #5
  401868:	mov	w25, #0x1                   	// #1
  40186c:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  401870:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401874:	mov	w2, #0x5                   	// #5
  401878:	mov	x0, xzr
  40187c:	add	x1, x1, #0xaa0
  401880:	mov	w28, #0x5                   	// #5
  401884:	bl	401270 <dcgettext@plt>
  401888:	mov	x2, x0
  40188c:	mov	w0, #0x1                   	// #1
  401890:	mov	w1, wzr
  401894:	mov	w25, #0x1                   	// #1
  401898:	bl	401160 <error@plt>
  40189c:	b	4014cc <ferror@plt+0x1fc>
  4018a0:	cmn	w0, #0x1
  4018a4:	b.ne	401e18 <ferror@plt+0xb48>  // b.any
  4018a8:	fmov	s0, w20
  4018ac:	fcvtzu	w8, s0
  4018b0:	stur	w8, [x29, #-76]
  4018b4:	adrp	x8, 405000 <ferror@plt+0x3d30>
  4018b8:	adrp	x9, 405000 <ferror@plt+0x3d30>
  4018bc:	add	x8, x8, #0xa28
  4018c0:	add	x9, x9, #0x9cc
  4018c4:	tst	w19, #0x8
  4018c8:	csel	x8, x9, x8, ne  // ne = any
  4018cc:	stur	x8, [x29, #-88]
  4018d0:	mov	w21, w28
  4018d4:	adrp	x22, 405000 <ferror@plt+0x3d30>
  4018d8:	adrp	x25, 405000 <ferror@plt+0x3d30>
  4018dc:	adrp	x26, 417000 <ferror@plt+0x15d30>
  4018e0:	add	x22, x22, #0xa78
  4018e4:	add	x25, x25, #0xa82
  4018e8:	add	x26, x26, #0x181
  4018ec:	adrp	x28, 417000 <ferror@plt+0x15d30>
  4018f0:	bfi	x21, x20, #32, #32
  4018f4:	adrp	x27, 417000 <ferror@plt+0x15d30>
  4018f8:	bl	401180 <meminfo@plt>
  4018fc:	ldur	x1, [x29, #-88]
  401900:	mov	w2, #0x5                   	// #5
  401904:	mov	x0, xzr
  401908:	bl	401270 <dcgettext@plt>
  40190c:	bl	401280 <printf@plt>
  401910:	mov	w0, #0xa                   	// #10
  401914:	bl	4012a0 <putchar@plt>
  401918:	adrp	x1, 405000 <ferror@plt+0x3d30>
  40191c:	mov	w2, #0x5                   	// #5
  401920:	mov	x0, xzr
  401924:	add	x1, x1, #0xa7d
  401928:	bl	401270 <dcgettext@plt>
  40192c:	mov	x1, x0
  401930:	mov	x0, x22
  401934:	mov	x24, x22
  401938:	bl	401280 <printf@plt>
  40193c:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401940:	ldr	x0, [x8, #376]
  401944:	ldr	x8, [x29, #8]
  401948:	mov	w1, w19
  40194c:	mov	x2, x21
  401950:	mov	w22, w8
  401954:	ldur	x8, [x29, #-16]
  401958:	and	x8, x8, #0xffffffff00000000
  40195c:	orr	x3, x8, x22
  401960:	stur	x3, [x29, #-16]
  401964:	bl	402158 <ferror@plt+0xe88>
  401968:	mov	x0, x25
  40196c:	mov	x1, x26
  401970:	bl	401280 <printf@plt>
  401974:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401978:	ldr	x0, [x8, #328]
  40197c:	ldur	x8, [x29, #-24]
  401980:	mov	w1, w19
  401984:	mov	x2, x21
  401988:	and	x8, x8, #0xffffffff00000000
  40198c:	orr	x3, x8, x22
  401990:	stur	x3, [x29, #-24]
  401994:	bl	402158 <ferror@plt+0xe88>
  401998:	mov	x0, x25
  40199c:	mov	x1, x26
  4019a0:	bl	401280 <printf@plt>
  4019a4:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4019a8:	ldr	x0, [x8, #352]
  4019ac:	ldur	x8, [x29, #-32]
  4019b0:	mov	w1, w19
  4019b4:	mov	x2, x21
  4019b8:	and	x8, x8, #0xffffffff00000000
  4019bc:	orr	x3, x8, x22
  4019c0:	stur	x3, [x29, #-32]
  4019c4:	bl	402158 <ferror@plt+0xe88>
  4019c8:	mov	x0, x25
  4019cc:	mov	x1, x26
  4019d0:	bl	401280 <printf@plt>
  4019d4:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4019d8:	ldr	x0, [x8, #304]
  4019dc:	ldur	x8, [x29, #-40]
  4019e0:	mov	w1, w19
  4019e4:	mov	x2, x21
  4019e8:	and	x8, x8, #0xffffffff00000000
  4019ec:	orr	x3, x8, x22
  4019f0:	stur	x3, [x29, #-40]
  4019f4:	bl	402158 <ferror@plt+0xe88>
  4019f8:	mov	x0, x25
  4019fc:	mov	x1, x26
  401a00:	bl	401280 <printf@plt>
  401a04:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401a08:	ldr	x0, [x8, #272]
  401a0c:	tbz	w19, #3, 401a54 <ferror@plt+0x784>
  401a10:	ldr	x8, [sp, #96]
  401a14:	mov	w1, w19
  401a18:	mov	x2, x21
  401a1c:	and	x8, x8, #0xffffffff00000000
  401a20:	orr	x3, x8, x22
  401a24:	str	x3, [sp, #96]
  401a28:	bl	402158 <ferror@plt+0xe88>
  401a2c:	mov	x0, x25
  401a30:	mov	x1, x26
  401a34:	bl	401280 <printf@plt>
  401a38:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401a3c:	ldr	x0, [x8, #320]
  401a40:	ldr	x8, [sp, #64]
  401a44:	and	x8, x8, #0xffffffff00000000
  401a48:	orr	x3, x8, x22
  401a4c:	str	x3, [sp, #64]
  401a50:	b	401a70 <ferror@plt+0x7a0>
  401a54:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401a58:	ldr	x9, [sp, #40]
  401a5c:	ldr	x8, [x8, #320]
  401a60:	and	x9, x9, #0xffffffff00000000
  401a64:	orr	x3, x9, x22
  401a68:	add	x0, x8, x0
  401a6c:	str	x3, [sp, #40]
  401a70:	mov	w1, w19
  401a74:	mov	x2, x21
  401a78:	mov	x20, x28
  401a7c:	bl	402158 <ferror@plt+0xe88>
  401a80:	mov	x0, x25
  401a84:	mov	x1, x26
  401a88:	bl	401280 <printf@plt>
  401a8c:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401a90:	ldr	x0, [x8, #288]
  401a94:	ldur	x8, [x29, #-48]
  401a98:	mov	w1, w19
  401a9c:	mov	x2, x21
  401aa0:	and	x8, x8, #0xffffffff00000000
  401aa4:	orr	x3, x8, x22
  401aa8:	stur	x3, [x29, #-48]
  401aac:	bl	402158 <ferror@plt+0xe88>
  401ab0:	mov	x0, x25
  401ab4:	mov	x1, x26
  401ab8:	bl	401280 <printf@plt>
  401abc:	mov	w0, #0xa                   	// #10
  401ac0:	bl	4012a0 <putchar@plt>
  401ac4:	tbnz	w19, #2, 401ad0 <ferror@plt+0x800>
  401ac8:	mov	x28, x24
  401acc:	b	401c4c <ferror@plt+0x97c>
  401ad0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ad4:	mov	w2, #0x5                   	// #5
  401ad8:	mov	x0, xzr
  401adc:	add	x1, x1, #0xa88
  401ae0:	bl	401270 <dcgettext@plt>
  401ae4:	mov	x1, x0
  401ae8:	mov	x0, x24
  401aec:	mov	x28, x24
  401af0:	bl	401280 <printf@plt>
  401af4:	ldr	x8, [sp, #88]
  401af8:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401afc:	ldr	x0, [x23, #368]
  401b00:	mov	w1, w19
  401b04:	and	x8, x8, #0xffffffff00000000
  401b08:	orr	x3, x8, x22
  401b0c:	mov	x2, x21
  401b10:	str	x3, [sp, #88]
  401b14:	bl	402158 <ferror@plt+0xe88>
  401b18:	mov	x0, x25
  401b1c:	mov	x1, x26
  401b20:	bl	401280 <printf@plt>
  401b24:	ldr	x8, [x23, #368]
  401b28:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401b2c:	ldr	x10, [sp, #80]
  401b30:	ldr	x9, [x23, #232]
  401b34:	mov	w1, w19
  401b38:	mov	x2, x21
  401b3c:	and	x10, x10, #0xffffffff00000000
  401b40:	sub	x0, x8, x9
  401b44:	orr	x3, x10, x22
  401b48:	str	x3, [sp, #80]
  401b4c:	bl	402158 <ferror@plt+0xe88>
  401b50:	mov	x0, x25
  401b54:	mov	x1, x26
  401b58:	bl	401280 <printf@plt>
  401b5c:	ldr	x8, [sp, #72]
  401b60:	ldr	x0, [x23, #232]
  401b64:	mov	w1, w19
  401b68:	mov	x2, x21
  401b6c:	and	x8, x8, #0xffffffff00000000
  401b70:	orr	x3, x8, x22
  401b74:	str	x3, [sp, #72]
  401b78:	bl	402158 <ferror@plt+0xe88>
  401b7c:	mov	x0, x25
  401b80:	mov	x1, x26
  401b84:	bl	401280 <printf@plt>
  401b88:	mov	w0, #0xa                   	// #10
  401b8c:	bl	4012a0 <putchar@plt>
  401b90:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401b94:	mov	w2, #0x5                   	// #5
  401b98:	mov	x0, xzr
  401b9c:	add	x1, x1, #0xa8d
  401ba0:	bl	401270 <dcgettext@plt>
  401ba4:	mov	x1, x0
  401ba8:	mov	x0, x24
  401bac:	bl	401280 <printf@plt>
  401bb0:	ldr	x8, [sp, #56]
  401bb4:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401bb8:	ldr	x0, [x23, #312]
  401bbc:	mov	w1, w19
  401bc0:	and	x8, x8, #0xffffffff00000000
  401bc4:	orr	x3, x8, x22
  401bc8:	mov	x2, x21
  401bcc:	str	x3, [sp, #56]
  401bd0:	bl	402158 <ferror@plt+0xe88>
  401bd4:	mov	x0, x25
  401bd8:	mov	x1, x26
  401bdc:	bl	401280 <printf@plt>
  401be0:	ldr	x8, [x23, #312]
  401be4:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401be8:	ldr	x10, [sp, #48]
  401bec:	ldr	x9, [x23, #280]
  401bf0:	mov	w1, w19
  401bf4:	mov	x2, x21
  401bf8:	and	x10, x10, #0xffffffff00000000
  401bfc:	sub	x0, x8, x9
  401c00:	orr	x3, x10, x22
  401c04:	str	x3, [sp, #48]
  401c08:	bl	402158 <ferror@plt+0xe88>
  401c0c:	mov	x0, x25
  401c10:	mov	x1, x26
  401c14:	bl	401280 <printf@plt>
  401c18:	ldr	x8, [sp, #32]
  401c1c:	ldr	x0, [x23, #280]
  401c20:	mov	w1, w19
  401c24:	mov	x2, x21
  401c28:	and	x8, x8, #0xffffffff00000000
  401c2c:	orr	x3, x8, x22
  401c30:	str	x3, [sp, #32]
  401c34:	bl	402158 <ferror@plt+0xe88>
  401c38:	mov	x0, x25
  401c3c:	mov	x1, x26
  401c40:	bl	401280 <printf@plt>
  401c44:	mov	w0, #0xa                   	// #10
  401c48:	bl	4012a0 <putchar@plt>
  401c4c:	ldur	x23, [x29, #-56]
  401c50:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401c54:	mov	w2, #0x5                   	// #5
  401c58:	mov	x0, xzr
  401c5c:	add	x1, x1, #0xa93
  401c60:	bl	401270 <dcgettext@plt>
  401c64:	mov	x1, x0
  401c68:	mov	x0, x28
  401c6c:	bl	401280 <printf@plt>
  401c70:	ldr	x0, [x20, #360]
  401c74:	and	x8, x23, #0xffffffff00000000
  401c78:	orr	x3, x8, x22
  401c7c:	mov	w1, w19
  401c80:	mov	x2, x21
  401c84:	stur	x3, [x29, #-56]
  401c88:	bl	402158 <ferror@plt+0xe88>
  401c8c:	mov	x0, x25
  401c90:	mov	x1, x26
  401c94:	bl	401280 <printf@plt>
  401c98:	ldur	x8, [x29, #-64]
  401c9c:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401ca0:	ldr	x0, [x23, #296]
  401ca4:	mov	w1, w19
  401ca8:	and	x8, x8, #0xffffffff00000000
  401cac:	orr	x3, x8, x22
  401cb0:	mov	x2, x21
  401cb4:	stur	x3, [x29, #-64]
  401cb8:	bl	402158 <ferror@plt+0xe88>
  401cbc:	mov	x0, x25
  401cc0:	mov	x1, x26
  401cc4:	bl	401280 <printf@plt>
  401cc8:	ldur	x8, [x29, #-72]
  401ccc:	ldr	x0, [x27, #344]
  401cd0:	mov	w1, w19
  401cd4:	mov	x2, x21
  401cd8:	and	x8, x8, #0xffffffff00000000
  401cdc:	orr	x3, x8, x22
  401ce0:	stur	x3, [x29, #-72]
  401ce4:	bl	402158 <ferror@plt+0xe88>
  401ce8:	mov	x0, x25
  401cec:	mov	x1, x26
  401cf0:	bl	401280 <printf@plt>
  401cf4:	mov	w0, #0xa                   	// #10
  401cf8:	bl	4012a0 <putchar@plt>
  401cfc:	tbz	w19, #4, 401dd0 <ferror@plt+0xb00>
  401d00:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	mov	x0, xzr
  401d0c:	add	x1, x1, #0xa99
  401d10:	bl	401270 <dcgettext@plt>
  401d14:	mov	x1, x0
  401d18:	mov	x0, x28
  401d1c:	bl	401280 <printf@plt>
  401d20:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401d24:	ldr	x10, [sp, #24]
  401d28:	ldr	x8, [x8, #376]
  401d2c:	ldr	x9, [x20, #360]
  401d30:	mov	w1, w19
  401d34:	and	x10, x10, #0xffffffff00000000
  401d38:	orr	x3, x10, x22
  401d3c:	add	x0, x9, x8
  401d40:	mov	x2, x21
  401d44:	str	x3, [sp, #24]
  401d48:	bl	402158 <ferror@plt+0xe88>
  401d4c:	mov	x0, x25
  401d50:	mov	x1, x26
  401d54:	bl	401280 <printf@plt>
  401d58:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401d5c:	ldr	x10, [sp, #16]
  401d60:	ldr	x8, [x8, #328]
  401d64:	ldr	x9, [x23, #296]
  401d68:	mov	w1, w19
  401d6c:	and	x10, x10, #0xffffffff00000000
  401d70:	orr	x3, x10, x22
  401d74:	add	x0, x9, x8
  401d78:	mov	x2, x21
  401d7c:	str	x3, [sp, #16]
  401d80:	bl	402158 <ferror@plt+0xe88>
  401d84:	mov	x0, x25
  401d88:	mov	x1, x26
  401d8c:	bl	401280 <printf@plt>
  401d90:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401d94:	ldr	x10, [sp, #8]
  401d98:	ldr	x8, [x8, #352]
  401d9c:	ldr	x9, [x27, #344]
  401da0:	mov	w1, w19
  401da4:	and	x10, x10, #0xffffffff00000000
  401da8:	orr	x3, x10, x22
  401dac:	add	x0, x9, x8
  401db0:	mov	x2, x21
  401db4:	str	x3, [sp, #8]
  401db8:	bl	402158 <ferror@plt+0xe88>
  401dbc:	mov	x0, x25
  401dc0:	mov	x1, x26
  401dc4:	bl	401280 <printf@plt>
  401dc8:	mov	w0, #0xa                   	// #10
  401dcc:	bl	4012a0 <putchar@plt>
  401dd0:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401dd4:	ldr	x0, [x8, #264]
  401dd8:	mov	x28, x20
  401ddc:	bl	401250 <fflush@plt>
  401de0:	tbz	w19, #7, 401df4 <ferror@plt+0xb24>
  401de4:	ldr	x8, [x29, #8]
  401de8:	subs	w8, w8, #0x1
  401dec:	str	x8, [x29, #8]
  401df0:	b.le	401e10 <ferror@plt+0xb40>
  401df4:	mov	x22, x24
  401df8:	tbz	w19, #6, 401e10 <ferror@plt+0xb40>
  401dfc:	mov	w0, #0xa                   	// #10
  401e00:	bl	4012a0 <putchar@plt>
  401e04:	ldur	w0, [x29, #-76]
  401e08:	bl	401260 <usleep@plt>
  401e0c:	b	4018f8 <ferror@plt+0x628>
  401e10:	mov	w0, wzr
  401e14:	bl	401150 <exit@plt>
  401e18:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401e1c:	ldr	x0, [x8, #248]
  401e20:	bl	401e60 <ferror@plt+0xb90>
  401e24:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e28:	add	x1, x1, #0x9af
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	mov	x0, xzr
  401e34:	bl	401270 <dcgettext@plt>
  401e38:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401e3c:	ldr	x1, [x8, #336]
  401e40:	adrp	x2, 405000 <ferror@plt+0x3d30>
  401e44:	add	x2, x2, #0x9bb
  401e48:	bl	401280 <printf@plt>
  401e4c:	mov	w0, wzr
  401e50:	bl	401150 <exit@plt>
  401e54:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401e58:	ldr	x0, [x8, #264]
  401e5c:	bl	401e60 <ferror@plt+0xb90>
  401e60:	stp	x29, x30, [sp, #-32]!
  401e64:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e68:	str	x19, [sp, #16]
  401e6c:	mov	x19, x0
  401e70:	add	x1, x1, #0xaca
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	mov	x0, xzr
  401e7c:	mov	x29, sp
  401e80:	bl	401270 <dcgettext@plt>
  401e84:	mov	x1, x19
  401e88:	bl	401140 <fputs@plt>
  401e8c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e90:	add	x1, x1, #0xad3
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	mov	x0, xzr
  401e9c:	bl	401270 <dcgettext@plt>
  401ea0:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401ea4:	ldr	x2, [x8, #336]
  401ea8:	mov	x1, x0
  401eac:	mov	x0, x19
  401eb0:	bl	4012b0 <fprintf@plt>
  401eb4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401eb8:	add	x1, x1, #0xae2
  401ebc:	mov	w2, #0x5                   	// #5
  401ec0:	mov	x0, xzr
  401ec4:	bl	401270 <dcgettext@plt>
  401ec8:	mov	x1, x19
  401ecc:	bl	401140 <fputs@plt>
  401ed0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ed4:	add	x1, x1, #0xaed
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	mov	x0, xzr
  401ee0:	bl	401270 <dcgettext@plt>
  401ee4:	mov	x1, x19
  401ee8:	bl	401140 <fputs@plt>
  401eec:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ef0:	add	x1, x1, #0xb18
  401ef4:	mov	w2, #0x5                   	// #5
  401ef8:	mov	x0, xzr
  401efc:	bl	401270 <dcgettext@plt>
  401f00:	mov	x1, x19
  401f04:	bl	401140 <fputs@plt>
  401f08:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f0c:	add	x1, x1, #0xb47
  401f10:	mov	w2, #0x5                   	// #5
  401f14:	mov	x0, xzr
  401f18:	bl	401270 <dcgettext@plt>
  401f1c:	mov	x1, x19
  401f20:	bl	401140 <fputs@plt>
  401f24:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f28:	add	x1, x1, #0xb76
  401f2c:	mov	w2, #0x5                   	// #5
  401f30:	mov	x0, xzr
  401f34:	bl	401270 <dcgettext@plt>
  401f38:	mov	x1, x19
  401f3c:	bl	401140 <fputs@plt>
  401f40:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f44:	add	x1, x1, #0xba5
  401f48:	mov	w2, #0x5                   	// #5
  401f4c:	mov	x0, xzr
  401f50:	bl	401270 <dcgettext@plt>
  401f54:	mov	x1, x19
  401f58:	bl	401140 <fputs@plt>
  401f5c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f60:	add	x1, x1, #0xbd4
  401f64:	mov	w2, #0x5                   	// #5
  401f68:	mov	x0, xzr
  401f6c:	bl	401270 <dcgettext@plt>
  401f70:	mov	x1, x19
  401f74:	bl	401140 <fputs@plt>
  401f78:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f7c:	add	x1, x1, #0xc03
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	mov	x0, xzr
  401f88:	bl	401270 <dcgettext@plt>
  401f8c:	mov	x1, x19
  401f90:	bl	401140 <fputs@plt>
  401f94:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f98:	add	x1, x1, #0xc32
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	mov	x0, xzr
  401fa4:	bl	401270 <dcgettext@plt>
  401fa8:	mov	x1, x19
  401fac:	bl	401140 <fputs@plt>
  401fb0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fb4:	add	x1, x1, #0xc61
  401fb8:	mov	w2, #0x5                   	// #5
  401fbc:	mov	x0, xzr
  401fc0:	bl	401270 <dcgettext@plt>
  401fc4:	mov	x1, x19
  401fc8:	bl	401140 <fputs@plt>
  401fcc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fd0:	add	x1, x1, #0xc90
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	mov	x0, xzr
  401fdc:	bl	401270 <dcgettext@plt>
  401fe0:	mov	x1, x19
  401fe4:	bl	401140 <fputs@plt>
  401fe8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fec:	add	x1, x1, #0xcbf
  401ff0:	mov	w2, #0x5                   	// #5
  401ff4:	mov	x0, xzr
  401ff8:	bl	401270 <dcgettext@plt>
  401ffc:	mov	x1, x19
  402000:	bl	401140 <fputs@plt>
  402004:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402008:	add	x1, x1, #0xcee
  40200c:	mov	w2, #0x5                   	// #5
  402010:	mov	x0, xzr
  402014:	bl	401270 <dcgettext@plt>
  402018:	mov	x1, x19
  40201c:	bl	401140 <fputs@plt>
  402020:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402024:	add	x1, x1, #0xd1f
  402028:	mov	w2, #0x5                   	// #5
  40202c:	mov	x0, xzr
  402030:	bl	401270 <dcgettext@plt>
  402034:	mov	x1, x19
  402038:	bl	401140 <fputs@plt>
  40203c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402040:	add	x1, x1, #0xd51
  402044:	mov	w2, #0x5                   	// #5
  402048:	mov	x0, xzr
  40204c:	bl	401270 <dcgettext@plt>
  402050:	mov	x1, x19
  402054:	bl	401140 <fputs@plt>
  402058:	adrp	x1, 405000 <ferror@plt+0x3d30>
  40205c:	add	x1, x1, #0xd94
  402060:	mov	w2, #0x5                   	// #5
  402064:	mov	x0, xzr
  402068:	bl	401270 <dcgettext@plt>
  40206c:	mov	x1, x19
  402070:	bl	401140 <fputs@plt>
  402074:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402078:	add	x1, x1, #0xdc4
  40207c:	mov	w2, #0x5                   	// #5
  402080:	mov	x0, xzr
  402084:	bl	401270 <dcgettext@plt>
  402088:	mov	x1, x19
  40208c:	bl	401140 <fputs@plt>
  402090:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402094:	add	x1, x1, #0xdfa
  402098:	mov	w2, #0x5                   	// #5
  40209c:	mov	x0, xzr
  4020a0:	bl	401270 <dcgettext@plt>
  4020a4:	mov	x1, x19
  4020a8:	bl	401140 <fputs@plt>
  4020ac:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4020b0:	add	x1, x1, #0xe33
  4020b4:	mov	w2, #0x5                   	// #5
  4020b8:	mov	x0, xzr
  4020bc:	bl	401270 <dcgettext@plt>
  4020c0:	mov	x1, x19
  4020c4:	bl	401140 <fputs@plt>
  4020c8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4020cc:	add	x1, x1, #0xecf
  4020d0:	mov	w2, #0x5                   	// #5
  4020d4:	mov	x0, xzr
  4020d8:	bl	401270 <dcgettext@plt>
  4020dc:	mov	x1, x19
  4020e0:	bl	401140 <fputs@plt>
  4020e4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4020e8:	add	x1, x1, #0xe55
  4020ec:	mov	w2, #0x5                   	// #5
  4020f0:	mov	x0, xzr
  4020f4:	bl	401270 <dcgettext@plt>
  4020f8:	mov	x1, x19
  4020fc:	bl	401140 <fputs@plt>
  402100:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402104:	add	x1, x1, #0xe81
  402108:	mov	w2, #0x5                   	// #5
  40210c:	mov	x0, xzr
  402110:	bl	401270 <dcgettext@plt>
  402114:	mov	x1, x19
  402118:	bl	401140 <fputs@plt>
  40211c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402120:	add	x1, x1, #0xeb6
  402124:	mov	w2, #0x5                   	// #5
  402128:	mov	x0, xzr
  40212c:	bl	401270 <dcgettext@plt>
  402130:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402134:	mov	x1, x0
  402138:	add	x2, x2, #0xed1
  40213c:	mov	x0, x19
  402140:	bl	4012b0 <fprintf@plt>
  402144:	adrp	x8, 417000 <ferror@plt+0x15d30>
  402148:	ldr	x8, [x8, #248]
  40214c:	cmp	x8, x19
  402150:	cset	w0, eq  // eq = none
  402154:	bl	401150 <exit@plt>
  402158:	sub	sp, sp, #0x80
  40215c:	mov	w9, #0x44800000            	// #1149239296
  402160:	mov	w10, #0x447a0000            	// #1148846080
  402164:	tst	w1, #0x20
  402168:	and	w8, w1, #0x2
  40216c:	fmov	s0, w9
  402170:	fmov	s1, w10
  402174:	mov	x3, x0
  402178:	orr	w9, w8, w2
  40217c:	fcsel	s0, s1, s0, ne  // ne = any
  402180:	stp	d9, d8, [sp, #16]
  402184:	stp	x29, x30, [sp, #32]
  402188:	stp	x28, x27, [sp, #48]
  40218c:	stp	x26, x25, [sp, #64]
  402190:	stp	x24, x23, [sp, #80]
  402194:	stp	x22, x21, [sp, #96]
  402198:	stp	x20, x19, [sp, #112]
  40219c:	add	x29, sp, #0x10
  4021a0:	cbz	w9, 4021cc <ferror@plt+0xefc>
  4021a4:	mov	w19, w1
  4021a8:	cbnz	w8, 402240 <ferror@plt+0xf70>
  4021ac:	subs	w1, w2, #0x1
  4021b0:	b.ne	402204 <ferror@plt+0xf34>  // b.any
  4021b4:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4021b8:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4021bc:	lsl	x3, x3, #10
  4021c0:	add	x0, x0, #0x181
  4021c4:	add	x2, x2, #0xee4
  4021c8:	b	4021dc <ferror@plt+0xf0c>
  4021cc:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4021d0:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4021d4:	add	x0, x0, #0x181
  4021d8:	add	x2, x2, #0xee0
  4021dc:	ldp	x20, x19, [sp, #112]
  4021e0:	ldp	x22, x21, [sp, #96]
  4021e4:	ldp	x24, x23, [sp, #80]
  4021e8:	ldp	x26, x25, [sp, #64]
  4021ec:	ldp	x28, x27, [sp, #48]
  4021f0:	ldp	x29, x30, [sp, #32]
  4021f4:	ldp	d9, d8, [sp, #16]
  4021f8:	mov	w1, #0x2000                	// #8192
  4021fc:	add	sp, sp, #0x80
  402200:	b	4011b0 <snprintf@plt>
  402204:	cmp	w2, #0x2
  402208:	b.lt	402240 <ferror@plt+0xf70>  // b.tstop
  40220c:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  402210:	ucvtf	d1, x3
  402214:	fmov	d2, x8
  402218:	fcvtzu	w0, s0
  40221c:	fmul	d8, d1, d2
  402220:	bl	4013ec <ferror@plt+0x11c>
  402224:	fdiv	d0, d8, d0
  402228:	adrp	x0, 417000 <ferror@plt+0x15d30>
  40222c:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402230:	add	x0, x0, #0x181
  402234:	add	x2, x2, #0xee0
  402238:	fcvtzs	x3, d0
  40223c:	b	4021dc <ferror@plt+0xf0c>
  402240:	lsr	x8, x3, #10
  402244:	ucvtf	s1, x8
  402248:	fcvtzu	w21, s0
  40224c:	adrp	x22, 417000 <ferror@plt+0x15d30>
  402250:	adrp	x23, 405000 <ferror@plt+0x3d30>
  402254:	adrp	x20, 405000 <ferror@plt+0x3d30>
  402258:	adrp	x24, 405000 <ferror@plt+0x3d30>
  40225c:	adrp	x25, 405000 <ferror@plt+0x3d30>
  402260:	fmul	s0, s0, s1
  402264:	adrp	x26, 405000 <ferror@plt+0x3d30>
  402268:	mov	x28, xzr
  40226c:	lsl	x9, x3, #10
  402270:	mov	w27, #0x42                  	// #66
  402274:	add	x22, x22, #0x181
  402278:	add	x23, x23, #0xefe
  40227c:	add	x20, x20, #0xed9
  402280:	add	x24, x24, #0xee9
  402284:	add	x25, x25, #0xeef
  402288:	fcvt	d8, s0
  40228c:	add	x26, x26, #0xef7
  402290:	str	x9, [sp, #8]
  402294:	b	4022b8 <ferror@plt+0xfe8>
  402298:	bl	4011b0 <snprintf@plt>
  40229c:	cmp	w0, #0x5
  4022a0:	b.lt	402370 <ferror@plt+0x10a0>  // b.tstop
  4022a4:	add	x8, x20, x28
  4022a8:	ldrb	w27, [x8, #1]
  4022ac:	add	x28, x28, #0x1
  4022b0:	cmp	x28, #0x6
  4022b4:	b.eq	402370 <ferror@plt+0x10a0>  // b.none
  4022b8:	sub	w8, w28, #0x1
  4022bc:	cmp	w8, #0x5
  4022c0:	b.cs	40234c <ferror@plt+0x107c>  // b.hs, b.nlast
  4022c4:	sub	w1, w28, #0x1
  4022c8:	mov	w0, w21
  4022cc:	bl	4013ec <ferror@plt+0x11c>
  4022d0:	fdiv	d9, d8, d0
  4022d4:	fcvt	s0, d9
  4022d8:	fcvt	d0, s0
  4022dc:	mov	w1, #0x2000                	// #8192
  4022e0:	mov	x0, x22
  4022e4:	tbz	w19, #5, 402314 <ferror@plt+0x1044>
  4022e8:	mov	x2, x23
  4022ec:	mov	w3, w27
  4022f0:	bl	4011b0 <snprintf@plt>
  4022f4:	cmp	w0, #0x5
  4022f8:	b.lt	402370 <ferror@plt+0x10a0>  // b.tstop
  4022fc:	ldrb	w4, [x20, x28]
  402300:	fcvtzs	x3, d9
  402304:	mov	w1, #0x2000                	// #8192
  402308:	mov	x0, x22
  40230c:	mov	x2, x24
  402310:	b	402298 <ferror@plt+0xfc8>
  402314:	mov	x2, x25
  402318:	mov	w3, w27
  40231c:	bl	4011b0 <snprintf@plt>
  402320:	cmp	w0, #0x6
  402324:	b.lt	402370 <ferror@plt+0x10a0>  // b.tstop
  402328:	ldrb	w4, [x20, x28]
  40232c:	fcvtzs	x3, d9
  402330:	mov	w1, #0x2000                	// #8192
  402334:	mov	x0, x22
  402338:	mov	x2, x26
  40233c:	bl	4011b0 <snprintf@plt>
  402340:	cmp	w0, #0x6
  402344:	b.ge	4022a4 <ferror@plt+0xfd4>  // b.tcont
  402348:	b	402370 <ferror@plt+0x10a0>
  40234c:	add	w8, w28, #0x1
  402350:	cmp	w8, #0x1
  402354:	b.ne	4022a4 <ferror@plt+0xfd4>  // b.any
  402358:	ldr	x3, [sp, #8]
  40235c:	mov	w1, #0x2000                	// #8192
  402360:	mov	x0, x22
  402364:	mov	x2, x24
  402368:	mov	w4, w27
  40236c:	b	402298 <ferror@plt+0xfc8>
  402370:	ldp	x20, x19, [sp, #112]
  402374:	ldp	x22, x21, [sp, #96]
  402378:	ldp	x24, x23, [sp, #80]
  40237c:	ldp	x26, x25, [sp, #64]
  402380:	ldp	x28, x27, [sp, #48]
  402384:	ldp	x29, x30, [sp, #32]
  402388:	ldp	d9, d8, [sp, #16]
  40238c:	add	sp, sp, #0x80
  402390:	ret
  402394:	stp	x29, x30, [sp, #-48]!
  402398:	stp	x20, x19, [sp, #32]
  40239c:	mov	x29, sp
  4023a0:	mov	x20, x1
  4023a4:	mov	x19, x0
  4023a8:	str	x21, [sp, #16]
  4023ac:	str	xzr, [x29, #24]
  4023b0:	cbz	x0, 4023e0 <ferror@plt+0x1110>
  4023b4:	ldrb	w8, [x19]
  4023b8:	cbz	w8, 4023e0 <ferror@plt+0x1110>
  4023bc:	bl	401290 <__errno_location@plt>
  4023c0:	mov	x21, x0
  4023c4:	str	wzr, [x0]
  4023c8:	add	x1, x29, #0x18
  4023cc:	mov	w2, #0xa                   	// #10
  4023d0:	mov	x0, x19
  4023d4:	bl	401240 <strtol@plt>
  4023d8:	ldr	w8, [x21]
  4023dc:	cbz	w8, 402414 <ferror@plt+0x1144>
  4023e0:	bl	401290 <__errno_location@plt>
  4023e4:	ldr	w1, [x0]
  4023e8:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4023ec:	add	x2, x2, #0xf50
  4023f0:	mov	w0, #0x1                   	// #1
  4023f4:	mov	x3, x20
  4023f8:	mov	x4, x19
  4023fc:	bl	401160 <error@plt>
  402400:	mov	x0, xzr
  402404:	ldp	x20, x19, [sp, #32]
  402408:	ldr	x21, [sp, #16]
  40240c:	ldp	x29, x30, [sp], #48
  402410:	ret
  402414:	ldr	x8, [x29, #24]
  402418:	cmp	x8, x19
  40241c:	b.eq	4023e0 <ferror@plt+0x1110>  // b.none
  402420:	cbz	x8, 4023e0 <ferror@plt+0x1110>
  402424:	ldrb	w8, [x8]
  402428:	cbnz	w8, 4023e0 <ferror@plt+0x1110>
  40242c:	b	402404 <ferror@plt+0x1134>
  402430:	stp	x29, x30, [sp, #-48]!
  402434:	stp	x20, x19, [sp, #32]
  402438:	mov	x29, sp
  40243c:	mov	x20, x1
  402440:	mov	x19, x0
  402444:	str	x21, [sp, #16]
  402448:	str	xzr, [x29, #24]
  40244c:	cbz	x0, 402478 <ferror@plt+0x11a8>
  402450:	ldrb	w8, [x19]
  402454:	cbz	w8, 402478 <ferror@plt+0x11a8>
  402458:	bl	401290 <__errno_location@plt>
  40245c:	mov	x21, x0
  402460:	str	wzr, [x0]
  402464:	add	x1, x29, #0x18
  402468:	mov	x0, x19
  40246c:	bl	401170 <strtod@plt>
  402470:	ldr	w8, [x21]
  402474:	cbz	w8, 4024ac <ferror@plt+0x11dc>
  402478:	bl	401290 <__errno_location@plt>
  40247c:	ldr	w1, [x0]
  402480:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402484:	add	x2, x2, #0xf50
  402488:	mov	w0, #0x1                   	// #1
  40248c:	mov	x3, x20
  402490:	mov	x4, x19
  402494:	bl	401160 <error@plt>
  402498:	fmov	d0, xzr
  40249c:	ldp	x20, x19, [sp, #32]
  4024a0:	ldr	x21, [sp, #16]
  4024a4:	ldp	x29, x30, [sp], #48
  4024a8:	ret
  4024ac:	ldr	x8, [x29, #24]
  4024b0:	cmp	x8, x19
  4024b4:	b.eq	402478 <ferror@plt+0x11a8>  // b.none
  4024b8:	cbz	x8, 402478 <ferror@plt+0x11a8>
  4024bc:	ldrb	w8, [x8]
  4024c0:	cbnz	w8, 402478 <ferror@plt+0x11a8>
  4024c4:	b	40249c <ferror@plt+0x11cc>
  4024c8:	sub	sp, sp, #0x90
  4024cc:	stp	x20, x19, [sp, #128]
  4024d0:	mov	x20, x1
  4024d4:	mov	x19, x0
  4024d8:	stp	x29, x30, [sp, #48]
  4024dc:	stp	x28, x27, [sp, #64]
  4024e0:	stp	x26, x25, [sp, #80]
  4024e4:	stp	x24, x23, [sp, #96]
  4024e8:	stp	x22, x21, [sp, #112]
  4024ec:	add	x29, sp, #0x30
  4024f0:	cbz	x0, 40268c <ferror@plt+0x13bc>
  4024f4:	ldrb	w22, [x19]
  4024f8:	cbz	x22, 40268c <ferror@plt+0x13bc>
  4024fc:	bl	401230 <__ctype_b_loc@plt>
  402500:	ldr	x23, [x0]
  402504:	mov	x21, x0
  402508:	mov	x24, x19
  40250c:	ldrh	w8, [x23, x22, lsl #1]
  402510:	tbz	w8, #13, 402524 <ferror@plt+0x1254>
  402514:	mov	x24, x19
  402518:	ldrb	w22, [x24, #1]!
  40251c:	ldrh	w8, [x23, x22, lsl #1]
  402520:	tbnz	w8, #13, 402518 <ferror@plt+0x1248>
  402524:	cmp	w22, #0x2b
  402528:	b.eq	402540 <ferror@plt+0x1270>  // b.none
  40252c:	cmp	w22, #0x2d
  402530:	b.ne	40254c <ferror@plt+0x127c>  // b.any
  402534:	add	x24, x24, #0x1
  402538:	mov	w22, #0x1                   	// #1
  40253c:	b	402550 <ferror@plt+0x1280>
  402540:	mov	w22, wzr
  402544:	add	x24, x24, #0x1
  402548:	b	402550 <ferror@plt+0x1280>
  40254c:	mov	w22, wzr
  402550:	ldrb	w25, [x24]
  402554:	adrp	x26, 405000 <ferror@plt+0x3d30>
  402558:	ldr	q0, [x26, #3856]
  40255c:	ldrh	w27, [x23, x25, lsl #1]
  402560:	stur	q0, [x29, #-16]
  402564:	tbz	w27, #11, 4025e4 <ferror@plt+0x1314>
  402568:	adrp	x8, 405000 <ferror@plt+0x3d30>
  40256c:	adrp	x9, 405000 <ferror@plt+0x3d30>
  402570:	ldr	q0, [x8, #3872]
  402574:	ldr	q1, [x9, #3888]
  402578:	mov	w28, #0x1                   	// #1
  40257c:	str	q1, [sp, #16]
  402580:	ldr	q1, [sp, #16]
  402584:	bl	403d00 <ferror@plt+0x2a30>
  402588:	ldrb	w8, [x24, x28]
  40258c:	add	x28, x28, #0x1
  402590:	ldrh	w8, [x23, x8, lsl #1]
  402594:	tbnz	w8, #11, 402580 <ferror@plt+0x12b0>
  402598:	tbz	w27, #11, 4025e4 <ferror@plt+0x1314>
  40259c:	ldr	q2, [x26, #3856]
  4025a0:	stur	q2, [x29, #-16]
  4025a4:	and	w8, w25, #0xff
  4025a8:	sub	w0, w8, #0x30
  4025ac:	str	q0, [sp]
  4025b0:	bl	404fc8 <ferror@plt+0x3cf8>
  4025b4:	mov	v1.16b, v0.16b
  4025b8:	ldr	q0, [sp]
  4025bc:	bl	403d00 <ferror@plt+0x2a30>
  4025c0:	mov	v1.16b, v0.16b
  4025c4:	ldur	q0, [x29, #-16]
  4025c8:	bl	4028b8 <ferror@plt+0x15e8>
  4025cc:	stur	q0, [x29, #-16]
  4025d0:	ldp	q0, q1, [sp]
  4025d4:	bl	4033e0 <ferror@plt+0x2110>
  4025d8:	ldrb	w25, [x24, #1]!
  4025dc:	ldrh	w8, [x23, x25, lsl #1]
  4025e0:	tbnz	w8, #11, 4025a4 <ferror@plt+0x12d4>
  4025e4:	cmp	w25, #0x2e
  4025e8:	b.eq	40261c <ferror@plt+0x134c>  // b.none
  4025ec:	ldur	q1, [x29, #-16]
  4025f0:	cmp	w25, #0x2c
  4025f4:	b.eq	40261c <ferror@plt+0x134c>  // b.none
  4025f8:	cbz	w25, 4026b4 <ferror@plt+0x13e4>
  4025fc:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402600:	add	x2, x2, #0xf50
  402604:	mov	w0, #0x1                   	// #1
  402608:	mov	w1, #0x16                  	// #22
  40260c:	mov	x3, x20
  402610:	mov	x4, x19
  402614:	bl	401160 <error@plt>
  402618:	ldr	x23, [x21]
  40261c:	ldrb	w8, [x24, #1]
  402620:	ldrh	w9, [x23, x8, lsl #1]
  402624:	tbz	w9, #11, 402684 <ferror@plt+0x13b4>
  402628:	adrp	x9, 405000 <ferror@plt+0x3d30>
  40262c:	adrp	x10, 405000 <ferror@plt+0x3d30>
  402630:	ldr	q1, [x9, #3872]
  402634:	ldr	q0, [x10, #3888]
  402638:	add	x21, x24, #0x2
  40263c:	str	q0, [sp]
  402640:	and	w8, w8, #0xff
  402644:	sub	w0, w8, #0x30
  402648:	str	q1, [sp, #16]
  40264c:	bl	404fc8 <ferror@plt+0x3cf8>
  402650:	mov	v1.16b, v0.16b
  402654:	ldr	q0, [sp, #16]
  402658:	bl	403d00 <ferror@plt+0x2a30>
  40265c:	mov	v1.16b, v0.16b
  402660:	ldur	q0, [x29, #-16]
  402664:	bl	4028b8 <ferror@plt+0x15e8>
  402668:	stur	q0, [x29, #-16]
  40266c:	ldp	q1, q0, [sp]
  402670:	bl	4033e0 <ferror@plt+0x2110>
  402674:	ldrb	w8, [x21], #1
  402678:	mov	v1.16b, v0.16b
  40267c:	ldrh	w9, [x23, x8, lsl #1]
  402680:	tbnz	w9, #11, 402640 <ferror@plt+0x1370>
  402684:	ldur	q1, [x29, #-16]
  402688:	cbz	w8, 4026b4 <ferror@plt+0x13e4>
  40268c:	bl	401290 <__errno_location@plt>
  402690:	ldr	w1, [x0]
  402694:	adrp	x2, 405000 <ferror@plt+0x3d30>
  402698:	add	x2, x2, #0xf50
  40269c:	mov	w0, #0x1                   	// #1
  4026a0:	mov	x3, x20
  4026a4:	mov	x4, x19
  4026a8:	bl	401160 <error@plt>
  4026ac:	fmov	d0, xzr
  4026b0:	b	4026d4 <ferror@plt+0x1404>
  4026b4:	adrp	x8, 405000 <ferror@plt+0x3d30>
  4026b8:	ldr	q0, [x8, #3904]
  4026bc:	stur	q1, [x29, #-16]
  4026c0:	bl	4044e8 <ferror@plt+0x3218>
  4026c4:	cmp	w22, #0x0
  4026c8:	b.ne	4026d0 <ferror@plt+0x1400>  // b.any
  4026cc:	ldur	q0, [x29, #-16]
  4026d0:	bl	405048 <ferror@plt+0x3d78>
  4026d4:	ldp	x20, x19, [sp, #128]
  4026d8:	ldp	x22, x21, [sp, #112]
  4026dc:	ldp	x24, x23, [sp, #96]
  4026e0:	ldp	x26, x25, [sp, #80]
  4026e4:	ldp	x28, x27, [sp, #64]
  4026e8:	ldp	x29, x30, [sp, #48]
  4026ec:	add	sp, sp, #0x90
  4026f0:	ret
  4026f4:	stp	x29, x30, [sp, #-48]!
  4026f8:	str	x21, [sp, #16]
  4026fc:	stp	x20, x19, [sp, #32]
  402700:	mov	x29, sp
  402704:	mov	x20, x0
  402708:	bl	4011a0 <__fpending@plt>
  40270c:	mov	x19, x0
  402710:	mov	x0, x20
  402714:	bl	4012d0 <ferror@plt>
  402718:	mov	w21, w0
  40271c:	mov	x0, x20
  402720:	bl	4011c0 <fclose@plt>
  402724:	mov	w8, w0
  402728:	cbz	w21, 40274c <ferror@plt+0x147c>
  40272c:	cbnz	w8, 402744 <ferror@plt+0x1474>
  402730:	bl	401290 <__errno_location@plt>
  402734:	ldr	w8, [x0]
  402738:	cmp	w8, #0x20
  40273c:	b.eq	402744 <ferror@plt+0x1474>  // b.none
  402740:	str	wzr, [x0]
  402744:	mov	w0, #0xffffffff            	// #-1
  402748:	b	40276c <ferror@plt+0x149c>
  40274c:	cmp	w8, #0x0
  402750:	csetm	w0, ne  // ne = any
  402754:	cbnz	x19, 40276c <ferror@plt+0x149c>
  402758:	cbz	w8, 40276c <ferror@plt+0x149c>
  40275c:	bl	401290 <__errno_location@plt>
  402760:	ldr	w8, [x0]
  402764:	cmp	w8, #0x9
  402768:	csetm	w0, ne  // ne = any
  40276c:	ldp	x20, x19, [sp, #32]
  402770:	ldr	x21, [sp, #16]
  402774:	ldp	x29, x30, [sp], #48
  402778:	ret
  40277c:	stp	x29, x30, [sp, #-48]!
  402780:	adrp	x8, 417000 <ferror@plt+0x15d30>
  402784:	stp	x20, x19, [sp, #32]
  402788:	ldr	x20, [x8, #264]
  40278c:	str	x21, [sp, #16]
  402790:	mov	x29, sp
  402794:	mov	x0, x20
  402798:	bl	4011a0 <__fpending@plt>
  40279c:	mov	x19, x0
  4027a0:	mov	x0, x20
  4027a4:	bl	4012d0 <ferror@plt>
  4027a8:	mov	w21, w0
  4027ac:	mov	x0, x20
  4027b0:	bl	4011c0 <fclose@plt>
  4027b4:	cbz	w21, 4027d4 <ferror@plt+0x1504>
  4027b8:	cbnz	w0, 4027f4 <ferror@plt+0x1524>
  4027bc:	bl	401290 <__errno_location@plt>
  4027c0:	ldr	w8, [x0]
  4027c4:	cmp	w8, #0x20
  4027c8:	b.eq	4027f4 <ferror@plt+0x1524>  // b.none
  4027cc:	str	wzr, [x0]
  4027d0:	b	4027f4 <ferror@plt+0x1524>
  4027d4:	cbnz	x19, 4027f0 <ferror@plt+0x1520>
  4027d8:	cbz	w0, 4027f0 <ferror@plt+0x1520>
  4027dc:	bl	401290 <__errno_location@plt>
  4027e0:	ldr	w8, [x0]
  4027e4:	cmp	w8, #0x9
  4027e8:	b.ne	4027f4 <ferror@plt+0x1524>  // b.any
  4027ec:	b	402804 <ferror@plt+0x1534>
  4027f0:	cbz	w0, 402804 <ferror@plt+0x1534>
  4027f4:	bl	401290 <__errno_location@plt>
  4027f8:	ldr	w8, [x0]
  4027fc:	cmp	w8, #0x20
  402800:	b.ne	402880 <ferror@plt+0x15b0>  // b.any
  402804:	adrp	x8, 417000 <ferror@plt+0x15d30>
  402808:	ldr	x20, [x8, #248]
  40280c:	mov	x0, x20
  402810:	bl	4011a0 <__fpending@plt>
  402814:	mov	x19, x0
  402818:	mov	x0, x20
  40281c:	bl	4012d0 <ferror@plt>
  402820:	mov	w21, w0
  402824:	mov	x0, x20
  402828:	bl	4011c0 <fclose@plt>
  40282c:	cbnz	w21, 402860 <ferror@plt+0x1590>
  402830:	cbnz	x19, 40284c <ferror@plt+0x157c>
  402834:	cbz	w0, 40284c <ferror@plt+0x157c>
  402838:	bl	401290 <__errno_location@plt>
  40283c:	ldr	w8, [x0]
  402840:	cmp	w8, #0x9
  402844:	b.eq	402850 <ferror@plt+0x1580>  // b.none
  402848:	b	402878 <ferror@plt+0x15a8>
  40284c:	cbnz	w0, 402878 <ferror@plt+0x15a8>
  402850:	ldp	x20, x19, [sp, #32]
  402854:	ldr	x21, [sp, #16]
  402858:	ldp	x29, x30, [sp], #48
  40285c:	ret
  402860:	cbnz	w0, 402878 <ferror@plt+0x15a8>
  402864:	bl	401290 <__errno_location@plt>
  402868:	ldr	w8, [x0]
  40286c:	cmp	w8, #0x20
  402870:	b.eq	402878 <ferror@plt+0x15a8>  // b.none
  402874:	str	wzr, [x0]
  402878:	mov	w0, #0x1                   	// #1
  40287c:	bl	401130 <_exit@plt>
  402880:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402884:	add	x1, x1, #0xf59
  402888:	mov	w2, #0x5                   	// #5
  40288c:	mov	x19, x0
  402890:	mov	x0, xzr
  402894:	bl	401270 <dcgettext@plt>
  402898:	ldr	w1, [x19]
  40289c:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4028a0:	mov	x3, x0
  4028a4:	add	x2, x2, #0xf65
  4028a8:	mov	w0, wzr
  4028ac:	bl	401160 <error@plt>
  4028b0:	mov	w0, #0x1                   	// #1
  4028b4:	bl	401130 <_exit@plt>
  4028b8:	stp	x29, x30, [sp, #-48]!
  4028bc:	mov	x29, sp
  4028c0:	str	q0, [sp, #16]
  4028c4:	str	q1, [sp, #32]
  4028c8:	ldp	x6, x1, [sp, #16]
  4028cc:	ldp	x0, x3, [sp, #32]
  4028d0:	mrs	x15, fpcr
  4028d4:	lsr	x7, x1, #63
  4028d8:	mov	x10, x0
  4028dc:	ubfiz	x4, x3, #3, #48
  4028e0:	lsr	x5, x3, #63
  4028e4:	mov	x12, x7
  4028e8:	ubfiz	x2, x1, #3, #48
  4028ec:	orr	x4, x4, x0, lsr #61
  4028f0:	ubfx	x8, x1, #48, #15
  4028f4:	ubfx	x0, x3, #48, #15
  4028f8:	and	w7, w7, #0xff
  4028fc:	mov	x16, x12
  402900:	cmp	x12, x5
  402904:	and	w11, w5, #0xff
  402908:	orr	x2, x2, x6, lsr #61
  40290c:	mov	x1, x8
  402910:	lsl	x9, x6, #3
  402914:	mov	x3, x0
  402918:	lsl	x13, x10, #3
  40291c:	b.eq	402ac8 <ferror@plt+0x17f8>  // b.none
  402920:	sub	w0, w8, w0
  402924:	cmp	w0, #0x0
  402928:	b.le	402a74 <ferror@plt+0x17a4>
  40292c:	cbz	x3, 402b28 <ferror@plt+0x1858>
  402930:	orr	x4, x4, #0x8000000000000
  402934:	mov	x3, #0x7fff                	// #32767
  402938:	cmp	x1, x3
  40293c:	b.eq	402d2c <ferror@plt+0x1a5c>  // b.none
  402940:	cmp	w0, #0x74
  402944:	b.gt	402db0 <ferror@plt+0x1ae0>
  402948:	cmp	w0, #0x3f
  40294c:	b.gt	402f10 <ferror@plt+0x1c40>
  402950:	mov	w3, #0x40                  	// #64
  402954:	sub	w3, w3, w0
  402958:	lsr	x6, x13, x0
  40295c:	lsl	x13, x13, x3
  402960:	cmp	x13, #0x0
  402964:	cset	x5, ne  // ne = any
  402968:	lsl	x3, x4, x3
  40296c:	orr	x3, x3, x6
  402970:	lsr	x0, x4, x0
  402974:	orr	x3, x3, x5
  402978:	sub	x2, x2, x0
  40297c:	subs	x9, x9, x3
  402980:	sbc	x2, x2, xzr
  402984:	and	x3, x2, #0x7ffffffffffff
  402988:	tbz	x2, #51, 402b68 <ferror@plt+0x1898>
  40298c:	cbz	x3, 402d94 <ferror@plt+0x1ac4>
  402990:	clz	x0, x3
  402994:	sub	w0, w0, #0xc
  402998:	neg	w2, w0
  40299c:	lsl	x4, x3, x0
  4029a0:	lsl	x3, x9, x0
  4029a4:	lsr	x9, x9, x2
  4029a8:	orr	x2, x9, x4
  4029ac:	cmp	x1, w0, sxtw
  4029b0:	sxtw	x4, w0
  4029b4:	b.gt	402d74 <ferror@plt+0x1aa4>
  4029b8:	sub	w1, w0, w1
  4029bc:	add	w0, w1, #0x1
  4029c0:	cmp	w0, #0x3f
  4029c4:	b.gt	402ed8 <ferror@plt+0x1c08>
  4029c8:	mov	w1, #0x40                  	// #64
  4029cc:	sub	w1, w1, w0
  4029d0:	lsr	x4, x3, x0
  4029d4:	lsl	x3, x3, x1
  4029d8:	cmp	x3, #0x0
  4029dc:	lsl	x9, x2, x1
  4029e0:	cset	x1, ne  // ne = any
  4029e4:	orr	x9, x9, x4
  4029e8:	lsr	x2, x2, x0
  4029ec:	orr	x9, x9, x1
  4029f0:	orr	x8, x9, x2
  4029f4:	cbz	x8, 402b7c <ferror@plt+0x18ac>
  4029f8:	and	x0, x9, #0x7
  4029fc:	mov	x1, #0x0                   	// #0
  402a00:	mov	w5, #0x1                   	// #1
  402a04:	cbz	x0, 402dc0 <ferror@plt+0x1af0>
  402a08:	and	x3, x15, #0xc00000
  402a0c:	cmp	x3, #0x400, lsl #12
  402a10:	b.eq	402d04 <ferror@plt+0x1a34>  // b.none
  402a14:	cmp	x3, #0x800, lsl #12
  402a18:	b.eq	402ce4 <ferror@plt+0x1a14>  // b.none
  402a1c:	cbz	x3, 402d10 <ferror@plt+0x1a40>
  402a20:	and	x3, x2, #0x8000000000000
  402a24:	mov	w0, #0x10                  	// #16
  402a28:	cbz	w5, 402a30 <ferror@plt+0x1760>
  402a2c:	orr	w0, w0, #0x8
  402a30:	cbz	x3, 402d48 <ferror@plt+0x1a78>
  402a34:	add	x1, x1, #0x1
  402a38:	mov	x3, #0x7fff                	// #32767
  402a3c:	cmp	x1, x3
  402a40:	b.eq	402c2c <ferror@plt+0x195c>  // b.none
  402a44:	and	w1, w1, #0x7fff
  402a48:	extr	x8, x2, x9, #3
  402a4c:	ubfx	x2, x2, #3, #48
  402a50:	mov	x5, #0x0                   	// #0
  402a54:	orr	w1, w1, w7, lsl #15
  402a58:	bfxil	x5, x2, #0, #48
  402a5c:	fmov	d0, x8
  402a60:	bfi	x5, x1, #48, #16
  402a64:	fmov	v0.d[1], x5
  402a68:	cbnz	w0, 402c88 <ferror@plt+0x19b8>
  402a6c:	ldp	x29, x30, [sp], #48
  402a70:	ret
  402a74:	mov	x14, x5
  402a78:	b.eq	402b94 <ferror@plt+0x18c4>  // b.none
  402a7c:	cbnz	x8, 402e18 <ferror@plt+0x1b48>
  402a80:	orr	x1, x2, x9
  402a84:	cbz	x1, 402b44 <ferror@plt+0x1874>
  402a88:	cmn	w0, #0x1
  402a8c:	b.eq	403234 <ferror@plt+0x1f64>  // b.none
  402a90:	mov	x1, #0x7fff                	// #32767
  402a94:	mvn	w0, w0
  402a98:	cmp	x3, x1
  402a9c:	b.ne	402e2c <ferror@plt+0x1b5c>  // b.any
  402aa0:	orr	x0, x4, x13
  402aa4:	cbnz	x0, 40318c <ferror@plt+0x1ebc>
  402aa8:	mov	x16, x14
  402aac:	nop
  402ab0:	mov	x4, #0x0                   	// #0
  402ab4:	fmov	d0, x4
  402ab8:	lsl	x16, x16, #63
  402abc:	orr	x5, x16, #0x7fff000000000000
  402ac0:	fmov	v0.d[1], x5
  402ac4:	b	402a6c <ferror@plt+0x179c>
  402ac8:	sub	w5, w8, w0
  402acc:	cmp	w5, #0x0
  402ad0:	b.le	402c9c <ferror@plt+0x19cc>
  402ad4:	cbz	x0, 402bdc <ferror@plt+0x190c>
  402ad8:	orr	x4, x4, #0x8000000000000
  402adc:	mov	x0, #0x7fff                	// #32767
  402ae0:	cmp	x1, x0
  402ae4:	b.eq	402d2c <ferror@plt+0x1a5c>  // b.none
  402ae8:	cmp	w5, #0x74
  402aec:	b.gt	402ec0 <ferror@plt+0x1bf0>
  402af0:	cmp	w5, #0x3f
  402af4:	b.gt	402fc0 <ferror@plt+0x1cf0>
  402af8:	mov	w0, #0x40                  	// #64
  402afc:	sub	w0, w0, w5
  402b00:	lsr	x6, x13, x5
  402b04:	lsl	x13, x13, x0
  402b08:	cmp	x13, #0x0
  402b0c:	lsl	x0, x4, x0
  402b10:	cset	x3, ne  // ne = any
  402b14:	orr	x0, x0, x6
  402b18:	lsr	x4, x4, x5
  402b1c:	orr	x0, x0, x3
  402b20:	add	x2, x2, x4
  402b24:	b	402ecc <ferror@plt+0x1bfc>
  402b28:	orr	x3, x4, x13
  402b2c:	cbz	x3, 402e9c <ferror@plt+0x1bcc>
  402b30:	subs	w0, w0, #0x1
  402b34:	b.ne	402934 <ferror@plt+0x1664>  // b.any
  402b38:	subs	x9, x9, x13
  402b3c:	sbc	x2, x2, x4
  402b40:	b	402984 <ferror@plt+0x16b4>
  402b44:	mov	x0, #0x7fff                	// #32767
  402b48:	cmp	x3, x0
  402b4c:	b.eq	403280 <ferror@plt+0x1fb0>  // b.none
  402b50:	mov	w7, w11
  402b54:	mov	x2, x4
  402b58:	mov	x9, x13
  402b5c:	mov	x1, x3
  402b60:	mov	x12, x5
  402b64:	nop
  402b68:	orr	x8, x9, x2
  402b6c:	and	x0, x9, #0x7
  402b70:	mov	w5, #0x0                   	// #0
  402b74:	cbnz	x1, 402a04 <ferror@plt+0x1734>
  402b78:	cbnz	x8, 4029f8 <ferror@plt+0x1728>
  402b7c:	mov	x2, #0x0                   	// #0
  402b80:	mov	x1, #0x0                   	// #0
  402b84:	mov	w0, #0x0                   	// #0
  402b88:	and	x2, x2, #0xffffffffffff
  402b8c:	and	w1, w1, #0x7fff
  402b90:	b	402a50 <ferror@plt+0x1780>
  402b94:	add	x5, x8, #0x1
  402b98:	tst	x5, #0x7ffe
  402b9c:	b.ne	402e6c <ferror@plt+0x1b9c>  // b.any
  402ba0:	orr	x5, x2, x9
  402ba4:	orr	x8, x4, x13
  402ba8:	cbnz	x1, 40302c <ferror@plt+0x1d5c>
  402bac:	cbz	x5, 4030d4 <ferror@plt+0x1e04>
  402bb0:	cbz	x8, 4030e8 <ferror@plt+0x1e18>
  402bb4:	subs	x5, x9, x13
  402bb8:	cmp	x9, x13
  402bbc:	sbc	x3, x2, x4
  402bc0:	tbz	x3, #51, 4032b4 <ferror@plt+0x1fe4>
  402bc4:	subs	x9, x13, x9
  402bc8:	mov	w7, w11
  402bcc:	sbc	x2, x4, x2
  402bd0:	mov	x12, x14
  402bd4:	orr	x8, x9, x2
  402bd8:	b	4029f4 <ferror@plt+0x1724>
  402bdc:	orr	x0, x4, x13
  402be0:	cbz	x0, 4030b4 <ferror@plt+0x1de4>
  402be4:	subs	w5, w5, #0x1
  402be8:	b.ne	402adc <ferror@plt+0x180c>  // b.any
  402bec:	adds	x9, x9, x13
  402bf0:	adc	x2, x4, x2
  402bf4:	nop
  402bf8:	tbz	x2, #51, 402b68 <ferror@plt+0x1898>
  402bfc:	add	x1, x1, #0x1
  402c00:	mov	x0, #0x7fff                	// #32767
  402c04:	cmp	x1, x0
  402c08:	b.eq	4030f4 <ferror@plt+0x1e24>  // b.none
  402c0c:	and	x0, x9, #0x1
  402c10:	and	x3, x2, #0xfff7ffffffffffff
  402c14:	orr	x9, x0, x9, lsr #1
  402c18:	mov	w5, #0x0                   	// #0
  402c1c:	orr	x9, x9, x2, lsl #63
  402c20:	lsr	x2, x3, #1
  402c24:	and	x0, x9, #0x7
  402c28:	b	402a04 <ferror@plt+0x1734>
  402c2c:	and	x3, x15, #0xc00000
  402c30:	cbz	x3, 402c68 <ferror@plt+0x1998>
  402c34:	cmp	x3, #0x400, lsl #12
  402c38:	b.eq	402c60 <ferror@plt+0x1990>  // b.none
  402c3c:	cmp	x3, #0x800, lsl #12
  402c40:	csel	w12, w12, wzr, eq  // eq = none
  402c44:	cbnz	w12, 402c68 <ferror@plt+0x1998>
  402c48:	mov	w1, #0x14                  	// #20
  402c4c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  402c50:	orr	w0, w0, w1
  402c54:	mov	x8, #0xffffffffffffffff    	// #-1
  402c58:	mov	x1, #0x7ffe                	// #32766
  402c5c:	b	402b88 <ferror@plt+0x18b8>
  402c60:	cbnz	x12, 402c48 <ferror@plt+0x1978>
  402c64:	nop
  402c68:	mov	w1, #0x14                  	// #20
  402c6c:	and	x16, x7, #0xff
  402c70:	orr	w0, w0, w1
  402c74:	mov	x4, #0x0                   	// #0
  402c78:	fmov	d0, x4
  402c7c:	lsl	x16, x16, #63
  402c80:	orr	x5, x16, #0x7fff000000000000
  402c84:	fmov	v0.d[1], x5
  402c88:	str	q0, [sp, #16]
  402c8c:	bl	405358 <ferror@plt+0x4088>
  402c90:	ldr	q0, [sp, #16]
  402c94:	ldp	x29, x30, [sp], #48
  402c98:	ret
  402c9c:	b.eq	402ddc <ferror@plt+0x1b0c>  // b.none
  402ca0:	cbnz	x8, 402f60 <ferror@plt+0x1c90>
  402ca4:	orr	x0, x2, x9
  402ca8:	cbz	x0, 4031cc <ferror@plt+0x1efc>
  402cac:	cmn	w5, #0x1
  402cb0:	b.eq	40332c <ferror@plt+0x205c>  // b.none
  402cb4:	mov	x0, #0x7fff                	// #32767
  402cb8:	mvn	w5, w5
  402cbc:	cmp	x3, x0
  402cc0:	b.ne	402f74 <ferror@plt+0x1ca4>  // b.any
  402cc4:	orr	x0, x4, x13
  402cc8:	cbz	x0, 402ab0 <ferror@plt+0x17e0>
  402ccc:	lsr	x5, x4, #50
  402cd0:	mov	x9, x13
  402cd4:	eor	x5, x5, #0x1
  402cd8:	mov	x2, x4
  402cdc:	and	w5, w5, #0x1
  402ce0:	b	402d40 <ferror@plt+0x1a70>
  402ce4:	mov	w0, #0x10                  	// #16
  402ce8:	cbz	x12, 402cf4 <ferror@plt+0x1a24>
  402cec:	adds	x9, x9, #0x8
  402cf0:	cinc	x2, x2, cs  // cs = hs, nlast
  402cf4:	and	x3, x2, #0x8000000000000
  402cf8:	cbz	w5, 402a30 <ferror@plt+0x1760>
  402cfc:	orr	w0, w0, #0x8
  402d00:	b	402a30 <ferror@plt+0x1760>
  402d04:	mov	w0, #0x10                  	// #16
  402d08:	cbnz	x12, 402cf4 <ferror@plt+0x1a24>
  402d0c:	b	402cec <ferror@plt+0x1a1c>
  402d10:	and	x3, x9, #0xf
  402d14:	mov	w0, #0x10                  	// #16
  402d18:	cmp	x3, #0x4
  402d1c:	b.eq	402cf4 <ferror@plt+0x1a24>  // b.none
  402d20:	adds	x9, x9, #0x4
  402d24:	cinc	x2, x2, cs  // cs = hs, nlast
  402d28:	b	402cf4 <ferror@plt+0x1a24>
  402d2c:	orr	x0, x2, x9
  402d30:	cbz	x0, 402ab0 <ferror@plt+0x17e0>
  402d34:	lsr	x5, x2, #50
  402d38:	eor	x5, x5, #0x1
  402d3c:	and	w5, w5, #0x1
  402d40:	mov	w0, w5
  402d44:	mov	x1, #0x7fff                	// #32767
  402d48:	mov	x3, #0x7fff                	// #32767
  402d4c:	extr	x8, x2, x9, #3
  402d50:	cmp	x1, x3
  402d54:	lsr	x2, x2, #3
  402d58:	b.ne	402b88 <ferror@plt+0x18b8>  // b.any
  402d5c:	orr	x1, x8, x2
  402d60:	cbz	x1, 4033cc <ferror@plt+0x20fc>
  402d64:	orr	x2, x2, #0x800000000000
  402d68:	mov	w1, #0x7fff                	// #32767
  402d6c:	and	x2, x2, #0xffffffffffff
  402d70:	b	402a50 <ferror@plt+0x1780>
  402d74:	mov	x9, x3
  402d78:	and	x2, x2, #0xfff7ffffffffffff
  402d7c:	sub	x1, x1, x4
  402d80:	orr	x8, x9, x2
  402d84:	and	x0, x9, #0x7
  402d88:	mov	w5, #0x0                   	// #0
  402d8c:	cbz	x1, 402b78 <ferror@plt+0x18a8>
  402d90:	b	402a04 <ferror@plt+0x1734>
  402d94:	clz	x2, x9
  402d98:	add	w0, w2, #0x34
  402d9c:	cmp	w0, #0x3f
  402da0:	b.le	402998 <ferror@plt+0x16c8>
  402da4:	sub	w2, w2, #0xc
  402da8:	lsl	x2, x9, x2
  402dac:	b	4029ac <ferror@plt+0x16dc>
  402db0:	orr	x4, x4, x13
  402db4:	cmp	x4, #0x0
  402db8:	cset	x3, ne  // ne = any
  402dbc:	b	40297c <ferror@plt+0x16ac>
  402dc0:	and	x3, x2, #0x8000000000000
  402dc4:	mov	w0, #0x0                   	// #0
  402dc8:	cbz	w5, 402a30 <ferror@plt+0x1760>
  402dcc:	mov	w0, #0x0                   	// #0
  402dd0:	tbz	w15, #11, 402a30 <ferror@plt+0x1760>
  402dd4:	orr	w0, w0, #0x8
  402dd8:	b	402a30 <ferror@plt+0x1760>
  402ddc:	add	x0, x8, #0x1
  402de0:	tst	x0, #0x7ffe
  402de4:	b.ne	402fec <ferror@plt+0x1d1c>  // b.any
  402de8:	orr	x0, x2, x9
  402dec:	cbnz	x8, 4031a8 <ferror@plt+0x1ed8>
  402df0:	orr	x8, x4, x13
  402df4:	cbz	x0, 4031fc <ferror@plt+0x1f2c>
  402df8:	cbz	x8, 4030e8 <ferror@plt+0x1e18>
  402dfc:	adds	x9, x9, x13
  402e00:	adc	x2, x4, x2
  402e04:	tbz	x2, #51, 402bd4 <ferror@plt+0x1904>
  402e08:	and	x2, x2, #0xfff7ffffffffffff
  402e0c:	and	x0, x9, #0x7
  402e10:	mov	x1, #0x1                   	// #1
  402e14:	b	402a04 <ferror@plt+0x1734>
  402e18:	mov	x1, #0x7fff                	// #32767
  402e1c:	neg	w0, w0
  402e20:	orr	x2, x2, #0x8000000000000
  402e24:	cmp	x3, x1
  402e28:	b.eq	402aa0 <ferror@plt+0x17d0>  // b.none
  402e2c:	cmp	w0, #0x74
  402e30:	b.gt	402f3c <ferror@plt+0x1c6c>
  402e34:	cmp	w0, #0x3f
  402e38:	b.gt	403158 <ferror@plt+0x1e88>
  402e3c:	mov	w1, #0x40                  	// #64
  402e40:	sub	w1, w1, w0
  402e44:	lsr	x5, x9, x0
  402e48:	lsl	x9, x9, x1
  402e4c:	cmp	x9, #0x0
  402e50:	lsl	x9, x2, x1
  402e54:	cset	x1, ne  // ne = any
  402e58:	orr	x9, x9, x5
  402e5c:	lsr	x0, x2, x0
  402e60:	orr	x9, x9, x1
  402e64:	sub	x4, x4, x0
  402e68:	b	402f48 <ferror@plt+0x1c78>
  402e6c:	subs	x5, x9, x13
  402e70:	cmp	x9, x13
  402e74:	sbc	x3, x2, x4
  402e78:	tbnz	x3, #51, 403014 <ferror@plt+0x1d44>
  402e7c:	orr	x8, x5, x3
  402e80:	cbnz	x8, 403140 <ferror@plt+0x1e70>
  402e84:	and	x15, x15, #0xc00000
  402e88:	mov	x2, #0x0                   	// #0
  402e8c:	cmp	x15, #0x800, lsl #12
  402e90:	mov	x1, #0x0                   	// #0
  402e94:	cset	w7, eq  // eq = none
  402e98:	b	402b88 <ferror@plt+0x18b8>
  402e9c:	mov	x0, #0x7fff                	// #32767
  402ea0:	cmp	x8, x0
  402ea4:	b.ne	402b68 <ferror@plt+0x1898>  // b.any
  402ea8:	orr	x0, x2, x9
  402eac:	cbnz	x0, 402d34 <ferror@plt+0x1a64>
  402eb0:	mov	x2, #0x0                   	// #0
  402eb4:	mov	x8, #0x0                   	// #0
  402eb8:	mov	w0, #0x0                   	// #0
  402ebc:	b	402d5c <ferror@plt+0x1a8c>
  402ec0:	orr	x4, x4, x13
  402ec4:	cmp	x4, #0x0
  402ec8:	cset	x0, ne  // ne = any
  402ecc:	adds	x9, x0, x9
  402ed0:	cinc	x2, x2, cs  // cs = hs, nlast
  402ed4:	b	402bf8 <ferror@plt+0x1928>
  402ed8:	mov	w4, #0x80                  	// #128
  402edc:	sub	w4, w4, w0
  402ee0:	cmp	w0, #0x40
  402ee4:	sub	w9, w1, #0x3f
  402ee8:	lsl	x0, x2, x4
  402eec:	orr	x0, x3, x0
  402ef0:	csel	x3, x0, x3, ne  // ne = any
  402ef4:	lsr	x9, x2, x9
  402ef8:	cmp	x3, #0x0
  402efc:	mov	x2, #0x0                   	// #0
  402f00:	cset	x0, ne  // ne = any
  402f04:	orr	x9, x0, x9
  402f08:	mov	x8, x9
  402f0c:	b	4029f4 <ferror@plt+0x1724>
  402f10:	mov	w5, #0x80                  	// #128
  402f14:	sub	w5, w5, w0
  402f18:	subs	w0, w0, #0x40
  402f1c:	lsl	x5, x4, x5
  402f20:	orr	x5, x13, x5
  402f24:	csel	x13, x5, x13, ne  // ne = any
  402f28:	lsr	x4, x4, x0
  402f2c:	cmp	x13, #0x0
  402f30:	cset	x3, ne  // ne = any
  402f34:	orr	x3, x3, x4
  402f38:	b	40297c <ferror@plt+0x16ac>
  402f3c:	orr	x2, x2, x9
  402f40:	cmp	x2, #0x0
  402f44:	cset	x9, ne  // ne = any
  402f48:	subs	x9, x13, x9
  402f4c:	mov	w7, w11
  402f50:	sbc	x2, x4, xzr
  402f54:	mov	x1, x3
  402f58:	mov	x12, x14
  402f5c:	b	402984 <ferror@plt+0x16b4>
  402f60:	mov	x0, #0x7fff                	// #32767
  402f64:	neg	w5, w5
  402f68:	orr	x2, x2, #0x8000000000000
  402f6c:	cmp	x3, x0
  402f70:	b.eq	402cc4 <ferror@plt+0x19f4>  // b.none
  402f74:	cmp	w5, #0x74
  402f78:	b.gt	403148 <ferror@plt+0x1e78>
  402f7c:	cmp	w5, #0x3f
  402f80:	b.gt	403208 <ferror@plt+0x1f38>
  402f84:	mov	w1, #0x40                  	// #64
  402f88:	sub	w1, w1, w5
  402f8c:	lsr	x6, x9, x5
  402f90:	lsl	x9, x9, x1
  402f94:	cmp	x9, #0x0
  402f98:	cset	x0, ne  // ne = any
  402f9c:	lsl	x9, x2, x1
  402fa0:	orr	x9, x9, x6
  402fa4:	lsr	x5, x2, x5
  402fa8:	orr	x9, x9, x0
  402fac:	add	x4, x4, x5
  402fb0:	adds	x9, x9, x13
  402fb4:	mov	x1, x3
  402fb8:	cinc	x2, x4, cs  // cs = hs, nlast
  402fbc:	b	402bf8 <ferror@plt+0x1928>
  402fc0:	mov	w0, #0x80                  	// #128
  402fc4:	sub	w0, w0, w5
  402fc8:	subs	w5, w5, #0x40
  402fcc:	lsl	x0, x4, x0
  402fd0:	orr	x0, x13, x0
  402fd4:	csel	x13, x0, x13, ne  // ne = any
  402fd8:	lsr	x4, x4, x5
  402fdc:	cmp	x13, #0x0
  402fe0:	cset	x0, ne  // ne = any
  402fe4:	orr	x0, x0, x4
  402fe8:	b	402ecc <ferror@plt+0x1bfc>
  402fec:	mov	x1, #0x7fff                	// #32767
  402ff0:	cmp	x0, x1
  402ff4:	b.eq	403250 <ferror@plt+0x1f80>  // b.none
  402ff8:	adds	x9, x9, x13
  402ffc:	mov	x1, x0
  403000:	adc	x2, x4, x2
  403004:	ubfx	x0, x9, #1, #3
  403008:	extr	x9, x2, x9, #1
  40300c:	lsr	x2, x2, #1
  403010:	b	402a04 <ferror@plt+0x1734>
  403014:	cmp	x13, x9
  403018:	mov	w7, w11
  40301c:	sbc	x3, x4, x2
  403020:	sub	x9, x13, x9
  403024:	mov	x12, x14
  403028:	b	40298c <ferror@plt+0x16bc>
  40302c:	mov	x12, #0x7fff                	// #32767
  403030:	cmp	x1, x12
  403034:	b.eq	403060 <ferror@plt+0x1d90>  // b.none
  403038:	cmp	x3, x12
  40303c:	b.eq	403290 <ferror@plt+0x1fc0>  // b.none
  403040:	cbnz	x5, 403078 <ferror@plt+0x1da8>
  403044:	mov	w5, w0
  403048:	cbnz	x8, 403370 <ferror@plt+0x20a0>
  40304c:	mov	w7, #0x0                   	// #0
  403050:	mov	x2, #0xffffffffffff        	// #281474976710655
  403054:	mov	w0, #0x1                   	// #1
  403058:	mov	x8, #0xffffffffffffffff    	// #-1
  40305c:	b	402d64 <ferror@plt+0x1a94>
  403060:	cbz	x5, 40338c <ferror@plt+0x20bc>
  403064:	lsr	x0, x2, #50
  403068:	cmp	x3, x1
  40306c:	eor	x0, x0, #0x1
  403070:	and	w0, w0, #0x1
  403074:	b.eq	403290 <ferror@plt+0x1fc0>  // b.none
  403078:	cbz	x8, 4032ac <ferror@plt+0x1fdc>
  40307c:	bfi	x6, x2, #61, #3
  403080:	lsr	x3, x2, #3
  403084:	tbz	x2, #50, 4030a0 <ferror@plt+0x1dd0>
  403088:	lsr	x1, x4, #3
  40308c:	tbnz	x4, #50, 4030a0 <ferror@plt+0x1dd0>
  403090:	mov	x6, x10
  403094:	mov	w7, w11
  403098:	bfi	x6, x4, #61, #3
  40309c:	mov	x3, x1
  4030a0:	extr	x2, x3, x6, #61
  4030a4:	bfi	x6, x2, #61, #3
  4030a8:	lsr	x2, x2, #3
  4030ac:	mov	x8, x6
  4030b0:	b	402d5c <ferror@plt+0x1a8c>
  4030b4:	mov	x0, #0x7fff                	// #32767
  4030b8:	cmp	x8, x0
  4030bc:	b.ne	402b68 <ferror@plt+0x1898>  // b.any
  4030c0:	orr	x0, x2, x9
  4030c4:	cbz	x0, 402eb0 <ferror@plt+0x1be0>
  4030c8:	lsr	x5, x2, #50
  4030cc:	eor	w5, w5, #0x1
  4030d0:	b	402d40 <ferror@plt+0x1a70>
  4030d4:	cbz	x8, 4031e8 <ferror@plt+0x1f18>
  4030d8:	mov	w7, w11
  4030dc:	mov	x2, x4
  4030e0:	mov	x9, x13
  4030e4:	mov	x12, x14
  4030e8:	mov	x1, #0x0                   	// #0
  4030ec:	mov	x3, #0x0                   	// #0
  4030f0:	b	402dcc <ferror@plt+0x1afc>
  4030f4:	ands	x3, x15, #0xc00000
  4030f8:	b.eq	403184 <ferror@plt+0x1eb4>  // b.none
  4030fc:	cmp	x3, #0x400, lsl #12
  403100:	eor	w0, w7, #0x1
  403104:	cset	w1, eq  // eq = none
  403108:	tst	w1, w0
  40310c:	b.ne	4033a8 <ferror@plt+0x20d8>  // b.any
  403110:	cmp	x3, #0x800, lsl #12
  403114:	b.eq	403354 <ferror@plt+0x2084>  // b.none
  403118:	cmp	x3, #0x400, lsl #12
  40311c:	mov	w0, #0x14                  	// #20
  403120:	b.ne	402c30 <ferror@plt+0x1960>  // b.any
  403124:	mov	x2, #0xffffffffffffffff    	// #-1
  403128:	mov	x1, #0x7ffe                	// #32766
  40312c:	mov	x9, x2
  403130:	mov	w5, #0x0                   	// #0
  403134:	mov	w0, #0x14                  	// #20
  403138:	cbnz	x12, 402cf4 <ferror@plt+0x1a24>
  40313c:	b	402cec <ferror@plt+0x1a1c>
  403140:	mov	x9, x5
  403144:	b	40298c <ferror@plt+0x16bc>
  403148:	orr	x2, x2, x9
  40314c:	cmp	x2, #0x0
  403150:	cset	x9, ne  // ne = any
  403154:	b	402fb0 <ferror@plt+0x1ce0>
  403158:	mov	w1, #0x80                  	// #128
  40315c:	sub	w1, w1, w0
  403160:	subs	w0, w0, #0x40
  403164:	lsl	x1, x2, x1
  403168:	orr	x1, x9, x1
  40316c:	csel	x9, x1, x9, ne  // ne = any
  403170:	lsr	x2, x2, x0
  403174:	cmp	x9, #0x0
  403178:	cset	x9, ne  // ne = any
  40317c:	orr	x9, x9, x2
  403180:	b	402f48 <ferror@plt+0x1c78>
  403184:	mov	w0, #0x14                  	// #20
  403188:	b	402c74 <ferror@plt+0x19a4>
  40318c:	lsr	x5, x4, #50
  403190:	mov	w7, w11
  403194:	eor	x5, x5, #0x1
  403198:	mov	x9, x13
  40319c:	and	w5, w5, #0x1
  4031a0:	mov	x2, x4
  4031a4:	b	402d40 <ferror@plt+0x1a70>
  4031a8:	mov	x8, #0x7fff                	// #32767
  4031ac:	cmp	x1, x8
  4031b0:	b.eq	4032d0 <ferror@plt+0x2000>  // b.none
  4031b4:	cmp	x3, x8
  4031b8:	b.eq	403344 <ferror@plt+0x2074>  // b.none
  4031bc:	cbnz	x0, 4032e8 <ferror@plt+0x2018>
  4031c0:	mov	x2, x4
  4031c4:	mov	x9, x13
  4031c8:	b	402d40 <ferror@plt+0x1a70>
  4031cc:	mov	x0, #0x7fff                	// #32767
  4031d0:	cmp	x3, x0
  4031d4:	b.eq	403380 <ferror@plt+0x20b0>  // b.none
  4031d8:	mov	x2, x4
  4031dc:	mov	x9, x13
  4031e0:	mov	x1, x3
  4031e4:	b	402b68 <ferror@plt+0x1898>
  4031e8:	and	x15, x15, #0xc00000
  4031ec:	mov	x2, #0x0                   	// #0
  4031f0:	cmp	x15, #0x800, lsl #12
  4031f4:	cset	w7, eq  // eq = none
  4031f8:	b	402b88 <ferror@plt+0x18b8>
  4031fc:	mov	x2, x4
  403200:	mov	x9, x13
  403204:	b	4029f4 <ferror@plt+0x1724>
  403208:	mov	w0, #0x80                  	// #128
  40320c:	sub	w0, w0, w5
  403210:	subs	w5, w5, #0x40
  403214:	lsl	x0, x2, x0
  403218:	orr	x0, x9, x0
  40321c:	csel	x9, x0, x9, ne  // ne = any
  403220:	lsr	x2, x2, x5
  403224:	cmp	x9, #0x0
  403228:	cset	x9, ne  // ne = any
  40322c:	orr	x9, x9, x2
  403230:	b	402fb0 <ferror@plt+0x1ce0>
  403234:	cmp	x13, x9
  403238:	mov	w7, w11
  40323c:	sbc	x2, x4, x2
  403240:	sub	x9, x13, x9
  403244:	mov	x1, x3
  403248:	mov	x12, x5
  40324c:	b	402984 <ferror@plt+0x16b4>
  403250:	ands	x3, x15, #0xc00000
  403254:	b.eq	403184 <ferror@plt+0x1eb4>  // b.none
  403258:	cmp	x3, #0x400, lsl #12
  40325c:	eor	w0, w7, #0x1
  403260:	csel	w0, w0, wzr, eq  // eq = none
  403264:	cbnz	w0, 4033a8 <ferror@plt+0x20d8>
  403268:	cmp	x3, #0x800, lsl #12
  40326c:	b.ne	403118 <ferror@plt+0x1e48>  // b.any
  403270:	cbz	x12, 403358 <ferror@plt+0x2088>
  403274:	mov	w0, #0x14                  	// #20
  403278:	mov	x16, #0x1                   	// #1
  40327c:	b	402c74 <ferror@plt+0x19a4>
  403280:	orr	x0, x4, x13
  403284:	cbnz	x0, 40318c <ferror@plt+0x1ebc>
  403288:	mov	w7, w11
  40328c:	b	402eb0 <ferror@plt+0x1be0>
  403290:	cbz	x8, 40339c <ferror@plt+0x20cc>
  403294:	tst	x4, #0x4000000000000
  403298:	csinc	w0, w0, wzr, ne  // ne = any
  40329c:	cbnz	x5, 40307c <ferror@plt+0x1dac>
  4032a0:	mov	w7, w11
  4032a4:	mov	x2, x4
  4032a8:	mov	x9, x13
  4032ac:	mov	w5, w0
  4032b0:	b	402d40 <ferror@plt+0x1a70>
  4032b4:	orr	x8, x5, x3
  4032b8:	cbz	x8, 4031e8 <ferror@plt+0x1f18>
  4032bc:	and	x0, x5, #0x7
  4032c0:	mov	x9, x5
  4032c4:	mov	x2, x3
  4032c8:	mov	w5, #0x1                   	// #1
  4032cc:	b	402a04 <ferror@plt+0x1734>
  4032d0:	cbz	x0, 40333c <ferror@plt+0x206c>
  4032d4:	lsr	x5, x2, #50
  4032d8:	cmp	x3, x1
  4032dc:	eor	x5, x5, #0x1
  4032e0:	and	w5, w5, #0x1
  4032e4:	b.eq	4033b4 <ferror@plt+0x20e4>  // b.none
  4032e8:	orr	x13, x4, x13
  4032ec:	cbz	x13, 402d40 <ferror@plt+0x1a70>
  4032f0:	bfi	x6, x2, #61, #3
  4032f4:	lsr	x0, x2, #3
  4032f8:	tbz	x2, #50, 403314 <ferror@plt+0x2044>
  4032fc:	lsr	x1, x4, #3
  403300:	tbnz	x4, #50, 403314 <ferror@plt+0x2044>
  403304:	and	x6, x10, #0x1fffffffffffffff
  403308:	mov	w7, w11
  40330c:	orr	x6, x6, x4, lsl #61
  403310:	mov	x0, x1
  403314:	extr	x2, x0, x6, #61
  403318:	mov	w0, w5
  40331c:	bfi	x6, x2, #61, #3
  403320:	lsr	x2, x2, #3
  403324:	mov	x8, x6
  403328:	b	402d5c <ferror@plt+0x1a8c>
  40332c:	adds	x9, x9, x13
  403330:	mov	x1, x3
  403334:	adc	x2, x4, x2
  403338:	b	402bf8 <ferror@plt+0x1928>
  40333c:	cmp	x3, x1
  403340:	b.ne	4031c0 <ferror@plt+0x1ef0>  // b.any
  403344:	orr	x1, x4, x13
  403348:	cbnz	x1, 4033bc <ferror@plt+0x20ec>
  40334c:	cbz	x0, 402eb0 <ferror@plt+0x1be0>
  403350:	b	402d40 <ferror@plt+0x1a70>
  403354:	cbnz	x16, 403274 <ferror@plt+0x1fa4>
  403358:	mov	x2, #0xffffffffffffffff    	// #-1
  40335c:	mov	w7, #0x0                   	// #0
  403360:	mov	x9, x2
  403364:	mov	x1, #0x7ffe                	// #32766
  403368:	mov	w0, #0x14                  	// #20
  40336c:	b	402a34 <ferror@plt+0x1764>
  403370:	mov	w7, w11
  403374:	mov	x2, x4
  403378:	mov	x9, x13
  40337c:	b	402d40 <ferror@plt+0x1a70>
  403380:	orr	x0, x4, x13
  403384:	cbz	x0, 402eb0 <ferror@plt+0x1be0>
  403388:	b	402ccc <ferror@plt+0x19fc>
  40338c:	cmp	x3, x1
  403390:	b.eq	403290 <ferror@plt+0x1fc0>  // b.none
  403394:	mov	w5, #0x0                   	// #0
  403398:	b	403048 <ferror@plt+0x1d78>
  40339c:	cbnz	x5, 4032ac <ferror@plt+0x1fdc>
  4033a0:	mov	w5, w0
  4033a4:	b	403048 <ferror@plt+0x1d78>
  4033a8:	mov	w0, #0x14                  	// #20
  4033ac:	mov	x16, #0x0                   	// #0
  4033b0:	b	402c74 <ferror@plt+0x19a4>
  4033b4:	orr	x1, x4, x13
  4033b8:	cbz	x1, 402d40 <ferror@plt+0x1a70>
  4033bc:	tst	x4, #0x4000000000000
  4033c0:	csinc	w5, w5, wzr, ne  // ne = any
  4033c4:	cbnz	x0, 4032f0 <ferror@plt+0x2020>
  4033c8:	b	4031c0 <ferror@plt+0x1ef0>
  4033cc:	mov	x8, #0x0                   	// #0
  4033d0:	mov	w1, #0x7fff                	// #32767
  4033d4:	mov	x2, #0x0                   	// #0
  4033d8:	b	402a50 <ferror@plt+0x1780>
  4033dc:	nop
  4033e0:	stp	x29, x30, [sp, #-48]!
  4033e4:	mov	x29, sp
  4033e8:	str	q0, [sp, #16]
  4033ec:	str	q1, [sp, #32]
  4033f0:	ldp	x2, x0, [sp, #16]
  4033f4:	ldp	x5, x3, [sp, #32]
  4033f8:	mrs	x10, fpcr
  4033fc:	lsr	x1, x0, #63
  403400:	ubfx	x6, x0, #0, #48
  403404:	and	w13, w1, #0xff
  403408:	mov	x14, x1
  40340c:	ubfx	x7, x0, #48, #15
  403410:	cbz	w7, 403830 <ferror@plt+0x2560>
  403414:	mov	w4, #0x7fff                	// #32767
  403418:	cmp	w7, w4
  40341c:	b.eq	403878 <ferror@plt+0x25a8>  // b.none
  403420:	and	x7, x7, #0xffff
  403424:	extr	x6, x6, x2, #61
  403428:	mov	x15, #0xffffffffffffc001    	// #-16383
  40342c:	orr	x4, x6, #0x8000000000000
  403430:	add	x7, x7, x15
  403434:	lsl	x2, x2, #3
  403438:	mov	x1, #0x0                   	// #0
  40343c:	mov	x16, #0x0                   	// #0
  403440:	mov	w0, #0x0                   	// #0
  403444:	lsr	x8, x3, #63
  403448:	ubfx	x6, x3, #0, #48
  40344c:	and	w15, w8, #0xff
  403450:	ubfx	x9, x3, #48, #15
  403454:	cbz	w9, 4037ec <ferror@plt+0x251c>
  403458:	mov	w11, #0x7fff                	// #32767
  40345c:	cmp	w9, w11
  403460:	b.eq	403524 <ferror@plt+0x2254>  // b.none
  403464:	and	x9, x9, #0xffff
  403468:	extr	x6, x6, x5, #61
  40346c:	mov	x12, #0xffffffffffffc001    	// #-16383
  403470:	orr	x6, x6, #0x8000000000000
  403474:	add	x9, x9, x12
  403478:	lsl	x5, x5, #3
  40347c:	sub	x7, x7, x9
  403480:	mov	x9, #0x0                   	// #0
  403484:	eor	w11, w13, w15
  403488:	cmp	x1, #0x9
  40348c:	and	x3, x11, #0xff
  403490:	mov	x12, x3
  403494:	b.gt	4037c4 <ferror@plt+0x24f4>
  403498:	cmp	x1, #0x7
  40349c:	b.gt	403984 <ferror@plt+0x26b4>
  4034a0:	cmp	x1, #0x3
  4034a4:	b.eq	4034c0 <ferror@plt+0x21f0>  // b.none
  4034a8:	b.le	403794 <ferror@plt+0x24c4>
  4034ac:	cmp	x1, #0x5
  4034b0:	b.eq	4037d4 <ferror@plt+0x2504>  // b.none
  4034b4:	b.le	4035b8 <ferror@plt+0x22e8>
  4034b8:	cmp	x1, #0x6
  4034bc:	b.eq	403588 <ferror@plt+0x22b8>  // b.none
  4034c0:	cmp	x9, #0x1
  4034c4:	b.eq	403908 <ferror@plt+0x2638>  // b.none
  4034c8:	cbz	x9, 4034dc <ferror@plt+0x220c>
  4034cc:	cmp	x9, #0x2
  4034d0:	b.eq	403b0c <ferror@plt+0x283c>  // b.none
  4034d4:	cmp	x9, #0x3
  4034d8:	b.eq	403af4 <ferror@plt+0x2824>  // b.none
  4034dc:	mov	x1, #0x3fff                	// #16383
  4034e0:	mov	x12, x8
  4034e4:	add	x3, x7, x1
  4034e8:	cmp	x3, #0x0
  4034ec:	b.le	4039c8 <ferror@plt+0x26f8>
  4034f0:	tst	x5, #0x7
  4034f4:	b.ne	403938 <ferror@plt+0x2668>  // b.any
  4034f8:	and	w11, w12, #0x1
  4034fc:	tbz	x6, #52, 403508 <ferror@plt+0x2238>
  403500:	and	x6, x6, #0xffefffffffffffff
  403504:	add	x3, x7, #0x4, lsl #12
  403508:	mov	x1, #0x7ffe                	// #32766
  40350c:	cmp	x3, x1
  403510:	b.gt	403ab0 <ferror@plt+0x27e0>
  403514:	and	w1, w3, #0x7fff
  403518:	extr	x2, x6, x5, #3
  40351c:	ubfx	x6, x6, #3, #48
  403520:	b	403594 <ferror@plt+0x22c4>
  403524:	mov	x9, #0xffffffffffff8001    	// #-32767
  403528:	orr	x3, x6, x5
  40352c:	add	x7, x7, x9
  403530:	cbz	x3, 4038ac <ferror@plt+0x25dc>
  403534:	tst	x6, #0x800000000000
  403538:	orr	x1, x1, #0x3
  40353c:	csinc	w0, w0, wzr, ne  // ne = any
  403540:	mov	x9, #0x3                   	// #3
  403544:	eor	w11, w13, w15
  403548:	cmp	x1, #0x9
  40354c:	and	x3, x11, #0xff
  403550:	mov	x12, x3
  403554:	b.le	403498 <ferror@plt+0x21c8>
  403558:	cmp	x1, #0xf
  40355c:	b.ne	4037c4 <ferror@plt+0x24f4>  // b.any
  403560:	tbz	x4, #47, 403970 <ferror@plt+0x26a0>
  403564:	tbnz	x6, #47, 403970 <ferror@plt+0x26a0>
  403568:	orr	x6, x6, #0x800000000000
  40356c:	mov	w11, w15
  403570:	and	x6, x6, #0xffffffffffff
  403574:	mov	x2, x5
  403578:	mov	w1, #0x7fff                	// #32767
  40357c:	b	403594 <ferror@plt+0x22c4>
  403580:	cmp	x1, #0x2
  403584:	b.ne	4035c0 <ferror@plt+0x22f0>  // b.any
  403588:	mov	w1, #0x0                   	// #0
  40358c:	mov	x6, #0x0                   	// #0
  403590:	mov	x2, #0x0                   	// #0
  403594:	mov	x5, #0x0                   	// #0
  403598:	orr	w1, w1, w11, lsl #15
  40359c:	bfxil	x5, x6, #0, #48
  4035a0:	fmov	d0, x2
  4035a4:	bfi	x5, x1, #48, #16
  4035a8:	fmov	v0.d[1], x5
  4035ac:	cbnz	w0, 4037b4 <ferror@plt+0x24e4>
  4035b0:	ldp	x29, x30, [sp], #48
  4035b4:	ret
  4035b8:	cmp	x1, #0x4
  4035bc:	b.eq	403588 <ferror@plt+0x22b8>  // b.none
  4035c0:	cmp	x4, x6
  4035c4:	b.ls	40391c <ferror@plt+0x264c>  // b.plast
  4035c8:	lsr	x3, x4, #1
  4035cc:	extr	x8, x4, x2, #1
  4035d0:	lsl	x2, x2, #63
  4035d4:	ubfx	x14, x6, #20, #32
  4035d8:	extr	x9, x6, x5, #52
  4035dc:	lsl	x13, x5, #12
  4035e0:	and	x15, x9, #0xffffffff
  4035e4:	udiv	x5, x3, x14
  4035e8:	msub	x3, x5, x14, x3
  4035ec:	mul	x1, x15, x5
  4035f0:	extr	x3, x3, x8, #32
  4035f4:	cmp	x1, x3
  4035f8:	b.ls	40360c <ferror@plt+0x233c>  // b.plast
  4035fc:	adds	x3, x9, x3
  403600:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  403604:	b.hi	403bec <ferror@plt+0x291c>  // b.pmore
  403608:	sub	x5, x5, #0x1
  40360c:	sub	x3, x3, x1
  403610:	mov	x4, x8
  403614:	udiv	x1, x3, x14
  403618:	msub	x3, x1, x14, x3
  40361c:	mul	x6, x15, x1
  403620:	bfi	x4, x3, #32, #32
  403624:	cmp	x6, x4
  403628:	b.ls	40363c <ferror@plt+0x236c>  // b.plast
  40362c:	adds	x4, x9, x4
  403630:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  403634:	b.hi	403be0 <ferror@plt+0x2910>  // b.pmore
  403638:	sub	x1, x1, #0x1
  40363c:	orr	x8, x1, x5, lsl #32
  403640:	and	x17, x13, #0xffffffff
  403644:	and	x1, x8, #0xffffffff
  403648:	lsr	x16, x13, #32
  40364c:	lsr	x5, x8, #32
  403650:	sub	x4, x4, x6
  403654:	mov	x18, #0x100000000           	// #4294967296
  403658:	mul	x3, x1, x17
  40365c:	mul	x30, x5, x17
  403660:	madd	x6, x16, x1, x30
  403664:	and	x1, x3, #0xffffffff
  403668:	mul	x5, x5, x16
  40366c:	add	x3, x6, x3, lsr #32
  403670:	add	x6, x5, x18
  403674:	cmp	x30, x3
  403678:	csel	x5, x6, x5, hi  // hi = pmore
  40367c:	add	x1, x1, x3, lsl #32
  403680:	add	x5, x5, x3, lsr #32
  403684:	cmp	x4, x5
  403688:	b.cc	403994 <ferror@plt+0x26c4>  // b.lo, b.ul, b.last
  40368c:	ccmp	x2, x1, #0x2, eq  // eq = none
  403690:	mov	x6, x8
  403694:	b.cc	403994 <ferror@plt+0x26c4>  // b.lo, b.ul, b.last
  403698:	subs	x8, x2, x1
  40369c:	mov	x3, #0x3fff                	// #16383
  4036a0:	cmp	x2, x1
  4036a4:	add	x3, x7, x3
  4036a8:	sbc	x4, x4, x5
  4036ac:	cmp	x9, x4
  4036b0:	b.eq	403bf8 <ferror@plt+0x2928>  // b.none
  4036b4:	udiv	x5, x4, x14
  4036b8:	msub	x4, x5, x14, x4
  4036bc:	mul	x2, x15, x5
  4036c0:	extr	x1, x4, x8, #32
  4036c4:	cmp	x2, x1
  4036c8:	b.ls	4036dc <ferror@plt+0x240c>  // b.plast
  4036cc:	adds	x1, x9, x1
  4036d0:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  4036d4:	b.hi	403cb0 <ferror@plt+0x29e0>  // b.pmore
  4036d8:	sub	x5, x5, #0x1
  4036dc:	sub	x1, x1, x2
  4036e0:	udiv	x2, x1, x14
  4036e4:	msub	x1, x2, x14, x1
  4036e8:	mul	x15, x15, x2
  4036ec:	bfi	x8, x1, #32, #32
  4036f0:	mov	x1, x8
  4036f4:	cmp	x15, x8
  4036f8:	b.ls	40370c <ferror@plt+0x243c>  // b.plast
  4036fc:	adds	x1, x9, x8
  403700:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  403704:	b.hi	403cbc <ferror@plt+0x29ec>  // b.pmore
  403708:	sub	x2, x2, #0x1
  40370c:	orr	x5, x2, x5, lsl #32
  403710:	mov	x11, #0x100000000           	// #4294967296
  403714:	and	x4, x5, #0xffffffff
  403718:	sub	x1, x1, x15
  40371c:	lsr	x14, x5, #32
  403720:	mul	x2, x17, x4
  403724:	mul	x17, x14, x17
  403728:	madd	x4, x16, x4, x17
  40372c:	and	x8, x2, #0xffffffff
  403730:	mul	x16, x16, x14
  403734:	add	x2, x4, x2, lsr #32
  403738:	add	x4, x16, x11
  40373c:	cmp	x17, x2
  403740:	csel	x16, x4, x16, hi  // hi = pmore
  403744:	add	x4, x8, x2, lsl #32
  403748:	add	x16, x16, x2, lsr #32
  40374c:	cmp	x1, x16
  403750:	b.cs	403b30 <ferror@plt+0x2860>  // b.hs, b.nlast
  403754:	adds	x2, x9, x1
  403758:	sub	x8, x5, #0x1
  40375c:	mov	x1, x2
  403760:	b.cs	403774 <ferror@plt+0x24a4>  // b.hs, b.nlast
  403764:	cmp	x2, x16
  403768:	b.cc	403c30 <ferror@plt+0x2960>  // b.lo, b.ul, b.last
  40376c:	ccmp	x13, x4, #0x2, eq  // eq = none
  403770:	b.cc	403c30 <ferror@plt+0x2960>  // b.lo, b.ul, b.last
  403774:	cmp	x13, x4
  403778:	mov	x5, x8
  40377c:	cset	w2, ne  // ne = any
  403780:	cmp	w2, #0x0
  403784:	orr	x2, x5, #0x1
  403788:	ccmp	x1, x16, #0x0, eq  // eq = none
  40378c:	csel	x5, x2, x5, ne  // ne = any
  403790:	b	4034e8 <ferror@plt+0x2218>
  403794:	cmp	x1, #0x1
  403798:	b.ne	403580 <ferror@plt+0x22b0>  // b.any
  40379c:	mov	x4, #0x0                   	// #0
  4037a0:	fmov	d0, x4
  4037a4:	lsl	x3, x3, #63
  4037a8:	orr	w0, w0, #0x2
  4037ac:	orr	x5, x3, #0x7fff000000000000
  4037b0:	fmov	v0.d[1], x5
  4037b4:	str	q0, [sp, #16]
  4037b8:	bl	405358 <ferror@plt+0x4088>
  4037bc:	ldr	q0, [sp, #16]
  4037c0:	b	4035b0 <ferror@plt+0x22e0>
  4037c4:	cmp	x1, #0xb
  4037c8:	b.gt	403898 <ferror@plt+0x25c8>
  4037cc:	cmp	x1, #0xa
  4037d0:	b.ne	4034c0 <ferror@plt+0x21f0>  // b.any
  4037d4:	mov	w11, #0x0                   	// #0
  4037d8:	mov	x6, #0xffffffffffff        	// #281474976710655
  4037dc:	mov	x2, #0xffffffffffffffff    	// #-1
  4037e0:	mov	w0, #0x1                   	// #1
  4037e4:	mov	w1, #0x7fff                	// #32767
  4037e8:	b	403594 <ferror@plt+0x22c4>
  4037ec:	orr	x3, x6, x5
  4037f0:	cbz	x3, 4038d8 <ferror@plt+0x2608>
  4037f4:	cbz	x6, 403a8c <ferror@plt+0x27bc>
  4037f8:	clz	x3, x6
  4037fc:	sub	x9, x3, #0xf
  403800:	add	w12, w9, #0x3
  403804:	mov	w11, #0x3d                  	// #61
  403808:	sub	w9, w11, w9
  40380c:	lsl	x6, x6, x12
  403810:	lsr	x9, x5, x9
  403814:	orr	x6, x9, x6
  403818:	lsl	x5, x5, x12
  40381c:	add	x7, x3, x7
  403820:	mov	x11, #0x3fef                	// #16367
  403824:	mov	x9, #0x0                   	// #0
  403828:	add	x7, x7, x11
  40382c:	b	403484 <ferror@plt+0x21b4>
  403830:	orr	x4, x6, x2
  403834:	cbz	x4, 4038c0 <ferror@plt+0x25f0>
  403838:	cbz	x6, 403a68 <ferror@plt+0x2798>
  40383c:	clz	x0, x6
  403840:	sub	x4, x0, #0xf
  403844:	add	w7, w4, #0x3
  403848:	mov	w1, #0x3d                  	// #61
  40384c:	sub	w4, w1, w4
  403850:	lsl	x6, x6, x7
  403854:	lsr	x4, x2, x4
  403858:	orr	x4, x4, x6
  40385c:	lsl	x2, x2, x7
  403860:	mov	x7, #0xffffffffffffc011    	// #-16367
  403864:	mov	x1, #0x0                   	// #0
  403868:	sub	x7, x7, x0
  40386c:	mov	x16, #0x0                   	// #0
  403870:	mov	w0, #0x0                   	// #0
  403874:	b	403444 <ferror@plt+0x2174>
  403878:	orr	x4, x6, x2
  40387c:	cbnz	x4, 4038ec <ferror@plt+0x261c>
  403880:	mov	x2, #0x0                   	// #0
  403884:	mov	x1, #0x8                   	// #8
  403888:	mov	x7, #0x7fff                	// #32767
  40388c:	mov	x16, #0x2                   	// #2
  403890:	mov	w0, #0x0                   	// #0
  403894:	b	403444 <ferror@plt+0x2174>
  403898:	mov	x6, x4
  40389c:	mov	x5, x2
  4038a0:	mov	x8, x14
  4038a4:	mov	x9, x16
  4038a8:	b	4034c0 <ferror@plt+0x21f0>
  4038ac:	orr	x1, x1, #0x2
  4038b0:	mov	x6, #0x0                   	// #0
  4038b4:	mov	x5, #0x0                   	// #0
  4038b8:	mov	x9, #0x2                   	// #2
  4038bc:	b	403544 <ferror@plt+0x2274>
  4038c0:	mov	x2, #0x0                   	// #0
  4038c4:	mov	x1, #0x4                   	// #4
  4038c8:	mov	x7, #0x0                   	// #0
  4038cc:	mov	x16, #0x1                   	// #1
  4038d0:	mov	w0, #0x0                   	// #0
  4038d4:	b	403444 <ferror@plt+0x2174>
  4038d8:	orr	x1, x1, #0x1
  4038dc:	mov	x6, #0x0                   	// #0
  4038e0:	mov	x5, #0x0                   	// #0
  4038e4:	mov	x9, #0x1                   	// #1
  4038e8:	b	403484 <ferror@plt+0x21b4>
  4038ec:	lsr	x0, x6, #47
  4038f0:	mov	x4, x6
  4038f4:	eor	w0, w0, #0x1
  4038f8:	mov	x1, #0xc                   	// #12
  4038fc:	mov	x7, #0x7fff                	// #32767
  403900:	mov	x16, #0x3                   	// #3
  403904:	b	403444 <ferror@plt+0x2174>
  403908:	mov	w11, w8
  40390c:	mov	w1, #0x0                   	// #0
  403910:	mov	x6, #0x0                   	// #0
  403914:	mov	x2, #0x0                   	// #0
  403918:	b	403594 <ferror@plt+0x22c4>
  40391c:	ccmp	x5, x2, #0x2, eq  // eq = none
  403920:	b.ls	4035c8 <ferror@plt+0x22f8>  // b.plast
  403924:	mov	x8, x2
  403928:	sub	x7, x7, #0x1
  40392c:	mov	x3, x4
  403930:	mov	x2, #0x0                   	// #0
  403934:	b	4035d4 <ferror@plt+0x2304>
  403938:	and	x1, x10, #0xc00000
  40393c:	orr	w0, w0, #0x10
  403940:	cmp	x1, #0x400, lsl #12
  403944:	b.eq	403c98 <ferror@plt+0x29c8>  // b.none
  403948:	cmp	x1, #0x800, lsl #12
  40394c:	b.eq	403bac <ferror@plt+0x28dc>  // b.none
  403950:	cbnz	x1, 4034f8 <ferror@plt+0x2228>
  403954:	and	x1, x5, #0xf
  403958:	and	w11, w12, #0x1
  40395c:	cmp	x1, #0x4
  403960:	b.eq	4034fc <ferror@plt+0x222c>  // b.none
  403964:	adds	x5, x5, #0x4
  403968:	cinc	x6, x6, cs  // cs = hs, nlast
  40396c:	b	4034fc <ferror@plt+0x222c>
  403970:	orr	x6, x4, #0x800000000000
  403974:	mov	w11, w13
  403978:	and	x6, x6, #0xffffffffffff
  40397c:	mov	w1, #0x7fff                	// #32767
  403980:	b	403594 <ferror@plt+0x22c4>
  403984:	mov	w1, #0x7fff                	// #32767
  403988:	mov	x6, #0x0                   	// #0
  40398c:	mov	x2, #0x0                   	// #0
  403990:	b	403594 <ferror@plt+0x22c4>
  403994:	adds	x3, x2, x13
  403998:	sub	x6, x8, #0x1
  40399c:	adc	x4, x4, x9
  4039a0:	cset	x18, cs  // cs = hs, nlast
  4039a4:	mov	x2, x3
  4039a8:	cmp	x9, x4
  4039ac:	b.cs	403b20 <ferror@plt+0x2850>  // b.hs, b.nlast
  4039b0:	cmp	x5, x4
  4039b4:	b.ls	403b48 <ferror@plt+0x2878>  // b.plast
  4039b8:	adds	x2, x13, x3
  4039bc:	sub	x6, x8, #0x2
  4039c0:	adc	x4, x4, x9
  4039c4:	b	403698 <ferror@plt+0x23c8>
  4039c8:	mov	x1, #0x1                   	// #1
  4039cc:	sub	x1, x1, x3
  4039d0:	cmp	x1, #0x74
  4039d4:	and	w11, w12, #0x1
  4039d8:	b.le	4039f4 <ferror@plt+0x2724>
  4039dc:	orr	x2, x5, x6
  4039e0:	cbnz	x2, 403c14 <ferror@plt+0x2944>
  4039e4:	orr	w0, w0, #0x8
  4039e8:	mov	w1, #0x0                   	// #0
  4039ec:	mov	x6, #0x0                   	// #0
  4039f0:	b	403ad8 <ferror@plt+0x2808>
  4039f4:	cmp	x1, #0x3f
  4039f8:	b.le	403b54 <ferror@plt+0x2884>
  4039fc:	mov	w2, #0x80                  	// #128
  403a00:	sub	w2, w2, w1
  403a04:	cmp	x1, #0x40
  403a08:	sub	w1, w1, #0x40
  403a0c:	lsl	x2, x6, x2
  403a10:	orr	x2, x5, x2
  403a14:	csel	x5, x2, x5, ne  // ne = any
  403a18:	lsr	x6, x6, x1
  403a1c:	cmp	x5, #0x0
  403a20:	cset	x2, ne  // ne = any
  403a24:	orr	x2, x2, x6
  403a28:	ands	x6, x2, #0x7
  403a2c:	b.eq	403b88 <ferror@plt+0x28b8>  // b.none
  403a30:	mov	x6, #0x0                   	// #0
  403a34:	and	x10, x10, #0xc00000
  403a38:	orr	w0, w0, #0x10
  403a3c:	cmp	x10, #0x400, lsl #12
  403a40:	b.eq	403cd4 <ferror@plt+0x2a04>  // b.none
  403a44:	cmp	x10, #0x800, lsl #12
  403a48:	b.eq	403ce8 <ferror@plt+0x2a18>  // b.none
  403a4c:	cbz	x10, 403c50 <ferror@plt+0x2980>
  403a50:	tbnz	x6, #51, 403c68 <ferror@plt+0x2998>
  403a54:	orr	w0, w0, #0x8
  403a58:	extr	x2, x6, x2, #3
  403a5c:	mov	w1, #0x0                   	// #0
  403a60:	ubfx	x6, x6, #3, #48
  403a64:	b	403ad8 <ferror@plt+0x2808>
  403a68:	clz	x7, x2
  403a6c:	add	x4, x7, #0x31
  403a70:	add	x0, x7, #0x40
  403a74:	cmp	x4, #0x3c
  403a78:	b.le	403844 <ferror@plt+0x2574>
  403a7c:	sub	w4, w4, #0x3d
  403a80:	lsl	x4, x2, x4
  403a84:	mov	x2, #0x0                   	// #0
  403a88:	b	403860 <ferror@plt+0x2590>
  403a8c:	clz	x3, x5
  403a90:	add	x9, x3, #0x31
  403a94:	add	x3, x3, #0x40
  403a98:	cmp	x9, #0x3c
  403a9c:	b.le	403800 <ferror@plt+0x2530>
  403aa0:	sub	w6, w9, #0x3d
  403aa4:	lsl	x6, x5, x6
  403aa8:	mov	x5, #0x0                   	// #0
  403aac:	b	40381c <ferror@plt+0x254c>
  403ab0:	and	x2, x10, #0xc00000
  403ab4:	cmp	x2, #0x400, lsl #12
  403ab8:	b.eq	403c7c <ferror@plt+0x29ac>  // b.none
  403abc:	cmp	x2, #0x800, lsl #12
  403ac0:	b.eq	403bc4 <ferror@plt+0x28f4>  // b.none
  403ac4:	cbz	x2, 403ba0 <ferror@plt+0x28d0>
  403ac8:	mov	x6, #0xffffffffffff        	// #281474976710655
  403acc:	mov	x2, #0xffffffffffffffff    	// #-1
  403ad0:	mov	w3, #0x14                  	// #20
  403ad4:	orr	w0, w0, w3
  403ad8:	mov	x5, #0x0                   	// #0
  403adc:	orr	w1, w1, w11, lsl #15
  403ae0:	bfxil	x5, x6, #0, #48
  403ae4:	fmov	d0, x2
  403ae8:	bfi	x5, x1, #48, #16
  403aec:	fmov	v0.d[1], x5
  403af0:	b	4037b4 <ferror@plt+0x24e4>
  403af4:	orr	x6, x6, #0x800000000000
  403af8:	mov	w11, w8
  403afc:	and	x6, x6, #0xffffffffffff
  403b00:	mov	x2, x5
  403b04:	mov	w1, #0x7fff                	// #32767
  403b08:	b	403594 <ferror@plt+0x22c4>
  403b0c:	mov	w11, w8
  403b10:	mov	w1, #0x7fff                	// #32767
  403b14:	mov	x6, #0x0                   	// #0
  403b18:	mov	x2, #0x0                   	// #0
  403b1c:	b	403594 <ferror@plt+0x22c4>
  403b20:	cmp	x18, #0x0
  403b24:	ccmp	x9, x4, #0x0, eq  // eq = none
  403b28:	b.ne	403698 <ferror@plt+0x23c8>  // b.any
  403b2c:	b	4039b0 <ferror@plt+0x26e0>
  403b30:	cmp	x4, #0x0
  403b34:	cset	w2, ne  // ne = any
  403b38:	cmp	w2, #0x0
  403b3c:	ccmp	x1, x16, #0x0, ne  // ne = any
  403b40:	b.ne	403780 <ferror@plt+0x24b0>  // b.any
  403b44:	b	403754 <ferror@plt+0x2484>
  403b48:	ccmp	x1, x3, #0x0, eq  // eq = none
  403b4c:	b.ls	403698 <ferror@plt+0x23c8>  // b.plast
  403b50:	b	4039b8 <ferror@plt+0x26e8>
  403b54:	mov	w2, #0x40                  	// #64
  403b58:	sub	w2, w2, w1
  403b5c:	lsr	x4, x5, x1
  403b60:	lsl	x5, x5, x2
  403b64:	cmp	x5, #0x0
  403b68:	cset	x3, ne  // ne = any
  403b6c:	lsl	x2, x6, x2
  403b70:	orr	x2, x2, x4
  403b74:	lsr	x6, x6, x1
  403b78:	orr	x2, x2, x3
  403b7c:	tst	x2, #0x7
  403b80:	b.ne	403a34 <ferror@plt+0x2764>  // b.any
  403b84:	tbnz	x6, #51, 403cf4 <ferror@plt+0x2a24>
  403b88:	mov	w1, #0x0                   	// #0
  403b8c:	extr	x2, x6, x2, #3
  403b90:	ubfx	x6, x6, #3, #48
  403b94:	tbz	w10, #11, 403594 <ferror@plt+0x22c4>
  403b98:	orr	w0, w0, #0x8
  403b9c:	b	403ad8 <ferror@plt+0x2808>
  403ba0:	mov	w1, #0x7fff                	// #32767
  403ba4:	mov	x6, #0x0                   	// #0
  403ba8:	b	403ad0 <ferror@plt+0x2800>
  403bac:	mov	w11, #0x0                   	// #0
  403bb0:	cbz	x12, 4034fc <ferror@plt+0x222c>
  403bb4:	adds	x5, x5, #0x8
  403bb8:	mov	w11, #0x1                   	// #1
  403bbc:	cinc	x6, x6, cs  // cs = hs, nlast
  403bc0:	b	4034fc <ferror@plt+0x222c>
  403bc4:	cmp	x12, #0x0
  403bc8:	mov	w2, #0x7fff                	// #32767
  403bcc:	mov	x6, #0xffffffffffff        	// #281474976710655
  403bd0:	csel	w1, w1, w2, eq  // eq = none
  403bd4:	csel	x6, x6, xzr, eq  // eq = none
  403bd8:	csetm	x2, eq  // eq = none
  403bdc:	b	403ad0 <ferror@plt+0x2800>
  403be0:	sub	x1, x1, #0x2
  403be4:	add	x4, x4, x9
  403be8:	b	40363c <ferror@plt+0x236c>
  403bec:	sub	x5, x5, #0x2
  403bf0:	add	x3, x3, x9
  403bf4:	b	40360c <ferror@plt+0x233c>
  403bf8:	cmp	x3, #0x0
  403bfc:	mov	x5, #0xffffffffffffffff    	// #-1
  403c00:	b.gt	403938 <ferror@plt+0x2668>
  403c04:	mov	x1, #0x1                   	// #1
  403c08:	sub	x1, x1, x3
  403c0c:	cmp	x1, #0x74
  403c10:	b.le	4039f4 <ferror@plt+0x2724>
  403c14:	and	x10, x10, #0xc00000
  403c18:	orr	w0, w0, #0x10
  403c1c:	cmp	x10, #0x400, lsl #12
  403c20:	b.eq	403cc8 <ferror@plt+0x29f8>  // b.none
  403c24:	cmp	x10, #0x800, lsl #12
  403c28:	csel	x2, x12, xzr, eq  // eq = none
  403c2c:	b	4039e4 <ferror@plt+0x2714>
  403c30:	lsl	x8, x13, #1
  403c34:	sub	x5, x5, #0x2
  403c38:	cmp	x13, x8
  403c3c:	cinc	x1, x9, hi  // hi = pmore
  403c40:	cmp	x4, x8
  403c44:	add	x1, x2, x1
  403c48:	cset	w2, ne  // ne = any
  403c4c:	b	403780 <ferror@plt+0x24b0>
  403c50:	and	x1, x2, #0xf
  403c54:	cmp	x1, #0x4
  403c58:	b.eq	403c64 <ferror@plt+0x2994>  // b.none
  403c5c:	adds	x2, x2, #0x4
  403c60:	cinc	x6, x6, cs  // cs = hs, nlast
  403c64:	tbz	x6, #51, 403a54 <ferror@plt+0x2784>
  403c68:	orr	w0, w0, #0x8
  403c6c:	mov	w1, #0x1                   	// #1
  403c70:	mov	x6, #0x0                   	// #0
  403c74:	mov	x2, #0x0                   	// #0
  403c78:	b	403ad8 <ferror@plt+0x2808>
  403c7c:	cmp	x12, #0x0
  403c80:	mov	w2, #0x7fff                	// #32767
  403c84:	mov	x6, #0xffffffffffff        	// #281474976710655
  403c88:	csel	w1, w1, w2, ne  // ne = any
  403c8c:	csel	x6, x6, xzr, ne  // ne = any
  403c90:	csetm	x2, ne  // ne = any
  403c94:	b	403ad0 <ferror@plt+0x2800>
  403c98:	mov	w11, #0x1                   	// #1
  403c9c:	cbnz	x12, 4034fc <ferror@plt+0x222c>
  403ca0:	adds	x5, x5, #0x8
  403ca4:	mov	w11, #0x0                   	// #0
  403ca8:	cinc	x6, x6, cs  // cs = hs, nlast
  403cac:	b	4034fc <ferror@plt+0x222c>
  403cb0:	sub	x5, x5, #0x2
  403cb4:	add	x1, x1, x9
  403cb8:	b	4036dc <ferror@plt+0x240c>
  403cbc:	sub	x2, x2, #0x2
  403cc0:	add	x1, x1, x9
  403cc4:	b	40370c <ferror@plt+0x243c>
  403cc8:	mov	x2, #0x1                   	// #1
  403ccc:	sub	x2, x2, x12
  403cd0:	b	4039e4 <ferror@plt+0x2714>
  403cd4:	cbnz	x12, 403c64 <ferror@plt+0x2994>
  403cd8:	adds	x2, x2, #0x8
  403cdc:	cinc	x6, x6, cs  // cs = hs, nlast
  403ce0:	tbnz	x6, #51, 403c68 <ferror@plt+0x2998>
  403ce4:	b	403a54 <ferror@plt+0x2784>
  403ce8:	cbnz	x12, 403cd8 <ferror@plt+0x2a08>
  403cec:	tbnz	x6, #51, 403c68 <ferror@plt+0x2998>
  403cf0:	b	403a54 <ferror@plt+0x2784>
  403cf4:	orr	w0, w0, #0x10
  403cf8:	b	403c68 <ferror@plt+0x2998>
  403cfc:	nop
  403d00:	stp	x29, x30, [sp, #-80]!
  403d04:	mov	x29, sp
  403d08:	str	q0, [sp, #48]
  403d0c:	str	q1, [sp, #64]
  403d10:	ldp	x1, x0, [sp, #48]
  403d14:	ldp	x6, x2, [sp, #64]
  403d18:	mrs	x11, fpcr
  403d1c:	lsr	x3, x0, #63
  403d20:	ubfx	x7, x0, #0, #48
  403d24:	and	w12, w3, #0xff
  403d28:	mov	x14, x3
  403d2c:	ubfx	x3, x0, #48, #15
  403d30:	cbz	w3, 4040d8 <ferror@plt+0x2e08>
  403d34:	mov	w4, #0x7fff                	// #32767
  403d38:	cmp	w3, w4
  403d3c:	b.eq	40417c <ferror@plt+0x2eac>  // b.none
  403d40:	and	x3, x3, #0xffff
  403d44:	extr	x4, x7, x1, #61
  403d48:	mov	x18, #0xffffffffffffc001    	// #-16383
  403d4c:	orr	x7, x4, #0x8000000000000
  403d50:	add	x3, x3, x18
  403d54:	lsl	x5, x1, #3
  403d58:	mov	x16, #0x0                   	// #0
  403d5c:	mov	x1, #0x0                   	// #0
  403d60:	mov	w0, #0x0                   	// #0
  403d64:	lsr	x8, x2, #63
  403d68:	ubfx	x4, x2, #0, #48
  403d6c:	and	w15, w8, #0xff
  403d70:	mov	x13, x8
  403d74:	ubfx	x9, x2, #48, #15
  403d78:	cbz	w9, 404138 <ferror@plt+0x2e68>
  403d7c:	mov	w8, #0x7fff                	// #32767
  403d80:	cmp	w9, w8
  403d84:	b.eq	403e08 <ferror@plt+0x2b38>  // b.none
  403d88:	and	x9, x9, #0xffff
  403d8c:	mov	x17, #0xffffffffffffc001    	// #-16383
  403d90:	add	x9, x9, x17
  403d94:	extr	x2, x4, x6, #61
  403d98:	add	x9, x9, x3
  403d9c:	lsl	x6, x6, #3
  403da0:	orr	x4, x2, #0x8000000000000
  403da4:	mov	x2, #0x0                   	// #0
  403da8:	eor	w8, w12, w15
  403dac:	cmp	x1, #0xa
  403db0:	and	w10, w8, #0xff
  403db4:	add	x3, x9, #0x1
  403db8:	and	x8, x8, #0xff
  403dbc:	b.le	403e40 <ferror@plt+0x2b70>
  403dc0:	cmp	x1, #0xb
  403dc4:	b.eq	4044d8 <ferror@plt+0x3208>  // b.none
  403dc8:	mov	w15, w12
  403dcc:	mov	x13, x14
  403dd0:	mov	w10, w15
  403dd4:	cmp	x16, #0x2
  403dd8:	b.eq	40419c <ferror@plt+0x2ecc>  // b.none
  403ddc:	mov	x4, x7
  403de0:	mov	x6, x5
  403de4:	mov	x2, x16
  403de8:	mov	x8, x13
  403dec:	cmp	x2, #0x3
  403df0:	b.ne	403e5c <ferror@plt+0x2b8c>  // b.any
  403df4:	orr	x4, x4, #0x800000000000
  403df8:	mov	x5, x6
  403dfc:	and	x4, x4, #0xffffffffffff
  403e00:	mov	w1, #0x7fff                	// #32767
  403e04:	b	403e70 <ferror@plt+0x2ba0>
  403e08:	mov	x8, #0x7fff                	// #32767
  403e0c:	orr	x2, x4, x6
  403e10:	add	x9, x3, x8
  403e14:	cbnz	x2, 403e94 <ferror@plt+0x2bc4>
  403e18:	eor	w8, w12, w15
  403e1c:	orr	x1, x1, #0x2
  403e20:	and	w10, w8, #0xff
  403e24:	cmp	x1, #0xa
  403e28:	add	x3, x3, #0x8, lsl #12
  403e2c:	and	x8, x8, #0xff
  403e30:	mov	x6, #0x0                   	// #0
  403e34:	b.gt	40444c <ferror@plt+0x317c>
  403e38:	mov	x4, #0x0                   	// #0
  403e3c:	mov	x2, #0x2                   	// #2
  403e40:	cmp	x1, #0x2
  403e44:	b.gt	403ebc <ferror@plt+0x2bec>
  403e48:	sub	x1, x1, #0x1
  403e4c:	cmp	x1, #0x1
  403e50:	b.hi	403ef8 <ferror@plt+0x2c28>  // b.pmore
  403e54:	cmp	x2, #0x2
  403e58:	b.eq	40419c <ferror@plt+0x2ecc>  // b.none
  403e5c:	cmp	x2, #0x1
  403e60:	b.ne	404058 <ferror@plt+0x2d88>  // b.any
  403e64:	mov	w1, #0x0                   	// #0
  403e68:	mov	x4, #0x0                   	// #0
  403e6c:	mov	x5, #0x0                   	// #0
  403e70:	mov	x3, #0x0                   	// #0
  403e74:	orr	w1, w1, w10, lsl #15
  403e78:	bfxil	x3, x4, #0, #48
  403e7c:	fmov	d0, x5
  403e80:	bfi	x3, x1, #48, #16
  403e84:	fmov	v0.d[1], x3
  403e88:	cbnz	w0, 4042c8 <ferror@plt+0x2ff8>
  403e8c:	ldp	x29, x30, [sp], #80
  403e90:	ret
  403e94:	tst	x4, #0x800000000000
  403e98:	eor	w8, w12, w15
  403e9c:	orr	x1, x1, #0x3
  403ea0:	csinc	w0, w0, wzr, ne  // ne = any
  403ea4:	and	w10, w8, #0xff
  403ea8:	add	x3, x3, #0x8, lsl #12
  403eac:	cmp	x1, #0xa
  403eb0:	and	x8, x8, #0xff
  403eb4:	mov	x2, #0x3                   	// #3
  403eb8:	b.gt	4044cc <ferror@plt+0x31fc>
  403ebc:	mov	x12, #0x1                   	// #1
  403ec0:	mov	x14, #0x530                 	// #1328
  403ec4:	lsl	x1, x12, x1
  403ec8:	tst	x1, x14
  403ecc:	b.ne	4040cc <ferror@plt+0x2dfc>  // b.any
  403ed0:	mov	x14, #0x240                 	// #576
  403ed4:	tst	x1, x14
  403ed8:	b.ne	4040b4 <ferror@plt+0x2de4>  // b.any
  403edc:	mov	x12, #0x88                  	// #136
  403ee0:	tst	x1, x12
  403ee4:	b.eq	403ef8 <ferror@plt+0x2c28>  // b.none
  403ee8:	mov	x7, x4
  403eec:	mov	x5, x6
  403ef0:	mov	x16, x2
  403ef4:	b	403dd0 <ferror@plt+0x2b00>
  403ef8:	lsr	x13, x5, #32
  403efc:	and	x12, x6, #0xffffffff
  403f00:	and	x15, x5, #0xffffffff
  403f04:	lsr	x6, x6, #32
  403f08:	and	x18, x4, #0xffffffff
  403f0c:	lsr	x2, x4, #32
  403f10:	mul	x4, x13, x12
  403f14:	stp	x21, x22, [sp, #32]
  403f18:	lsr	x22, x7, #32
  403f1c:	and	x5, x7, #0xffffffff
  403f20:	mul	x16, x12, x15
  403f24:	madd	x7, x6, x15, x4
  403f28:	stp	x19, x20, [sp, #16]
  403f2c:	mul	x1, x13, x18
  403f30:	mul	x17, x15, x18
  403f34:	and	x30, x16, #0xffffffff
  403f38:	madd	x15, x2, x15, x1
  403f3c:	add	x16, x7, x16, lsr #32
  403f40:	mul	x21, x22, x12
  403f44:	cmp	x4, x16
  403f48:	mul	x20, x22, x18
  403f4c:	mov	x14, #0x100000000           	// #4294967296
  403f50:	mul	x19, x13, x6
  403f54:	add	x15, x15, x17, lsr #32
  403f58:	mul	x12, x12, x5
  403f5c:	and	x17, x17, #0xffffffff
  403f60:	mul	x18, x5, x18
  403f64:	add	x4, x19, x14
  403f68:	madd	x7, x6, x5, x21
  403f6c:	csel	x19, x4, x19, hi  // hi = pmore
  403f70:	madd	x5, x2, x5, x20
  403f74:	cmp	x1, x15
  403f78:	mul	x13, x13, x2
  403f7c:	add	x17, x17, x15, lsl #32
  403f80:	mul	x6, x6, x22
  403f84:	add	x7, x7, x12, lsr #32
  403f88:	add	x5, x5, x18, lsr #32
  403f8c:	add	x4, x13, x14
  403f90:	mul	x2, x2, x22
  403f94:	csel	x13, x4, x13, hi  // hi = pmore
  403f98:	and	x1, x18, #0xffffffff
  403f9c:	cmp	x21, x7
  403fa0:	add	x4, x6, x14
  403fa4:	add	x30, x30, x16, lsl #32
  403fa8:	csel	x6, x4, x6, hi  // hi = pmore
  403fac:	add	x13, x13, x15, lsr #32
  403fb0:	cmp	x20, x5
  403fb4:	add	x1, x1, x5, lsl #32
  403fb8:	add	x16, x17, x16, lsr #32
  403fbc:	add	x14, x2, x14
  403fc0:	csel	x2, x14, x2, hi  // hi = pmore
  403fc4:	add	x16, x19, x16
  403fc8:	adds	x1, x1, x13
  403fcc:	and	x12, x12, #0xffffffff
  403fd0:	cset	x13, cs  // cs = hs, nlast
  403fd4:	cmp	x16, x17
  403fd8:	cset	x4, cc  // cc = lo, ul, last
  403fdc:	add	x12, x12, x7, lsl #32
  403fe0:	adds	x1, x1, x4
  403fe4:	lsr	x5, x5, #32
  403fe8:	cset	x4, cs  // cs = hs, nlast
  403fec:	cmp	x13, #0x0
  403ff0:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  403ff4:	add	x7, x6, x7, lsr #32
  403ff8:	cinc	x5, x5, ne  // ne = any
  403ffc:	adds	x6, x16, x12
  404000:	cset	x4, cs  // cs = hs, nlast
  404004:	adds	x1, x1, x7
  404008:	cset	x7, cs  // cs = hs, nlast
  40400c:	adds	x4, x1, x4
  404010:	cset	x1, cs  // cs = hs, nlast
  404014:	cmp	x7, #0x0
  404018:	orr	x30, x30, x6, lsl #13
  40401c:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  404020:	cinc	x1, x2, ne  // ne = any
  404024:	cmp	x30, #0x0
  404028:	add	x1, x1, x5
  40402c:	cset	x2, ne  // ne = any
  404030:	orr	x6, x2, x6, lsr #51
  404034:	orr	x6, x6, x4, lsl #13
  404038:	extr	x4, x1, x4, #51
  40403c:	tbz	x1, #39, 404350 <ferror@plt+0x3080>
  404040:	ldp	x19, x20, [sp, #16]
  404044:	and	x1, x6, #0x1
  404048:	ldp	x21, x22, [sp, #32]
  40404c:	orr	x6, x1, x6, lsr #1
  404050:	orr	x6, x6, x4, lsl #63
  404054:	lsr	x4, x4, #1
  404058:	mov	x1, #0x3fff                	// #16383
  40405c:	add	x2, x3, x1
  404060:	cmp	x2, #0x0
  404064:	b.le	4041fc <ferror@plt+0x2f2c>
  404068:	tst	x6, #0x7
  40406c:	b.eq	40408c <ferror@plt+0x2dbc>  // b.none
  404070:	and	x1, x11, #0xc00000
  404074:	orr	w0, w0, #0x10
  404078:	cmp	x1, #0x400, lsl #12
  40407c:	b.eq	404444 <ferror@plt+0x3174>  // b.none
  404080:	cmp	x1, #0x800, lsl #12
  404084:	b.eq	4043ec <ferror@plt+0x311c>  // b.none
  404088:	cbz	x1, 4043d4 <ferror@plt+0x3104>
  40408c:	tbz	x4, #52, 404098 <ferror@plt+0x2dc8>
  404090:	and	x4, x4, #0xffefffffffffffff
  404094:	add	x2, x3, #0x4, lsl #12
  404098:	mov	x1, #0x7ffe                	// #32766
  40409c:	cmp	x2, x1
  4040a0:	b.gt	404324 <ferror@plt+0x3054>
  4040a4:	and	w1, w2, #0x7fff
  4040a8:	extr	x5, x4, x6, #3
  4040ac:	ubfx	x4, x4, #3, #48
  4040b0:	b	403e70 <ferror@plt+0x2ba0>
  4040b4:	mov	w0, w12
  4040b8:	mov	w10, #0x0                   	// #0
  4040bc:	mov	x4, #0xffffffffffff        	// #281474976710655
  4040c0:	mov	x5, #0xffffffffffffffff    	// #-1
  4040c4:	mov	w1, #0x7fff                	// #32767
  4040c8:	b	403e70 <ferror@plt+0x2ba0>
  4040cc:	mov	w15, w10
  4040d0:	mov	x13, x8
  4040d4:	b	403dd0 <ferror@plt+0x2b00>
  4040d8:	orr	x5, x7, x1
  4040dc:	cbz	x5, 4041e4 <ferror@plt+0x2f14>
  4040e0:	cbz	x7, 404300 <ferror@plt+0x3030>
  4040e4:	clz	x0, x7
  4040e8:	sub	x4, x0, #0xf
  4040ec:	add	w5, w4, #0x3
  4040f0:	mov	w3, #0x3d                  	// #61
  4040f4:	sub	w3, w3, w4
  4040f8:	lsl	x4, x7, x5
  4040fc:	lsr	x3, x1, x3
  404100:	orr	x7, x3, x4
  404104:	lsl	x5, x1, x5
  404108:	lsr	x8, x2, #63
  40410c:	mov	x3, #0xffffffffffffc011    	// #-16367
  404110:	ubfx	x4, x2, #0, #48
  404114:	sub	x3, x3, x0
  404118:	and	w15, w8, #0xff
  40411c:	mov	x13, x8
  404120:	ubfx	x9, x2, #48, #15
  404124:	mov	x1, #0x0                   	// #0
  404128:	mov	x16, #0x0                   	// #0
  40412c:	mov	w0, #0x0                   	// #0
  404130:	cbnz	w9, 403d7c <ferror@plt+0x2aac>
  404134:	nop
  404138:	orr	x2, x4, x6
  40413c:	cbz	x2, 4041ac <ferror@plt+0x2edc>
  404140:	cbz	x4, 4042dc <ferror@plt+0x300c>
  404144:	clz	x9, x4
  404148:	sub	x2, x9, #0xf
  40414c:	add	w10, w2, #0x3
  404150:	mov	w8, #0x3d                  	// #61
  404154:	sub	w8, w8, w2
  404158:	lsl	x2, x4, x10
  40415c:	lsr	x8, x6, x8
  404160:	orr	x4, x8, x2
  404164:	lsl	x6, x6, x10
  404168:	sub	x9, x3, x9
  40416c:	mov	x10, #0xffffffffffffc011    	// #-16367
  404170:	mov	x2, #0x0                   	// #0
  404174:	add	x9, x9, x10
  404178:	b	403da8 <ferror@plt+0x2ad8>
  40417c:	orr	x5, x7, x1
  404180:	cbnz	x5, 4041c4 <ferror@plt+0x2ef4>
  404184:	mov	x7, #0x0                   	// #0
  404188:	mov	x1, #0x8                   	// #8
  40418c:	mov	x3, #0x7fff                	// #32767
  404190:	mov	x16, #0x2                   	// #2
  404194:	mov	w0, #0x0                   	// #0
  404198:	b	403d64 <ferror@plt+0x2a94>
  40419c:	mov	w1, #0x7fff                	// #32767
  4041a0:	mov	x4, #0x0                   	// #0
  4041a4:	mov	x5, #0x0                   	// #0
  4041a8:	b	403e70 <ferror@plt+0x2ba0>
  4041ac:	orr	x1, x1, #0x1
  4041b0:	mov	x9, x3
  4041b4:	mov	x4, #0x0                   	// #0
  4041b8:	mov	x6, #0x0                   	// #0
  4041bc:	mov	x2, #0x1                   	// #1
  4041c0:	b	403da8 <ferror@plt+0x2ad8>
  4041c4:	lsr	x0, x7, #47
  4041c8:	mov	x5, x1
  4041cc:	eor	x0, x0, #0x1
  4041d0:	mov	x1, #0xc                   	// #12
  4041d4:	and	w0, w0, #0x1
  4041d8:	mov	x3, #0x7fff                	// #32767
  4041dc:	mov	x16, #0x3                   	// #3
  4041e0:	b	403d64 <ferror@plt+0x2a94>
  4041e4:	mov	x7, #0x0                   	// #0
  4041e8:	mov	x1, #0x4                   	// #4
  4041ec:	mov	x3, #0x0                   	// #0
  4041f0:	mov	x16, #0x1                   	// #1
  4041f4:	mov	w0, #0x0                   	// #0
  4041f8:	b	403d64 <ferror@plt+0x2a94>
  4041fc:	mov	x1, #0x1                   	// #1
  404200:	sub	x2, x1, x2
  404204:	cmp	x2, #0x74
  404208:	b.gt	404280 <ferror@plt+0x2fb0>
  40420c:	cmp	x2, #0x3f
  404210:	b.le	404360 <ferror@plt+0x3090>
  404214:	mov	w1, #0x80                  	// #128
  404218:	sub	w1, w1, w2
  40421c:	cmp	x2, #0x40
  404220:	sub	w2, w2, #0x40
  404224:	lsl	x1, x4, x1
  404228:	orr	x1, x6, x1
  40422c:	csel	x6, x1, x6, ne  // ne = any
  404230:	lsr	x2, x4, x2
  404234:	cmp	x6, #0x0
  404238:	cset	x5, ne  // ne = any
  40423c:	orr	x5, x5, x2
  404240:	ands	x2, x5, #0x7
  404244:	b.eq	404394 <ferror@plt+0x30c4>  // b.none
  404248:	mov	x2, #0x0                   	// #0
  40424c:	and	x11, x11, #0xc00000
  404250:	orr	w0, w0, #0x10
  404254:	cmp	x11, #0x400, lsl #12
  404258:	b.eq	4044a4 <ferror@plt+0x31d4>  // b.none
  40425c:	cmp	x11, #0x800, lsl #12
  404260:	b.eq	4044b8 <ferror@plt+0x31e8>  // b.none
  404264:	cbz	x11, 4043fc <ferror@plt+0x312c>
  404268:	tbnz	x2, #51, 404414 <ferror@plt+0x3144>
  40426c:	ubfx	x4, x2, #3, #48
  404270:	extr	x5, x2, x5, #3
  404274:	orr	w0, w0, #0x8
  404278:	mov	w1, #0x0                   	// #0
  40427c:	b	4042b0 <ferror@plt+0x2fe0>
  404280:	orr	x5, x6, x4
  404284:	cbz	x5, 4042a4 <ferror@plt+0x2fd4>
  404288:	and	x11, x11, #0xc00000
  40428c:	orr	w0, w0, #0x10
  404290:	cmp	x11, #0x400, lsl #12
  404294:	sub	x5, x1, x8
  404298:	b.eq	4042a4 <ferror@plt+0x2fd4>  // b.none
  40429c:	cmp	x11, #0x800, lsl #12
  4042a0:	csel	x5, x8, xzr, eq  // eq = none
  4042a4:	orr	w0, w0, #0x8
  4042a8:	mov	w1, #0x0                   	// #0
  4042ac:	mov	x4, #0x0                   	// #0
  4042b0:	mov	x3, #0x0                   	// #0
  4042b4:	fmov	d0, x5
  4042b8:	bfxil	x3, x4, #0, #48
  4042bc:	bfi	x3, x1, #48, #15
  4042c0:	bfi	x3, x10, #63, #1
  4042c4:	fmov	v0.d[1], x3
  4042c8:	str	q0, [sp, #48]
  4042cc:	bl	405358 <ferror@plt+0x4088>
  4042d0:	ldr	q0, [sp, #48]
  4042d4:	ldp	x29, x30, [sp], #80
  4042d8:	ret
  4042dc:	clz	x9, x6
  4042e0:	add	x2, x9, #0x31
  4042e4:	add	x9, x9, #0x40
  4042e8:	cmp	x2, #0x3c
  4042ec:	b.le	40414c <ferror@plt+0x2e7c>
  4042f0:	sub	w2, w2, #0x3d
  4042f4:	lsl	x4, x6, x2
  4042f8:	mov	x6, #0x0                   	// #0
  4042fc:	b	404168 <ferror@plt+0x2e98>
  404300:	clz	x3, x1
  404304:	add	x4, x3, #0x31
  404308:	add	x0, x3, #0x40
  40430c:	cmp	x4, #0x3c
  404310:	b.le	4040ec <ferror@plt+0x2e1c>
  404314:	sub	w4, w4, #0x3d
  404318:	mov	x5, #0x0                   	// #0
  40431c:	lsl	x7, x1, x4
  404320:	b	404108 <ferror@plt+0x2e38>
  404324:	and	x5, x11, #0xc00000
  404328:	cmp	x5, #0x400, lsl #12
  40432c:	b.eq	404428 <ferror@plt+0x3158>  // b.none
  404330:	cmp	x5, #0x800, lsl #12
  404334:	b.eq	4043b8 <ferror@plt+0x30e8>  // b.none
  404338:	cbz	x5, 4043ac <ferror@plt+0x30dc>
  40433c:	mov	x4, #0xffffffffffff        	// #281474976710655
  404340:	mov	x5, #0xffffffffffffffff    	// #-1
  404344:	mov	w2, #0x14                  	// #20
  404348:	orr	w0, w0, w2
  40434c:	b	4042b0 <ferror@plt+0x2fe0>
  404350:	mov	x3, x9
  404354:	ldp	x19, x20, [sp, #16]
  404358:	ldp	x21, x22, [sp, #32]
  40435c:	b	404058 <ferror@plt+0x2d88>
  404360:	mov	w1, #0x40                  	// #64
  404364:	sub	w1, w1, w2
  404368:	lsr	x3, x6, x2
  40436c:	lsl	x6, x6, x1
  404370:	cmp	x6, #0x0
  404374:	lsl	x5, x4, x1
  404378:	cset	x1, ne  // ne = any
  40437c:	orr	x5, x5, x3
  404380:	lsr	x2, x4, x2
  404384:	orr	x5, x5, x1
  404388:	tst	x5, #0x7
  40438c:	b.ne	40424c <ferror@plt+0x2f7c>  // b.any
  404390:	tbnz	x2, #51, 4044c4 <ferror@plt+0x31f4>
  404394:	ubfx	x4, x2, #3, #48
  404398:	extr	x5, x2, x5, #3
  40439c:	mov	w1, #0x0                   	// #0
  4043a0:	tbz	w11, #11, 403e70 <ferror@plt+0x2ba0>
  4043a4:	orr	w0, w0, #0x8
  4043a8:	b	4042b0 <ferror@plt+0x2fe0>
  4043ac:	mov	w1, #0x7fff                	// #32767
  4043b0:	mov	x4, #0x0                   	// #0
  4043b4:	b	404344 <ferror@plt+0x3074>
  4043b8:	cmp	x8, #0x0
  4043bc:	mov	w2, #0x7fff                	// #32767
  4043c0:	mov	x4, #0xffffffffffff        	// #281474976710655
  4043c4:	csel	w1, w1, w2, eq  // eq = none
  4043c8:	csel	x4, x4, xzr, eq  // eq = none
  4043cc:	csetm	x5, eq  // eq = none
  4043d0:	b	404344 <ferror@plt+0x3074>
  4043d4:	and	x1, x6, #0xf
  4043d8:	cmp	x1, #0x4
  4043dc:	b.eq	40408c <ferror@plt+0x2dbc>  // b.none
  4043e0:	adds	x6, x6, #0x4
  4043e4:	cinc	x4, x4, cs  // cs = hs, nlast
  4043e8:	b	40408c <ferror@plt+0x2dbc>
  4043ec:	cbz	x8, 40408c <ferror@plt+0x2dbc>
  4043f0:	adds	x6, x6, #0x8
  4043f4:	cinc	x4, x4, cs  // cs = hs, nlast
  4043f8:	b	40408c <ferror@plt+0x2dbc>
  4043fc:	and	x1, x5, #0xf
  404400:	cmp	x1, #0x4
  404404:	b.eq	404410 <ferror@plt+0x3140>  // b.none
  404408:	adds	x5, x5, #0x4
  40440c:	cinc	x2, x2, cs  // cs = hs, nlast
  404410:	tbz	x2, #51, 40426c <ferror@plt+0x2f9c>
  404414:	orr	w0, w0, #0x8
  404418:	mov	w1, #0x1                   	// #1
  40441c:	mov	x4, #0x0                   	// #0
  404420:	mov	x5, #0x0                   	// #0
  404424:	b	4042b0 <ferror@plt+0x2fe0>
  404428:	cmp	x8, #0x0
  40442c:	mov	w2, #0x7fff                	// #32767
  404430:	mov	x4, #0xffffffffffff        	// #281474976710655
  404434:	csel	w1, w1, w2, ne  // ne = any
  404438:	csel	x4, x4, xzr, ne  // ne = any
  40443c:	csetm	x5, ne  // ne = any
  404440:	b	404344 <ferror@plt+0x3074>
  404444:	cbnz	x8, 40408c <ferror@plt+0x2dbc>
  404448:	b	4043f0 <ferror@plt+0x3120>
  40444c:	mov	x4, #0x2                   	// #2
  404450:	cmp	x1, #0xf
  404454:	b.ne	404478 <ferror@plt+0x31a8>  // b.any
  404458:	tbz	x7, #47, 404490 <ferror@plt+0x31c0>
  40445c:	tbnz	x2, #47, 404490 <ferror@plt+0x31c0>
  404460:	orr	x4, x2, #0x800000000000
  404464:	mov	w10, w15
  404468:	and	x4, x4, #0xffffffffffff
  40446c:	mov	x5, x6
  404470:	mov	w1, #0x7fff                	// #32767
  404474:	b	403e70 <ferror@plt+0x2ba0>
  404478:	cmp	x1, #0xb
  40447c:	b.ne	403dc8 <ferror@plt+0x2af8>  // b.any
  404480:	mov	x7, x2
  404484:	mov	x5, x6
  404488:	mov	x16, x4
  40448c:	b	403dd0 <ferror@plt+0x2b00>
  404490:	orr	x4, x7, #0x800000000000
  404494:	mov	w10, w12
  404498:	and	x4, x4, #0xffffffffffff
  40449c:	mov	w1, #0x7fff                	// #32767
  4044a0:	b	403e70 <ferror@plt+0x2ba0>
  4044a4:	cbnz	x8, 404410 <ferror@plt+0x3140>
  4044a8:	adds	x5, x5, #0x8
  4044ac:	cinc	x2, x2, cs  // cs = hs, nlast
  4044b0:	tbnz	x2, #51, 404414 <ferror@plt+0x3144>
  4044b4:	b	40426c <ferror@plt+0x2f9c>
  4044b8:	cbnz	x8, 4044a8 <ferror@plt+0x31d8>
  4044bc:	tbnz	x2, #51, 404414 <ferror@plt+0x3144>
  4044c0:	b	40426c <ferror@plt+0x2f9c>
  4044c4:	orr	w0, w0, #0x10
  4044c8:	b	404414 <ferror@plt+0x3144>
  4044cc:	mov	x2, x4
  4044d0:	mov	x4, #0x3                   	// #3
  4044d4:	b	404450 <ferror@plt+0x3180>
  4044d8:	mov	w10, w15
  4044dc:	mov	x8, x13
  4044e0:	b	403dec <ferror@plt+0x2b1c>
  4044e4:	nop
  4044e8:	stp	x29, x30, [sp, #-48]!
  4044ec:	mov	x29, sp
  4044f0:	str	q0, [sp, #16]
  4044f4:	str	q1, [sp, #32]
  4044f8:	ldp	x5, x1, [sp, #16]
  4044fc:	ldp	x0, x2, [sp, #32]
  404500:	mrs	x12, fpcr
  404504:	mov	x9, x0
  404508:	ubfx	x0, x2, #48, #15
  40450c:	lsr	x6, x1, #63
  404510:	ubfx	x7, x1, #48, #15
  404514:	ubfiz	x3, x1, #3, #48
  404518:	mov	x13, x0
  40451c:	lsr	x4, x2, #63
  404520:	ubfiz	x2, x2, #3, #48
  404524:	mov	x11, x6
  404528:	and	w8, w6, #0xff
  40452c:	mov	x14, x6
  404530:	sub	w0, w7, w0
  404534:	mov	x1, x7
  404538:	orr	x3, x3, x5, lsr #61
  40453c:	mov	x7, #0x7fff                	// #32767
  404540:	and	w4, w4, #0xff
  404544:	cmp	x13, x7
  404548:	orr	x2, x2, x9, lsr #61
  40454c:	lsl	x6, x5, #3
  404550:	lsl	x10, x9, #3
  404554:	b.eq	4046c4 <ferror@plt+0x33f4>  // b.none
  404558:	eor	w4, w4, #0x1
  40455c:	and	x4, x4, #0xff
  404560:	cmp	x11, x4
  404564:	b.eq	40475c <ferror@plt+0x348c>  // b.none
  404568:	cmp	w0, #0x0
  40456c:	b.le	4046e0 <ferror@plt+0x3410>
  404570:	cbnz	x13, 40484c <ferror@plt+0x357c>
  404574:	orr	x4, x2, x10
  404578:	cbz	x4, 404a2c <ferror@plt+0x375c>
  40457c:	subs	w0, w0, #0x1
  404580:	b.eq	404d00 <ferror@plt+0x3a30>  // b.none
  404584:	mov	x4, #0x7fff                	// #32767
  404588:	cmp	x1, x4
  40458c:	b.eq	404a00 <ferror@plt+0x3730>  // b.none
  404590:	cmp	w0, #0x74
  404594:	b.gt	404a1c <ferror@plt+0x374c>
  404598:	cmp	w0, #0x3f
  40459c:	b.gt	404bc4 <ferror@plt+0x38f4>
  4045a0:	mov	w4, #0x40                  	// #64
  4045a4:	sub	w4, w4, w0
  4045a8:	lsr	x7, x10, x0
  4045ac:	lsl	x10, x10, x4
  4045b0:	cmp	x10, #0x0
  4045b4:	lsl	x4, x2, x4
  4045b8:	cset	x5, ne  // ne = any
  4045bc:	orr	x4, x4, x7
  4045c0:	lsr	x2, x2, x0
  4045c4:	orr	x4, x4, x5
  4045c8:	sub	x3, x3, x2
  4045cc:	subs	x6, x6, x4
  4045d0:	sbc	x3, x3, xzr
  4045d4:	and	x5, x3, #0x7ffffffffffff
  4045d8:	tbz	x3, #51, 4047d8 <ferror@plt+0x3508>
  4045dc:	cbz	x5, 4049e4 <ferror@plt+0x3714>
  4045e0:	clz	x0, x5
  4045e4:	sub	w0, w0, #0xc
  4045e8:	neg	w3, w0
  4045ec:	lsl	x2, x5, x0
  4045f0:	lsl	x5, x6, x0
  4045f4:	lsr	x6, x6, x3
  4045f8:	orr	x3, x6, x2
  4045fc:	cmp	x1, w0, sxtw
  404600:	sxtw	x2, w0
  404604:	b.gt	4049c4 <ferror@plt+0x36f4>
  404608:	sub	w1, w0, w1
  40460c:	add	w0, w1, #0x1
  404610:	cmp	w0, #0x3f
  404614:	b.gt	404b8c <ferror@plt+0x38bc>
  404618:	mov	w1, #0x40                  	// #64
  40461c:	sub	w1, w1, w0
  404620:	lsr	x2, x5, x0
  404624:	lsl	x5, x5, x1
  404628:	cmp	x5, #0x0
  40462c:	lsl	x6, x3, x1
  404630:	cset	x1, ne  // ne = any
  404634:	orr	x6, x6, x2
  404638:	lsr	x3, x3, x0
  40463c:	orr	x6, x6, x1
  404640:	orr	x7, x6, x3
  404644:	cbz	x7, 4047ec <ferror@plt+0x351c>
  404648:	and	x0, x6, #0x7
  40464c:	mov	x1, #0x0                   	// #0
  404650:	mov	w4, #0x1                   	// #1
  404654:	cbz	x0, 404a50 <ferror@plt+0x3780>
  404658:	and	x2, x12, #0xc00000
  40465c:	cmp	x2, #0x400, lsl #12
  404660:	b.eq	40499c <ferror@plt+0x36cc>  // b.none
  404664:	cmp	x2, #0x800, lsl #12
  404668:	b.eq	40497c <ferror@plt+0x36ac>  // b.none
  40466c:	cbz	x2, 4049a8 <ferror@plt+0x36d8>
  404670:	and	x2, x3, #0x8000000000000
  404674:	mov	w0, #0x10                  	// #16
  404678:	cbz	w4, 404680 <ferror@plt+0x33b0>
  40467c:	orr	w0, w0, #0x8
  404680:	cbz	x2, 404730 <ferror@plt+0x3460>
  404684:	add	x1, x1, #0x1
  404688:	mov	x2, #0x7fff                	// #32767
  40468c:	cmp	x1, x2
  404690:	b.eq	4048a4 <ferror@plt+0x35d4>  // b.none
  404694:	ubfx	x7, x3, #3, #48
  404698:	extr	x5, x3, x6, #3
  40469c:	and	w1, w1, #0x7fff
  4046a0:	mov	x3, #0x0                   	// #0
  4046a4:	orr	w1, w1, w8, lsl #15
  4046a8:	bfxil	x3, x7, #0, #48
  4046ac:	fmov	d0, x5
  4046b0:	bfi	x3, x1, #48, #16
  4046b4:	fmov	v0.d[1], x3
  4046b8:	cbnz	w0, 404900 <ferror@plt+0x3630>
  4046bc:	ldp	x29, x30, [sp], #48
  4046c0:	ret
  4046c4:	orr	x7, x2, x10
  4046c8:	cbz	x7, 404558 <ferror@plt+0x3288>
  4046cc:	and	x4, x4, #0xff
  4046d0:	cmp	x11, x4
  4046d4:	b.eq	404914 <ferror@plt+0x3644>  // b.none
  4046d8:	cmp	w0, #0x0
  4046dc:	b.gt	40484c <ferror@plt+0x357c>
  4046e0:	cbz	w0, 404804 <ferror@plt+0x3534>
  4046e4:	mov	w8, w4
  4046e8:	cbnz	x1, 404b20 <ferror@plt+0x3850>
  4046ec:	orr	x1, x3, x6
  4046f0:	cbz	x1, 4047b8 <ferror@plt+0x34e8>
  4046f4:	cmn	w0, #0x1
  4046f8:	b.eq	404e60 <ferror@plt+0x3b90>  // b.none
  4046fc:	mov	x1, #0x7fff                	// #32767
  404700:	mvn	w0, w0
  404704:	cmp	x13, x1
  404708:	b.ne	404b34 <ferror@plt+0x3864>  // b.any
  40470c:	orr	x0, x2, x10
  404710:	and	x11, x8, #0xff
  404714:	cbz	x0, 404a98 <ferror@plt+0x37c8>
  404718:	lsr	x0, x2, #50
  40471c:	mov	x6, x10
  404720:	eor	x0, x0, #0x1
  404724:	mov	x3, x2
  404728:	and	w0, w0, #0x1
  40472c:	mov	x1, #0x7fff                	// #32767
  404730:	mov	x2, #0x7fff                	// #32767
  404734:	extr	x5, x3, x6, #3
  404738:	lsr	x7, x3, #3
  40473c:	cmp	x1, x2
  404740:	b.ne	4047f8 <ferror@plt+0x3528>  // b.any
  404744:	orr	x1, x7, x5
  404748:	cbz	x1, 404fb4 <ferror@plt+0x3ce4>
  40474c:	orr	x7, x7, #0x800000000000
  404750:	mov	w1, #0x7fff                	// #32767
  404754:	and	x7, x7, #0xffffffffffff
  404758:	b	4046a0 <ferror@plt+0x33d0>
  40475c:	cmp	w0, #0x0
  404760:	b.le	404914 <ferror@plt+0x3644>
  404764:	cbz	x13, 404854 <ferror@plt+0x3584>
  404768:	orr	x2, x2, #0x8000000000000
  40476c:	mov	x4, #0x7fff                	// #32767
  404770:	cmp	x1, x4
  404774:	b.eq	404a00 <ferror@plt+0x3730>  // b.none
  404778:	cmp	w0, #0x74
  40477c:	b.gt	404b74 <ferror@plt+0x38a4>
  404780:	cmp	w0, #0x3f
  404784:	b.gt	404c10 <ferror@plt+0x3940>
  404788:	mov	w4, #0x40                  	// #64
  40478c:	sub	w4, w4, w0
  404790:	lsr	x7, x10, x0
  404794:	lsl	x10, x10, x4
  404798:	cmp	x10, #0x0
  40479c:	lsl	x4, x2, x4
  4047a0:	cset	x5, ne  // ne = any
  4047a4:	orr	x4, x4, x7
  4047a8:	lsr	x2, x2, x0
  4047ac:	orr	x0, x4, x5
  4047b0:	add	x3, x3, x2
  4047b4:	b	404b80 <ferror@plt+0x38b0>
  4047b8:	mov	x0, #0x7fff                	// #32767
  4047bc:	cmp	x13, x0
  4047c0:	b.eq	404dec <ferror@plt+0x3b1c>  // b.none
  4047c4:	mov	x3, x2
  4047c8:	mov	x6, x10
  4047cc:	mov	x1, x13
  4047d0:	mov	x14, x4
  4047d4:	nop
  4047d8:	orr	x7, x6, x3
  4047dc:	and	x0, x6, #0x7
  4047e0:	mov	w4, #0x0                   	// #0
  4047e4:	cbnz	x1, 404654 <ferror@plt+0x3384>
  4047e8:	cbnz	x7, 404648 <ferror@plt+0x3378>
  4047ec:	mov	x5, #0x0                   	// #0
  4047f0:	mov	x1, #0x0                   	// #0
  4047f4:	mov	w0, #0x0                   	// #0
  4047f8:	and	x7, x7, #0xffffffffffff
  4047fc:	and	w1, w1, #0x7fff
  404800:	b	4046a0 <ferror@plt+0x33d0>
  404804:	add	x7, x1, #0x1
  404808:	tst	x7, #0x7ffe
  40480c:	b.ne	404af0 <ferror@plt+0x3820>  // b.any
  404810:	orr	x11, x3, x6
  404814:	orr	x7, x2, x10
  404818:	cbnz	x1, 404c80 <ferror@plt+0x39b0>
  40481c:	cbz	x11, 404d0c <ferror@plt+0x3a3c>
  404820:	cbz	x7, 404d20 <ferror@plt+0x3a50>
  404824:	subs	x9, x6, x10
  404828:	cmp	x6, x10
  40482c:	sbc	x5, x3, x2
  404830:	tbz	x5, #51, 404ec8 <ferror@plt+0x3bf8>
  404834:	subs	x6, x10, x6
  404838:	mov	w8, w4
  40483c:	sbc	x3, x2, x3
  404840:	mov	x14, x4
  404844:	orr	x7, x6, x3
  404848:	b	404644 <ferror@plt+0x3374>
  40484c:	orr	x2, x2, #0x8000000000000
  404850:	b	404584 <ferror@plt+0x32b4>
  404854:	orr	x4, x2, x10
  404858:	cbz	x4, 404a2c <ferror@plt+0x375c>
  40485c:	subs	w0, w0, #0x1
  404860:	b.ne	40476c <ferror@plt+0x349c>  // b.any
  404864:	adds	x6, x6, x10
  404868:	adc	x3, x2, x3
  40486c:	nop
  404870:	tbz	x3, #51, 4047d8 <ferror@plt+0x3508>
  404874:	add	x1, x1, #0x1
  404878:	mov	x0, #0x7fff                	// #32767
  40487c:	cmp	x1, x0
  404880:	b.eq	404d2c <ferror@plt+0x3a5c>  // b.none
  404884:	and	x0, x6, #0x1
  404888:	and	x2, x3, #0xfff7ffffffffffff
  40488c:	orr	x6, x0, x6, lsr #1
  404890:	mov	w4, #0x0                   	// #0
  404894:	orr	x6, x6, x3, lsl #63
  404898:	lsr	x3, x2, #1
  40489c:	and	x0, x6, #0x7
  4048a0:	b	404654 <ferror@plt+0x3384>
  4048a4:	and	x2, x12, #0xc00000
  4048a8:	cbz	x2, 4048e0 <ferror@plt+0x3610>
  4048ac:	cmp	x2, #0x400, lsl #12
  4048b0:	b.eq	4048dc <ferror@plt+0x360c>  // b.none
  4048b4:	cmp	x2, #0x800, lsl #12
  4048b8:	and	w14, w14, #0x1
  4048bc:	csel	w14, w14, wzr, eq  // eq = none
  4048c0:	cbnz	w14, 4048e0 <ferror@plt+0x3610>
  4048c4:	mov	w1, #0x14                  	// #20
  4048c8:	mov	x5, #0xffffffffffffffff    	// #-1
  4048cc:	orr	w0, w0, w1
  4048d0:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  4048d4:	mov	x1, #0x7ffe                	// #32766
  4048d8:	b	4047f8 <ferror@plt+0x3528>
  4048dc:	cbnz	x14, 4048c4 <ferror@plt+0x35f4>
  4048e0:	mov	w1, #0x14                  	// #20
  4048e4:	and	x11, x8, #0xff
  4048e8:	orr	w0, w0, w1
  4048ec:	mov	x2, #0x0                   	// #0
  4048f0:	fmov	d0, x2
  4048f4:	lsl	x11, x11, #63
  4048f8:	orr	x3, x11, #0x7fff000000000000
  4048fc:	fmov	v0.d[1], x3
  404900:	str	q0, [sp, #16]
  404904:	bl	405358 <ferror@plt+0x4088>
  404908:	ldr	q0, [sp, #16]
  40490c:	ldp	x29, x30, [sp], #48
  404910:	ret
  404914:	cbz	w0, 404ab0 <ferror@plt+0x37e0>
  404918:	cbz	x1, 404a6c <ferror@plt+0x379c>
  40491c:	mov	x1, #0x7fff                	// #32767
  404920:	neg	w0, w0
  404924:	orr	x3, x3, #0x8000000000000
  404928:	cmp	x13, x1
  40492c:	b.eq	404a8c <ferror@plt+0x37bc>  // b.none
  404930:	cmp	w0, #0x74
  404934:	b.gt	404d80 <ferror@plt+0x3ab0>
  404938:	cmp	w0, #0x3f
  40493c:	b.gt	404e34 <ferror@plt+0x3b64>
  404940:	mov	w1, #0x40                  	// #64
  404944:	sub	w1, w1, w0
  404948:	lsr	x4, x6, x0
  40494c:	lsl	x6, x6, x1
  404950:	cmp	x6, #0x0
  404954:	lsl	x6, x3, x1
  404958:	cset	x1, ne  // ne = any
  40495c:	orr	x6, x6, x4
  404960:	lsr	x0, x3, x0
  404964:	orr	x6, x6, x1
  404968:	add	x2, x2, x0
  40496c:	adds	x6, x6, x10
  404970:	mov	x1, x13
  404974:	cinc	x3, x2, cs  // cs = hs, nlast
  404978:	b	404870 <ferror@plt+0x35a0>
  40497c:	mov	w0, #0x10                  	// #16
  404980:	cbz	x14, 40498c <ferror@plt+0x36bc>
  404984:	adds	x6, x6, #0x8
  404988:	cinc	x3, x3, cs  // cs = hs, nlast
  40498c:	and	x2, x3, #0x8000000000000
  404990:	cbz	w4, 404680 <ferror@plt+0x33b0>
  404994:	orr	w0, w0, #0x8
  404998:	b	404680 <ferror@plt+0x33b0>
  40499c:	mov	w0, #0x10                  	// #16
  4049a0:	cbnz	x14, 40498c <ferror@plt+0x36bc>
  4049a4:	b	404984 <ferror@plt+0x36b4>
  4049a8:	and	x2, x6, #0xf
  4049ac:	mov	w0, #0x10                  	// #16
  4049b0:	cmp	x2, #0x4
  4049b4:	b.eq	40498c <ferror@plt+0x36bc>  // b.none
  4049b8:	adds	x6, x6, #0x4
  4049bc:	cinc	x3, x3, cs  // cs = hs, nlast
  4049c0:	b	40498c <ferror@plt+0x36bc>
  4049c4:	mov	x6, x5
  4049c8:	and	x3, x3, #0xfff7ffffffffffff
  4049cc:	sub	x1, x1, x2
  4049d0:	orr	x7, x6, x3
  4049d4:	and	x0, x6, #0x7
  4049d8:	mov	w4, #0x0                   	// #0
  4049dc:	cbz	x1, 4047e8 <ferror@plt+0x3518>
  4049e0:	b	404654 <ferror@plt+0x3384>
  4049e4:	clz	x3, x6
  4049e8:	add	w0, w3, #0x34
  4049ec:	cmp	w0, #0x3f
  4049f0:	b.le	4045e8 <ferror@plt+0x3318>
  4049f4:	sub	w3, w3, #0xc
  4049f8:	lsl	x3, x6, x3
  4049fc:	b	4045fc <ferror@plt+0x332c>
  404a00:	orr	x0, x3, x6
  404a04:	cbz	x0, 404a98 <ferror@plt+0x37c8>
  404a08:	lsr	x0, x3, #50
  404a0c:	mov	x1, #0x7fff                	// #32767
  404a10:	eor	x0, x0, #0x1
  404a14:	and	w0, w0, #0x1
  404a18:	b	404730 <ferror@plt+0x3460>
  404a1c:	orr	x2, x2, x10
  404a20:	cmp	x2, #0x0
  404a24:	cset	x4, ne  // ne = any
  404a28:	b	4045cc <ferror@plt+0x32fc>
  404a2c:	mov	x0, #0x7fff                	// #32767
  404a30:	cmp	x1, x0
  404a34:	b.ne	4047d8 <ferror@plt+0x3508>  // b.any
  404a38:	orr	x0, x3, x6
  404a3c:	cbnz	x0, 404a08 <ferror@plt+0x3738>
  404a40:	mov	x5, #0x0                   	// #0
  404a44:	mov	x7, #0x0                   	// #0
  404a48:	mov	w0, #0x0                   	// #0
  404a4c:	b	404744 <ferror@plt+0x3474>
  404a50:	and	x2, x3, #0x8000000000000
  404a54:	mov	w0, #0x0                   	// #0
  404a58:	cbz	w4, 404680 <ferror@plt+0x33b0>
  404a5c:	mov	w0, #0x0                   	// #0
  404a60:	tbz	w12, #11, 404680 <ferror@plt+0x33b0>
  404a64:	orr	w0, w0, #0x8
  404a68:	b	404680 <ferror@plt+0x33b0>
  404a6c:	orr	x1, x3, x6
  404a70:	cbz	x1, 404df8 <ferror@plt+0x3b28>
  404a74:	cmn	w0, #0x1
  404a78:	b.eq	404f48 <ferror@plt+0x3c78>  // b.none
  404a7c:	mov	x1, #0x7fff                	// #32767
  404a80:	mvn	w0, w0
  404a84:	cmp	x13, x1
  404a88:	b.ne	404930 <ferror@plt+0x3660>  // b.any
  404a8c:	orr	x0, x2, x10
  404a90:	cbnz	x0, 404718 <ferror@plt+0x3448>
  404a94:	nop
  404a98:	mov	x2, #0x0                   	// #0
  404a9c:	fmov	d0, x2
  404aa0:	lsl	x0, x11, #63
  404aa4:	orr	x3, x0, #0x7fff000000000000
  404aa8:	fmov	v0.d[1], x3
  404aac:	b	4046bc <ferror@plt+0x33ec>
  404ab0:	add	x7, x1, #0x1
  404ab4:	tst	x7, #0x7ffe
  404ab8:	b.ne	404c3c <ferror@plt+0x396c>  // b.any
  404abc:	orr	x11, x3, x6
  404ac0:	cbnz	x1, 404dc4 <ferror@plt+0x3af4>
  404ac4:	orr	x7, x2, x10
  404ac8:	cbz	x11, 404e28 <ferror@plt+0x3b58>
  404acc:	cbz	x7, 404d20 <ferror@plt+0x3a50>
  404ad0:	adds	x6, x6, x10
  404ad4:	adc	x3, x2, x3
  404ad8:	tbz	x3, #51, 404640 <ferror@plt+0x3370>
  404adc:	and	x3, x3, #0xfff7ffffffffffff
  404ae0:	and	x0, x6, #0x7
  404ae4:	mov	w4, #0x0                   	// #0
  404ae8:	mov	x1, #0x1                   	// #1
  404aec:	b	404654 <ferror@plt+0x3384>
  404af0:	subs	x9, x6, x10
  404af4:	cmp	x6, x10
  404af8:	sbc	x5, x3, x2
  404afc:	tbnz	x5, #51, 404c68 <ferror@plt+0x3998>
  404b00:	orr	x7, x9, x5
  404b04:	cbnz	x7, 404d78 <ferror@plt+0x3aa8>
  404b08:	and	x12, x12, #0xc00000
  404b0c:	mov	x5, #0x0                   	// #0
  404b10:	cmp	x12, #0x800, lsl #12
  404b14:	mov	x1, #0x0                   	// #0
  404b18:	cset	w8, eq  // eq = none
  404b1c:	b	4047f8 <ferror@plt+0x3528>
  404b20:	mov	x1, #0x7fff                	// #32767
  404b24:	neg	w0, w0
  404b28:	orr	x3, x3, #0x8000000000000
  404b2c:	cmp	x13, x1
  404b30:	b.eq	40470c <ferror@plt+0x343c>  // b.none
  404b34:	cmp	w0, #0x74
  404b38:	b.gt	404bf0 <ferror@plt+0x3920>
  404b3c:	cmp	w0, #0x3f
  404b40:	b.gt	404d90 <ferror@plt+0x3ac0>
  404b44:	mov	w1, #0x40                  	// #64
  404b48:	sub	w1, w1, w0
  404b4c:	lsr	x5, x6, x0
  404b50:	lsl	x6, x6, x1
  404b54:	cmp	x6, #0x0
  404b58:	lsl	x6, x3, x1
  404b5c:	cset	x1, ne  // ne = any
  404b60:	orr	x6, x6, x5
  404b64:	lsr	x0, x3, x0
  404b68:	orr	x6, x6, x1
  404b6c:	sub	x2, x2, x0
  404b70:	b	404bfc <ferror@plt+0x392c>
  404b74:	orr	x2, x2, x10
  404b78:	cmp	x2, #0x0
  404b7c:	cset	x0, ne  // ne = any
  404b80:	adds	x6, x0, x6
  404b84:	cinc	x3, x3, cs  // cs = hs, nlast
  404b88:	b	404870 <ferror@plt+0x35a0>
  404b8c:	mov	w2, #0x80                  	// #128
  404b90:	sub	w2, w2, w0
  404b94:	cmp	w0, #0x40
  404b98:	sub	w6, w1, #0x3f
  404b9c:	lsl	x0, x3, x2
  404ba0:	orr	x0, x5, x0
  404ba4:	csel	x5, x0, x5, ne  // ne = any
  404ba8:	lsr	x6, x3, x6
  404bac:	cmp	x5, #0x0
  404bb0:	mov	x3, #0x0                   	// #0
  404bb4:	cset	x0, ne  // ne = any
  404bb8:	orr	x6, x0, x6
  404bbc:	mov	x7, x6
  404bc0:	b	404644 <ferror@plt+0x3374>
  404bc4:	mov	w5, #0x80                  	// #128
  404bc8:	sub	w5, w5, w0
  404bcc:	subs	w0, w0, #0x40
  404bd0:	lsl	x5, x2, x5
  404bd4:	orr	x5, x10, x5
  404bd8:	csel	x10, x5, x10, ne  // ne = any
  404bdc:	lsr	x2, x2, x0
  404be0:	cmp	x10, #0x0
  404be4:	cset	x4, ne  // ne = any
  404be8:	orr	x4, x4, x2
  404bec:	b	4045cc <ferror@plt+0x32fc>
  404bf0:	orr	x3, x3, x6
  404bf4:	cmp	x3, #0x0
  404bf8:	cset	x6, ne  // ne = any
  404bfc:	subs	x6, x10, x6
  404c00:	mov	x1, x13
  404c04:	sbc	x3, x2, xzr
  404c08:	mov	x14, x4
  404c0c:	b	4045d4 <ferror@plt+0x3304>
  404c10:	mov	w4, #0x80                  	// #128
  404c14:	sub	w4, w4, w0
  404c18:	subs	w0, w0, #0x40
  404c1c:	lsl	x4, x2, x4
  404c20:	orr	x4, x10, x4
  404c24:	csel	x10, x4, x10, ne  // ne = any
  404c28:	lsr	x2, x2, x0
  404c2c:	cmp	x10, #0x0
  404c30:	cset	x0, ne  // ne = any
  404c34:	orr	x0, x0, x2
  404c38:	b	404b80 <ferror@plt+0x38b0>
  404c3c:	mov	x0, #0x7fff                	// #32767
  404c40:	cmp	x7, x0
  404c44:	b.eq	404e78 <ferror@plt+0x3ba8>  // b.none
  404c48:	adds	x6, x6, x10
  404c4c:	mov	x1, x7
  404c50:	adc	x3, x2, x3
  404c54:	mov	w4, #0x0                   	// #0
  404c58:	ubfx	x0, x6, #1, #3
  404c5c:	extr	x6, x3, x6, #1
  404c60:	lsr	x3, x3, #1
  404c64:	b	404654 <ferror@plt+0x3384>
  404c68:	cmp	x10, x6
  404c6c:	mov	w8, w4
  404c70:	sbc	x5, x2, x3
  404c74:	sub	x6, x10, x6
  404c78:	mov	x14, x4
  404c7c:	b	4045dc <ferror@plt+0x330c>
  404c80:	mov	x12, #0x7fff                	// #32767
  404c84:	cmp	x1, x12
  404c88:	b.eq	404cb0 <ferror@plt+0x39e0>  // b.none
  404c8c:	cmp	x13, x12
  404c90:	b.eq	404ea4 <ferror@plt+0x3bd4>  // b.none
  404c94:	cbnz	x11, 404cc8 <ferror@plt+0x39f8>
  404c98:	cbnz	x7, 404eb4 <ferror@plt+0x3be4>
  404c9c:	mov	x5, #0xffffffffffffffff    	// #-1
  404ca0:	mov	x7, #0xffffffffffff        	// #281474976710655
  404ca4:	mov	w0, #0x1                   	// #1
  404ca8:	mov	w8, #0x0                   	// #0
  404cac:	b	40474c <ferror@plt+0x347c>
  404cb0:	cbz	x11, 404e9c <ferror@plt+0x3bcc>
  404cb4:	lsr	x0, x3, #50
  404cb8:	cmp	x13, x1
  404cbc:	eor	x0, x0, #0x1
  404cc0:	and	w0, w0, #0x1
  404cc4:	b.eq	404ea4 <ferror@plt+0x3bd4>  // b.none
  404cc8:	cbz	x7, 40472c <ferror@plt+0x345c>
  404ccc:	bfi	x5, x3, #61, #3
  404cd0:	lsr	x7, x3, #3
  404cd4:	tbz	x3, #50, 404cf0 <ferror@plt+0x3a20>
  404cd8:	lsr	x1, x2, #3
  404cdc:	tbnz	x2, #50, 404cf0 <ferror@plt+0x3a20>
  404ce0:	mov	x5, x9
  404ce4:	mov	w8, w4
  404ce8:	bfi	x5, x2, #61, #3
  404cec:	mov	x7, x1
  404cf0:	extr	x7, x7, x5, #61
  404cf4:	bfi	x5, x7, #61, #3
  404cf8:	lsr	x7, x7, #3
  404cfc:	b	404744 <ferror@plt+0x3474>
  404d00:	subs	x6, x6, x10
  404d04:	sbc	x3, x3, x2
  404d08:	b	4045d4 <ferror@plt+0x3304>
  404d0c:	cbz	x7, 404e14 <ferror@plt+0x3b44>
  404d10:	mov	x3, x2
  404d14:	mov	x6, x10
  404d18:	mov	w8, w4
  404d1c:	mov	x14, x4
  404d20:	mov	x1, #0x0                   	// #0
  404d24:	mov	x2, #0x0                   	// #0
  404d28:	b	404a5c <ferror@plt+0x378c>
  404d2c:	ands	x2, x12, #0xc00000
  404d30:	b.eq	404dbc <ferror@plt+0x3aec>  // b.none
  404d34:	cmp	x2, #0x400, lsl #12
  404d38:	eor	w0, w8, #0x1
  404d3c:	cset	w1, eq  // eq = none
  404d40:	tst	w1, w0
  404d44:	b.ne	404e90 <ferror@plt+0x3bc0>  // b.any
  404d48:	cmp	x2, #0x800, lsl #12
  404d4c:	b.eq	404ee4 <ferror@plt+0x3c14>  // b.none
  404d50:	cmp	x2, #0x400, lsl #12
  404d54:	mov	w0, #0x14                  	// #20
  404d58:	b.ne	4048a8 <ferror@plt+0x35d8>  // b.any
  404d5c:	mov	x3, #0xffffffffffffffff    	// #-1
  404d60:	mov	x1, #0x7ffe                	// #32766
  404d64:	mov	x6, x3
  404d68:	mov	w4, #0x0                   	// #0
  404d6c:	mov	w0, #0x14                  	// #20
  404d70:	cbnz	x14, 40498c <ferror@plt+0x36bc>
  404d74:	b	404984 <ferror@plt+0x36b4>
  404d78:	mov	x6, x9
  404d7c:	b	4045dc <ferror@plt+0x330c>
  404d80:	orr	x3, x3, x6
  404d84:	cmp	x3, #0x0
  404d88:	cset	x6, ne  // ne = any
  404d8c:	b	40496c <ferror@plt+0x369c>
  404d90:	mov	w1, #0x80                  	// #128
  404d94:	sub	w1, w1, w0
  404d98:	subs	w0, w0, #0x40
  404d9c:	lsl	x1, x3, x1
  404da0:	orr	x1, x6, x1
  404da4:	csel	x6, x1, x6, ne  // ne = any
  404da8:	lsr	x3, x3, x0
  404dac:	cmp	x6, #0x0
  404db0:	cset	x6, ne  // ne = any
  404db4:	orr	x6, x6, x3
  404db8:	b	404bfc <ferror@plt+0x392c>
  404dbc:	mov	w0, #0x14                  	// #20
  404dc0:	b	4048ec <ferror@plt+0x361c>
  404dc4:	mov	x7, #0x7fff                	// #32767
  404dc8:	cmp	x1, x7
  404dcc:	b.eq	404f00 <ferror@plt+0x3c30>  // b.none
  404dd0:	cmp	x13, x7
  404dd4:	b.eq	404f64 <ferror@plt+0x3c94>  // b.none
  404dd8:	cbnz	x11, 404f18 <ferror@plt+0x3c48>
  404ddc:	mov	x3, x2
  404de0:	mov	x6, x10
  404de4:	mov	x1, #0x7fff                	// #32767
  404de8:	b	404730 <ferror@plt+0x3460>
  404dec:	orr	x0, x2, x10
  404df0:	cbz	x0, 404a40 <ferror@plt+0x3770>
  404df4:	b	404718 <ferror@plt+0x3448>
  404df8:	mov	x0, #0x7fff                	// #32767
  404dfc:	cmp	x13, x0
  404e00:	b.eq	404dec <ferror@plt+0x3b1c>  // b.none
  404e04:	mov	x3, x2
  404e08:	mov	x6, x10
  404e0c:	mov	x1, x13
  404e10:	b	4047d8 <ferror@plt+0x3508>
  404e14:	and	x12, x12, #0xc00000
  404e18:	mov	x5, #0x0                   	// #0
  404e1c:	cmp	x12, #0x800, lsl #12
  404e20:	cset	w8, eq  // eq = none
  404e24:	b	4047f8 <ferror@plt+0x3528>
  404e28:	mov	x3, x2
  404e2c:	mov	x6, x10
  404e30:	b	404644 <ferror@plt+0x3374>
  404e34:	mov	w1, #0x80                  	// #128
  404e38:	sub	w1, w1, w0
  404e3c:	subs	w0, w0, #0x40
  404e40:	lsl	x1, x3, x1
  404e44:	orr	x1, x6, x1
  404e48:	csel	x6, x1, x6, ne  // ne = any
  404e4c:	lsr	x3, x3, x0
  404e50:	cmp	x6, #0x0
  404e54:	cset	x6, ne  // ne = any
  404e58:	orr	x6, x6, x3
  404e5c:	b	40496c <ferror@plt+0x369c>
  404e60:	cmp	x10, x6
  404e64:	mov	x1, x13
  404e68:	sbc	x3, x2, x3
  404e6c:	sub	x6, x10, x6
  404e70:	mov	x14, x4
  404e74:	b	4045d4 <ferror@plt+0x3304>
  404e78:	ands	x2, x12, #0xc00000
  404e7c:	b.eq	404dbc <ferror@plt+0x3aec>  // b.none
  404e80:	cmp	x2, #0x400, lsl #12
  404e84:	eor	w0, w8, #0x1
  404e88:	csel	w0, w0, wzr, eq  // eq = none
  404e8c:	cbz	w0, 404d48 <ferror@plt+0x3a78>
  404e90:	mov	w0, #0x14                  	// #20
  404e94:	mov	x11, #0x0                   	// #0
  404e98:	b	4048ec <ferror@plt+0x361c>
  404e9c:	cmp	x13, x1
  404ea0:	b.ne	404c98 <ferror@plt+0x39c8>  // b.any
  404ea4:	cbz	x7, 404f58 <ferror@plt+0x3c88>
  404ea8:	tst	x2, #0x4000000000000
  404eac:	csinc	w0, w0, wzr, ne  // ne = any
  404eb0:	cbnz	x11, 404ccc <ferror@plt+0x39fc>
  404eb4:	mov	w8, w4
  404eb8:	mov	x3, x2
  404ebc:	mov	x6, x10
  404ec0:	mov	x1, #0x7fff                	// #32767
  404ec4:	b	404730 <ferror@plt+0x3460>
  404ec8:	orr	x7, x9, x5
  404ecc:	cbz	x7, 404e14 <ferror@plt+0x3b44>
  404ed0:	mov	x3, x5
  404ed4:	and	x0, x9, #0x7
  404ed8:	mov	x6, x9
  404edc:	mov	w4, #0x1                   	// #1
  404ee0:	b	404654 <ferror@plt+0x3384>
  404ee4:	cbnz	x11, 404f78 <ferror@plt+0x3ca8>
  404ee8:	mov	x3, #0xffffffffffffffff    	// #-1
  404eec:	mov	w8, #0x0                   	// #0
  404ef0:	mov	x6, x3
  404ef4:	mov	x1, #0x7ffe                	// #32766
  404ef8:	mov	w0, #0x14                  	// #20
  404efc:	b	404684 <ferror@plt+0x33b4>
  404f00:	cbz	x11, 404f84 <ferror@plt+0x3cb4>
  404f04:	lsr	x0, x3, #50
  404f08:	cmp	x13, x1
  404f0c:	eor	x0, x0, #0x1
  404f10:	and	w0, w0, #0x1
  404f14:	b.eq	404fa4 <ferror@plt+0x3cd4>  // b.none
  404f18:	orr	x10, x2, x10
  404f1c:	cbz	x10, 40472c <ferror@plt+0x345c>
  404f20:	bfi	x5, x3, #61, #3
  404f24:	lsr	x7, x3, #3
  404f28:	tbz	x3, #50, 404cf0 <ferror@plt+0x3a20>
  404f2c:	lsr	x1, x2, #3
  404f30:	tbnz	x2, #50, 404cf0 <ferror@plt+0x3a20>
  404f34:	and	x5, x9, #0x1fffffffffffffff
  404f38:	mov	w8, w4
  404f3c:	orr	x5, x5, x2, lsl #61
  404f40:	mov	x7, x1
  404f44:	b	404cf0 <ferror@plt+0x3a20>
  404f48:	adds	x6, x6, x10
  404f4c:	mov	x1, x13
  404f50:	adc	x3, x2, x3
  404f54:	b	404870 <ferror@plt+0x35a0>
  404f58:	cbz	x11, 404c9c <ferror@plt+0x39cc>
  404f5c:	mov	x1, #0x7fff                	// #32767
  404f60:	b	404730 <ferror@plt+0x3460>
  404f64:	orr	x1, x2, x10
  404f68:	cbnz	x1, 404f94 <ferror@plt+0x3cc4>
  404f6c:	cbz	x11, 404a40 <ferror@plt+0x3770>
  404f70:	mov	x1, #0x7fff                	// #32767
  404f74:	b	404730 <ferror@plt+0x3460>
  404f78:	mov	w0, #0x14                  	// #20
  404f7c:	mov	x11, #0x1                   	// #1
  404f80:	b	4048ec <ferror@plt+0x361c>
  404f84:	cmp	x13, x1
  404f88:	b.ne	404ddc <ferror@plt+0x3b0c>  // b.any
  404f8c:	orr	x1, x2, x10
  404f90:	cbz	x1, 404a40 <ferror@plt+0x3770>
  404f94:	tst	x2, #0x4000000000000
  404f98:	csinc	w0, w0, wzr, ne  // ne = any
  404f9c:	cbnz	x11, 404f20 <ferror@plt+0x3c50>
  404fa0:	b	404ddc <ferror@plt+0x3b0c>
  404fa4:	orr	x1, x2, x10
  404fa8:	cbnz	x1, 404f94 <ferror@plt+0x3cc4>
  404fac:	mov	x1, #0x7fff                	// #32767
  404fb0:	b	404730 <ferror@plt+0x3460>
  404fb4:	mov	x5, #0x0                   	// #0
  404fb8:	mov	w1, #0x7fff                	// #32767
  404fbc:	mov	x7, #0x0                   	// #0
  404fc0:	b	4046a0 <ferror@plt+0x33d0>
  404fc4:	nop
  404fc8:	cmp	w0, #0x0
  404fcc:	cbz	w0, 405018 <ferror@plt+0x3d48>
  404fd0:	cneg	w1, w0, lt  // lt = tstop
  404fd4:	mov	w4, #0x403e                	// #16446
  404fd8:	clz	x3, x1
  404fdc:	mov	w2, #0x402f                	// #16431
  404fe0:	sub	w4, w4, w3
  404fe4:	lsr	w0, w0, #31
  404fe8:	sub	w2, w2, w4
  404fec:	mov	x3, #0x0                   	// #0
  404ff0:	and	w4, w4, #0x7fff
  404ff4:	lsl	x1, x1, x2
  404ff8:	and	x1, x1, #0xffffffffffff
  404ffc:	orr	w0, w4, w0, lsl #15
  405000:	mov	x2, #0x0                   	// #0
  405004:	bfxil	x3, x1, #0, #48
  405008:	fmov	d0, x2
  40500c:	bfi	x3, x0, #48, #16
  405010:	fmov	v0.d[1], x3
  405014:	ret
  405018:	mov	w4, #0x0                   	// #0
  40501c:	mov	x1, #0x0                   	// #0
  405020:	mov	w0, #0x0                   	// #0
  405024:	mov	x3, #0x0                   	// #0
  405028:	orr	w0, w4, w0, lsl #15
  40502c:	bfxil	x3, x1, #0, #48
  405030:	mov	x2, #0x0                   	// #0
  405034:	fmov	d0, x2
  405038:	bfi	x3, x0, #48, #16
  40503c:	fmov	v0.d[1], x3
  405040:	ret
  405044:	nop
  405048:	stp	x29, x30, [sp, #-48]!
  40504c:	mov	x29, sp
  405050:	str	x19, [sp, #16]
  405054:	str	q0, [sp, #32]
  405058:	ldp	x3, x0, [sp, #32]
  40505c:	mrs	x6, fpcr
  405060:	ubfx	x2, x0, #48, #15
  405064:	lsr	x4, x0, #63
  405068:	add	x1, x2, #0x1
  40506c:	ubfiz	x0, x0, #3, #48
  405070:	tst	x1, #0x7ffe
  405074:	and	w4, w4, #0xff
  405078:	orr	x0, x0, x3, lsr #61
  40507c:	lsl	x5, x3, #3
  405080:	b.eq	405100 <ferror@plt+0x3e30>  // b.none
  405084:	mov	x1, #0xffffffffffffc400    	// #-15360
  405088:	add	x2, x2, x1
  40508c:	cmp	x2, #0x7fe
  405090:	b.le	405144 <ferror@plt+0x3e74>
  405094:	ands	x0, x6, #0xc00000
  405098:	b.eq	4051dc <ferror@plt+0x3f0c>  // b.none
  40509c:	cmp	x0, #0x400, lsl #12
  4050a0:	b.eq	405310 <ferror@plt+0x4040>  // b.none
  4050a4:	cmp	x0, #0x800, lsl #12
  4050a8:	csel	w7, w4, wzr, eq  // eq = none
  4050ac:	cbnz	w7, 4051dc <ferror@plt+0x3f0c>
  4050b0:	mov	x1, #0xffffffffffffffff    	// #-1
  4050b4:	mov	x2, #0x7fe                 	// #2046
  4050b8:	mov	w0, #0x14                  	// #20
  4050bc:	b.ne	405188 <ferror@plt+0x3eb8>  // b.any
  4050c0:	cmp	w4, #0x0
  4050c4:	add	x3, x1, #0x8
  4050c8:	csel	x1, x3, x1, ne  // ne = any
  4050cc:	and	x3, x1, #0x80000000000000
  4050d0:	cbnz	w7, 405190 <ferror@plt+0x3ec0>
  4050d4:	cbnz	x3, 405198 <ferror@plt+0x3ec8>
  4050d8:	lsr	x1, x1, #3
  4050dc:	and	w3, w2, #0x7ff
  4050e0:	and	x4, x4, #0xff
  4050e4:	bfi	x1, x3, #52, #12
  4050e8:	orr	x19, x1, x4, lsl #63
  4050ec:	bl	405358 <ferror@plt+0x4088>
  4050f0:	fmov	d0, x19
  4050f4:	ldr	x19, [sp, #16]
  4050f8:	ldp	x29, x30, [sp], #48
  4050fc:	ret
  405100:	orr	x1, x0, x5
  405104:	cbnz	x2, 405138 <ferror@plt+0x3e68>
  405108:	cbnz	x1, 4051b4 <ferror@plt+0x3ee4>
  40510c:	mov	w0, #0x0                   	// #0
  405110:	and	w2, w2, #0x7ff
  405114:	mov	x1, #0x0                   	// #0
  405118:	and	x4, x4, #0xff
  40511c:	bfi	x1, x2, #52, #12
  405120:	orr	x19, x1, x4, lsl #63
  405124:	cbnz	w0, 4050ec <ferror@plt+0x3e1c>
  405128:	fmov	d0, x19
  40512c:	ldr	x19, [sp, #16]
  405130:	ldp	x29, x30, [sp], #48
  405134:	ret
  405138:	cbnz	x1, 4051e8 <ferror@plt+0x3f18>
  40513c:	mov	x2, #0x7ff                 	// #2047
  405140:	b	40510c <ferror@plt+0x3e3c>
  405144:	cmp	x2, #0x0
  405148:	b.le	405210 <ferror@plt+0x3f40>
  40514c:	cmp	xzr, x3, lsl #7
  405150:	mov	w7, #0x0                   	// #0
  405154:	cset	x1, ne  // ne = any
  405158:	orr	x5, x1, x5, lsr #60
  40515c:	orr	x1, x5, x0, lsl #4
  405160:	mov	w0, #0x0                   	// #0
  405164:	tst	x5, #0x7
  405168:	b.eq	4052c8 <ferror@plt+0x3ff8>  // b.none
  40516c:	and	x3, x6, #0xc00000
  405170:	cmp	x3, #0x400, lsl #12
  405174:	b.eq	4051cc <ferror@plt+0x3efc>  // b.none
  405178:	cmp	x3, #0x800, lsl #12
  40517c:	mov	w0, #0x10                  	// #16
  405180:	b.eq	4050c0 <ferror@plt+0x3df0>  // b.none
  405184:	cbz	x3, 4052d4 <ferror@plt+0x4004>
  405188:	and	x3, x1, #0x80000000000000
  40518c:	cbz	w7, 405194 <ferror@plt+0x3ec4>
  405190:	orr	w0, w0, #0x8
  405194:	cbz	x3, 4052c8 <ferror@plt+0x3ff8>
  405198:	cmp	x2, #0x7fe
  40519c:	add	x2, x2, #0x1
  4051a0:	b.eq	405270 <ferror@plt+0x3fa0>  // b.none
  4051a4:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  4051a8:	and	w2, w2, #0x7ff
  4051ac:	and	x1, x3, x1, lsr #3
  4051b0:	b	405118 <ferror@plt+0x3e48>
  4051b4:	and	x3, x6, #0xc00000
  4051b8:	mov	w7, #0x1                   	// #1
  4051bc:	cmp	x3, #0x400, lsl #12
  4051c0:	mov	x2, #0x0                   	// #0
  4051c4:	mov	x1, #0x1                   	// #1
  4051c8:	b.ne	405178 <ferror@plt+0x3ea8>  // b.any
  4051cc:	cbnz	w4, 4051d4 <ferror@plt+0x3f04>
  4051d0:	add	x1, x1, #0x8
  4051d4:	mov	w0, #0x10                  	// #16
  4051d8:	b	4050cc <ferror@plt+0x3dfc>
  4051dc:	mov	x2, #0x7ff                 	// #2047
  4051e0:	mov	w0, #0x14                  	// #20
  4051e4:	b	405110 <ferror@plt+0x3e40>
  4051e8:	mov	x3, #0x7fff                	// #32767
  4051ec:	extr	x1, x0, x5, #60
  4051f0:	lsr	x0, x0, #50
  4051f4:	cmp	x2, x3
  4051f8:	lsr	x1, x1, #3
  4051fc:	eor	w0, w0, #0x1
  405200:	orr	x1, x1, #0x8000000000000
  405204:	csel	w0, w0, wzr, eq  // eq = none
  405208:	mov	w2, #0x7ff                 	// #2047
  40520c:	b	405118 <ferror@plt+0x3e48>
  405210:	cmn	x2, #0x34
  405214:	b.lt	4051b4 <ferror@plt+0x3ee4>  // b.tstop
  405218:	mov	x3, #0x3d                  	// #61
  40521c:	sub	x7, x3, x2
  405220:	orr	x0, x0, #0x8000000000000
  405224:	cmp	x7, #0x3f
  405228:	b.le	4052e8 <ferror@plt+0x4018>
  40522c:	add	w1, w2, #0x43
  405230:	cmp	x7, #0x40
  405234:	mov	w3, #0xfffffffd            	// #-3
  405238:	sub	w2, w3, w2
  40523c:	lsl	x1, x0, x1
  405240:	orr	x1, x5, x1
  405244:	csel	x5, x1, x5, ne  // ne = any
  405248:	lsr	x0, x0, x2
  40524c:	cmp	x5, #0x0
  405250:	cset	x1, ne  // ne = any
  405254:	orr	x1, x1, x0
  405258:	cmp	x1, #0x0
  40525c:	cset	w7, ne  // ne = any
  405260:	tst	x1, #0x7
  405264:	b.eq	4052ac <ferror@plt+0x3fdc>  // b.none
  405268:	mov	x2, #0x0                   	// #0
  40526c:	b	40516c <ferror@plt+0x3e9c>
  405270:	mov	w3, w2
  405274:	ands	x1, x6, #0xc00000
  405278:	b.eq	4052a0 <ferror@plt+0x3fd0>  // b.none
  40527c:	cmp	x1, #0x400, lsl #12
  405280:	b.eq	405328 <ferror@plt+0x4058>  // b.none
  405284:	cmp	x1, #0x800, lsl #12
  405288:	mov	w5, #0x7fe                 	// #2046
  40528c:	csel	w1, w4, wzr, eq  // eq = none
  405290:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405294:	cmp	w1, #0x0
  405298:	csel	w3, w3, w5, ne  // ne = any
  40529c:	csel	x1, xzr, x2, ne  // ne = any
  4052a0:	mov	w2, #0x14                  	// #20
  4052a4:	orr	w0, w0, w2
  4052a8:	b	4050e0 <ferror@plt+0x3e10>
  4052ac:	and	x3, x1, #0x80000000000000
  4052b0:	cbnz	x1, 405340 <ferror@plt+0x4070>
  4052b4:	nop
  4052b8:	mov	w0, #0x0                   	// #0
  4052bc:	mov	x2, #0x1                   	// #1
  4052c0:	cbnz	x3, 4051a4 <ferror@plt+0x3ed4>
  4052c4:	mov	x2, #0x0                   	// #0
  4052c8:	lsr	x1, x1, #3
  4052cc:	and	w2, w2, #0x7ff
  4052d0:	b	405118 <ferror@plt+0x3e48>
  4052d4:	and	x3, x1, #0xf
  4052d8:	cmp	x3, #0x4
  4052dc:	add	x3, x1, #0x4
  4052e0:	csel	x1, x3, x1, ne  // ne = any
  4052e4:	b	4050cc <ferror@plt+0x3dfc>
  4052e8:	add	w1, w2, #0x3
  4052ec:	sub	w2, w3, w2
  4052f0:	lsl	x3, x5, x1
  4052f4:	cmp	x3, #0x0
  4052f8:	cset	x3, ne  // ne = any
  4052fc:	lsr	x2, x5, x2
  405300:	orr	x2, x2, x3
  405304:	lsl	x0, x0, x1
  405308:	orr	x1, x0, x2
  40530c:	b	405258 <ferror@plt+0x3f88>
  405310:	cbz	w4, 4051dc <ferror@plt+0x3f0c>
  405314:	mov	x1, #0xffffffffffffffff    	// #-1
  405318:	mov	x2, #0x7fe                 	// #2046
  40531c:	mov	w7, #0x0                   	// #0
  405320:	mov	w0, #0x14                  	// #20
  405324:	b	4050cc <ferror@plt+0x3dfc>
  405328:	cmp	w4, #0x0
  40532c:	mov	w1, #0x7fe                 	// #2046
  405330:	csel	w3, w2, w1, eq  // eq = none
  405334:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405338:	csel	x1, xzr, x2, eq  // eq = none
  40533c:	b	4052a0 <ferror@plt+0x3fd0>
  405340:	tbz	w6, #11, 4052b8 <ferror@plt+0x3fe8>
  405344:	mov	w0, #0x0                   	// #0
  405348:	mov	x2, #0x0                   	// #0
  40534c:	orr	w0, w0, #0x8
  405350:	b	405194 <ferror@plt+0x3ec4>
  405354:	nop
  405358:	tbz	w0, #0, 405368 <ferror@plt+0x4098>
  40535c:	movi	v1.2s, #0x0
  405360:	fdiv	s0, s1, s1
  405364:	mrs	x1, fpsr
  405368:	tbz	w0, #1, 40537c <ferror@plt+0x40ac>
  40536c:	fmov	s1, #1.000000000000000000e+00
  405370:	movi	v2.2s, #0x0
  405374:	fdiv	s0, s1, s2
  405378:	mrs	x1, fpsr
  40537c:	tbz	w0, #2, 40539c <ferror@plt+0x40cc>
  405380:	mov	w2, #0xc5ae                	// #50606
  405384:	mov	w1, #0x7f7fffff            	// #2139095039
  405388:	movk	w2, #0x749d, lsl #16
  40538c:	fmov	s1, w1
  405390:	fmov	s2, w2
  405394:	fadd	s0, s1, s2
  405398:	mrs	x1, fpsr
  40539c:	tbz	w0, #3, 4053ac <ferror@plt+0x40dc>
  4053a0:	movi	v1.2s, #0x80, lsl #16
  4053a4:	fmul	s0, s1, s1
  4053a8:	mrs	x1, fpsr
  4053ac:	tbz	w0, #4, 4053c4 <ferror@plt+0x40f4>
  4053b0:	mov	w0, #0x7f7fffff            	// #2139095039
  4053b4:	fmov	s2, #1.000000000000000000e+00
  4053b8:	fmov	s1, w0
  4053bc:	fsub	s0, s1, s2
  4053c0:	mrs	x0, fpsr
  4053c4:	ret
  4053c8:	stp	x29, x30, [sp, #-64]!
  4053cc:	mov	x29, sp
  4053d0:	stp	x19, x20, [sp, #16]
  4053d4:	adrp	x20, 416000 <ferror@plt+0x14d30>
  4053d8:	add	x20, x20, #0xdd0
  4053dc:	stp	x21, x22, [sp, #32]
  4053e0:	adrp	x21, 416000 <ferror@plt+0x14d30>
  4053e4:	add	x21, x21, #0xdc8
  4053e8:	sub	x20, x20, x21
  4053ec:	mov	w22, w0
  4053f0:	stp	x23, x24, [sp, #48]
  4053f4:	mov	x23, x1
  4053f8:	mov	x24, x2
  4053fc:	bl	4010f0 <_exit@plt-0x40>
  405400:	cmp	xzr, x20, asr #3
  405404:	b.eq	405430 <ferror@plt+0x4160>  // b.none
  405408:	asr	x20, x20, #3
  40540c:	mov	x19, #0x0                   	// #0
  405410:	ldr	x3, [x21, x19, lsl #3]
  405414:	mov	x2, x24
  405418:	add	x19, x19, #0x1
  40541c:	mov	x1, x23
  405420:	mov	w0, w22
  405424:	blr	x3
  405428:	cmp	x20, x19
  40542c:	b.ne	405410 <ferror@plt+0x4140>  // b.any
  405430:	ldp	x19, x20, [sp, #16]
  405434:	ldp	x21, x22, [sp, #32]
  405438:	ldp	x23, x24, [sp, #48]
  40543c:	ldp	x29, x30, [sp], #64
  405440:	ret
  405444:	nop
  405448:	ret
  40544c:	nop
  405450:	adrp	x2, 417000 <ferror@plt+0x15d30>
  405454:	mov	x1, #0x0                   	// #0
  405458:	ldr	x2, [x2, #224]
  40545c:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405460 <.fini>:
  405460:	stp	x29, x30, [sp, #-16]!
  405464:	mov	x29, sp
  405468:	ldp	x29, x30, [sp], #16
  40546c:	ret
