"""RTL behavior validation for MULADD module using cocotb."""

from decimal import Decimal
from pathlib import Path
from typing import Protocol

import cocotb
from cocotb.clock import Clock
from cocotb.handle import LogicObject
from cocotb.triggers import RisingEdge, Timer

from tests.conftest import VERILOG_SOURCE_PATH, VHDL_SOURCE_PATH, CocotbRunner


class MULADDProtocol(Protocol):
    """Protocol defining the MULADD module interface."""

    # Inputs
    A: LogicObject  # [7:0] operand A (handle)
    B: LogicObject  # [7:0] operand B (handle)
    C: LogicObject  # [19:0] operand C (handle)
    clr: LogicObject  # Clear signal (handle)
    UserCLK: LogicObject  # External clock (handle)
    ConfigBits: LogicObject  # [NoConfigBits-1:0] Configuration bits (handle)

    # Outputs
    Q: LogicObject  # [19:0] result (handle)

    # Internal registers (accessible for testing)
    A_reg_data: LogicObject  # [7:0] (handle)
    B_reg_data: LogicObject  # [7:0] (handle)
    C_reg_data: LogicObject  # [19:0] (handle)
    ACC: LogicObject  # [19:0] accumulator (handle)


def test_MULADD_verilog_rtl(cocotb_runner: CocotbRunner) -> None:
    """Test the MULADD module with Verilog source."""
    cocotb_runner(
        sources=[VERILOG_SOURCE_PATH / "Tile" / "DSP" / "DSP_bot" / "MULADD.v"],
        hdl_top_level="MULADD",
        test_module_path=Path(__file__),
    )


def test_MULADD_vhdl_rtl(cocotb_runner: CocotbRunner) -> None:
    cocotb_runner(
        sources=[VHDL_SOURCE_PATH / "Tile" / "DSP" / "DSP_bot" / "MULADD.vhdl"],
        hdl_top_level="MULADD",
        test_module_path=Path(__file__),
    )


BIT_0 = 0b000001
BIT_1 = 0b000010
BIT_2 = 0b000100
BIT_3 = 0b001000
BIT_4 = 0b010000
BIT_5 = 0b100000


class MULADDModel:
    """
    Cocotb-native software model for MULADD module.

    This model uses cocotb's timing model directly:
    - Uses async tasks that respond to actual clock edges
    - Matches the DUT's timing exactly
    - No manual synchronization needed

    Initializes the MULADD model with all registers at reset state.
    """

    A: int = 0
    B: int = 0
    C: int = 0
    clr: int = 0
    ConfigBits: int = 0
    Q: int = 0
    _sum: int = 0

    def __init__(self, clk: LogicObject) -> None:
        self.A_reg_data = 0
        self.B_reg_data = 0
        self.C_reg_data = 0
        self.ACC = 0
        self._clk_signal = clk

        # Start the clocked processes
        cocotb.start_soon(self._clocked_process())
        cocotb.start_soon(self._combinational_process())

    async def _clocked_process(self) -> None:
        """Clocked process that mirrors the VHDL process exactly."""
        while True:
            await RisingEdge(self._clk_signal)
            # Update all registers on clock edge
            self.A_reg_data = self.A
            self.B_reg_data = self.B
            self.C_reg_data = self.C

            # ACC with clear logic
            if self.clr:
                self.ACC = 0
            else:
                self.ACC = self._sum

    async def _combinational_process(self) -> None:
        """Combinational logic that updates whenever inputs change."""
        while True:
            # HDL: assign OPA = ConfigBits[0] ? A_reg : A;
            OPA = self.A_reg_data if (self.ConfigBits & BIT_0) else self.A

            # HDL: assign OPB = ConfigBits[1] ? B_reg : B;
            OPB = self.B_reg_data if (self.ConfigBits & BIT_1) else self.B

            # HDL: assign OPC = ConfigBits[2] ? C_reg : C;
            OPC = self.C_reg_data if (self.ConfigBits & BIT_2) else self.C

            # HDL: assign sum_in = ConfigBits[3] ? ACC : OPC;
            sum_in = self.ACC if (self.ConfigBits & BIT_3) else OPC

            # HDL: assign OPA_extended = ConfigBits[4] ? {OPA[7], OPA} : {1'b0, OPA};
            OPA_extended = (
                ((OPA & 0x80) << 1 | OPA) if (self.ConfigBits & BIT_4) else OPA
            )

            # HDL: assign OPB_extended = ConfigBits[4] ? {OPB[7], OPB} : {1'b0, OPB};
            OPB_extended = (
                ((OPB & 0x80) << 1 | OPB) if (self.ConfigBits & BIT_4) else OPB
            )

            # OPA_extended and OPB_extended are signed [8:0] in HDL.
            # Convert their 9-bit two's-complement representation to
            # Python's signed integer representation.
            if self.ConfigBits & BIT_4:
                OPA_signed = (
                    OPA_extended - 0x200 if OPA_extended & 0x100 else OPA_extended
                )

                OPB_signed = (
                    OPB_extended - 0x200 if OPB_extended & 0x100 else OPB_extended
                )
            else:
                OPA_signed = OPA_extended
                OPB_signed = OPB_extended

            # HDL: assign product_signed = OPA_extended * OPB_extended;
            product_signed = (OPA_signed * OPB_signed) & 0x3FFFF

            # HDL: assign product_extended with sign extension
            if self.ConfigBits & BIT_4:  # Sign extension
                sign_bit = (product_signed >> 17) & 1
                product_extended = (
                    product_signed | (0x3 << 18) if sign_bit else product_signed
                )
            else:  # Zero extension
                product_extended = product_signed

            # HDL: assign sum = product_extended + sum_in;
            self._sum = (product_extended + sum_in) & 0xFFFFF

            # HDL: assign Q = ConfigBits[5] ? ACC : sum;
            self.Q = self.ACC if (self.ConfigBits & BIT_5) else self._sum

            # Small delay to prevent busy waiting
            await Timer(Decimal(1), "ps")


async def setup_dut(dut: MULADDProtocol) -> None:
    """
    Advanced cocotb-compliant setup for all MULADD tests.

    Initializes clock, resets all registers, and provides proper
    timing synchronization for reliable test execution with
    comprehensive register state verification.
    """
    # Start clock with appropriate frequency (100MHz)
    clock = Clock(dut.UserCLK, 10, "ns")
    cocotb.start_soon(clock.start())

    # Initialize all inputs to known state (use handle.value per cocotb best practice)
    dut.A.value = 0
    dut.B.value = 0
    dut.C.value = 0
    dut.clr.value = 1  # Start in clear state
    dut.ConfigBits.value = 0b000000

    # cocotb timing: Extended reset sequence for reliable initialization
    await RisingEdge(dut.UserCLK)  # First clock with clear

    await RisingEdge(dut.UserCLK)  # Second clock with clear

    # Release clear and allow stabilization
    dut.clr.value = 0
    await RisingEdge(dut.UserCLK)  # First clock without clear
    await Timer(Decimal(1), "ns")  # Small delay for signal propagation


@cocotb.test
async def cocotb_test_muladd_configbit0_a_register(dut: MULADDProtocol) -> None:
    """Test ConfigBits[0] - A register functionality with proper cocotb timing."""
    await setup_dut(dut)

    # Create cocotb-aware software model for comparison
    model = MULADDModel(dut.UserCLK)

    # Test without A register (ConfigBits[0] = 0) - direct A input
    model.ConfigBits = 0b000000  # A_reg_data = 0
    dut.ConfigBits.value = 0b000000
    model.A = 5
    dut.A.value = 5
    await RisingEdge(dut.UserCLK)  # Clock to load A_reg_data
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update
    # Verify A_reg_data updates regardless of ConfigBits[0]
    assert dut.A_reg_data.value == model.A_reg_data

    # Test with A register (ConfigBits[0] = 1) - registered A input
    model.ConfigBits = 0b000001  # A_reg = 1
    dut.ConfigBits.value = 0b000001
    model.A = 7
    dut.A.value = 7
    await RisingEdge(dut.UserCLK)  # Clock to load A_reg_data
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update
    assert dut.A_reg_data.value == model.A_reg_data
    # Change A input to verify register is being used
    model.A = 3
    dut.A.value = 3
    await Timer(Decimal(2), unit="ps")  # Allow combinational logic to settle
    # The output should use the registered value (7), not the new input (3)
    assert dut.A_reg_data.value == model.A_reg_data, (
        f"Registered A mode failed: Expected Q = {model.Q}, got {dut.Q.value}"
    )


@cocotb.test
async def cocotb_test_muladd_configbit1_b_register(dut: MULADDProtocol) -> None:
    """Test ConfigBits[1] - B register functionality with proper cocotb timing."""
    await setup_dut(dut)

    # Create cocotb-aware software model for comparison
    model = MULADDModel(dut.UserCLK)

    # Test without B register (ConfigBits[1] = 0) - direct B input
    model.ConfigBits = 0b000000  # B_reg = 0
    dut.ConfigBits.value = 0b000000
    model.B = 6
    dut.B.value = 6
    await RisingEdge(dut.UserCLK)  # Clock to load B_reg
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update
    # Verify B_reg updates regardless of ConfigBits[1]
    assert dut.B_reg_data.value == model.B_reg_data

    # Test with B register (ConfigBits[1] = 1) - registered B input
    model.ConfigBits = 0b000010  # B_reg = 1
    dut.ConfigBits.value = 0b000010
    model.B = 9  # Load register with 9
    dut.B.value = 9
    await RisingEdge(dut.UserCLK)  # Clock to load B_reg
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update
    assert dut.B_reg_data.value == model.B_reg_data
    # Change B input to verify register is being used
    model.B = 2
    dut.B.value = 2
    await Timer(Decimal(2), unit="ps")  # Allow combinational logic to settle
    # The output should use the registered value (9), not the new input (2)
    assert dut.B_reg_data.value == model.B_reg_data, (
        f"Registered B mode failed: Expected B_reg = {model.B_reg_data}, "
        f"got {dut.B_reg_data.value}"
    )


@cocotb.test
async def cocotb_test_muladd_configbit2_c_register(dut: MULADDProtocol) -> None:
    """Test ConfigBits[2] - C register functionality with proper cocotb timing."""
    await setup_dut(dut)

    # Create cocotb-aware software model for comparison
    model = MULADDModel(dut.UserCLK)

    # Test without C register (ConfigBits[2] = 0) - direct C input
    model.ConfigBits = 0b000000  # C_reg = 0
    dut.ConfigBits.value = 0b000000
    model.C = 15
    dut.C.value = 15
    await RisingEdge(dut.UserCLK)  # Clock to load C_reg
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update
    await Timer(Decimal(2), unit="ps")  # Allow combinational logic to settle
    # Verify C_reg updates regardless of ConfigBits[2]
    assert dut.C_reg_data.value == model.C_reg_data

    # Test with C register (ConfigBits[2] = 1) - registered C input
    model.ConfigBits = 0b000100  # C_reg = 1
    dut.ConfigBits.value = 0b000100
    model.C = 20  # Load register with 20
    dut.C.value = 20
    await RisingEdge(dut.UserCLK)  # Clock to load C_reg
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update
    assert dut.C_reg_data.value == model.C_reg_data
    # Change C input to verify register is being used
    model.C = 5
    dut.C.value = 5
    await Timer(Decimal(2), unit="ps")  # Allow combinational logic to settle
    # The output should use the registered value (20), not the new input (5)
    assert dut.C_reg_data.value == model.C_reg_data


@cocotb.test
async def cocotb_test_muladd_c_upper_bits(dut: MULADDProtocol) -> None:
    """Test addition with large C values exercises carry propagation through upper bits.

    Uses non-zero A*B products combined with large C values so the adder must
    propagate carries across the full 20-bit width. Also verifies 20-bit overflow
    wrap and the C_reg path with large values.
    """
    await setup_dut(dut)

    model = MULADDModel(dut.UserCLK)

    # (A, B, C) tuples chosen to exercise carry propagation in upper bits:
    #  - product sits in lower 16 bits, C in upper bits, addition must carry across
    #  - includes cases where product + C overflows 20 bits (wraps)
    test_vectors = [
        # Carry from bit 15->16: product=0x9C40 + C=0x08000 = 0x11C40
        (200, 200, 0x08000),
        # Carry ripples through bits 16-19: product=0xFE01 + C=0xF0200
        (255, 255, 0xF0200),
        # 20-bit overflow wrap: product=0xFE01 + C=0xFFFFF
        (255, 255, 0xFFFFF),
        # C has only MSB set, small product: 0x0009 + 0x80000
        (3, 3, 0x80000),
        # Alternating bit pattern in C, product fills low bits
        (15, 17, 0xAAAAA),
        # Large C near boundary, small product causes carry into bit 19
        (1, 1, 0x7FFFF),
        # Walking one in bit 19 of C with medium product
        (10, 10, 1 << 19),
        # Walking one in bit 15 of C, product also touches bit 15
        (200, 200, 1 << 15),
    ]

    for a_val, b_val, c_val in test_vectors:
        model.A = a_val
        model.B = b_val
        model.C = c_val
        dut.A.value = a_val
        dut.B.value = b_val
        dut.C.value = c_val
        await RisingEdge(dut.UserCLK)
        await Timer(Decimal(1), "ps")

        expected = (a_val * b_val + c_val) & 0xFFFFF
        assert int(dut.Q.value) == expected, (
            f"A={a_val}, B={b_val}, C=0x{c_val:05X}: "
            f"Expected Q=0x{expected:05X}, "
            f"got Q=0x{int(dut.Q.value):05X}"
        )
        assert int(dut.Q.value) == model.Q

    # Test C_reg path (ConfigBits[2]=1) with large values.
    # With C_reg mode, OPC = C_reg (latched on clock), not the live C input.
    model.ConfigBits = BIT_2
    dut.ConfigBits.value = BIT_2
    a_val, b_val = 100, 100
    product = a_val * b_val
    model.A = a_val
    model.B = b_val
    dut.A.value = a_val
    dut.B.value = b_val

    for c_val in [0xFFFFF, 0x80000, 0x7FFFF]:
        model.C = c_val
        dut.C.value = c_val
        # Clock loads C_reg with c_val
        await RisingEdge(dut.UserCLK)
        await Timer(Decimal(1), "ps")
        assert int(dut.C_reg_data.value) == c_val

        # Change C input to 0 WITHOUT clocking -- C_reg retains c_val
        model.C = 0
        dut.C.value = 0
        await Timer(Decimal(2), "ps")
        # Output should reflect the latched C_reg, not the zeroed live C input
        expected = (product + c_val) & 0xFFFFF
        assert int(dut.Q.value) == expected, (
            f"C_reg output for C_reg=0x{c_val:05X}: "
            f"Expected Q=0x{expected:05X}, "
            f"got Q=0x{int(dut.Q.value):05X}"
        )
        assert int(dut.Q.value) == model.Q


@cocotb.test
async def cocotb_test_muladd_configbit3_accumulator_mode(
    dut: MULADDProtocol,
) -> None:
    """Test ConfigBits[3] - Accumulator mode functionality with proper cocotb timing."""
    await setup_dut(dut)

    # Create cocotb-aware software model for comparison
    model = MULADDModel(dut.UserCLK)

    # Test without accumulator (ConfigBits[3] = 0) - uses C input
    model.ConfigBits = 0b000000  # ACC = 0
    model.A = 2
    model.B = 5
    model.C = 12
    dut.A.value = 2
    dut.B.value = 5
    dut.C.value = 12
    dut.ConfigBits.value = 0b000000

    await RisingEdge(dut.UserCLK)
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    # Verify non-accumulator mode uses C input directly
    assert dut.Q.value == model.Q, (
        f"Non-accumulator mode failed: Expected Q = {model.Q}, got {dut.Q}"
    )

    # Test with accumulator (ConfigBits[3] = 1) - uses ACC instead of C
    model.ConfigBits = 0b001000  # ACC = 1
    model.A = 2
    model.B = 5
    model.C = 12  # This should be ignored when ACC mode is enabled
    dut.A.value = 2
    dut.B.value = 5
    dut.C.value = 12
    dut.ConfigBits.value = 0b001000

    # First accumulator operation: ACC starts at previous value
    await RisingEdge(dut.UserCLK)
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    assert dut.Q.value == model.Q, (
        f"First accumulator operation failed: Expected Q = {model.Q}, got {dut.Q}"
    )

    # Second accumulator operation: ACC accumulates further
    await RisingEdge(dut.UserCLK)
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    assert dut.Q.value == model.Q, (
        f"Second accumulator operation failed: Expected Q = {model.Q}, got {dut.Q}"
    )


@cocotb.test
async def cocotb_test_muladd_configbit4_sign_extension(dut: MULADDProtocol) -> None:
    """Test ConfigBits[4] - Sign extension functionality with proper cocotb timing."""
    await setup_dut(dut)

    # Create cocotb-aware software model for comparison
    model = MULADDModel(dut.UserCLK)

    # Test without sign extension (ConfigBits[4] = 0) - zero extension
    # 200 * 200 = 40000 = 0x9C40, (unsigned interpretation, since sign
    # extension is disabled OPA/OPB are simply zero-extended before the
    # multiply)
    model.ConfigBits = 0b000000  # signExtension = 0
    model.A = 200
    model.B = 200
    model.C = 0
    dut.A.value = 200
    dut.B.value = 200
    dut.C.value = 0
    dut.ConfigBits.value = 0b000000

    await RisingEdge(dut.UserCLK)
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    # Verify zero extension behavior
    assert dut.Q.value == model.Q, (
        f"Zero extension failed: Expected Q = {model.Q}, got {dut.Q.value}"
    )

    # Test with sign extension (ConfigBits[4] = 1)
    # A=200, B=10 -> product = -560
    model.A = 200
    model.B = 10
    dut.A.value = 200
    dut.B.value = 10
    model.ConfigBits = 0b010000  # signExtension = 1
    dut.ConfigBits.value = 0b010000

    await RisingEdge(dut.UserCLK)
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    assert dut.Q.value == model.Q, (
        f"Sign extension failed: Expected Q = {model.Q}, got {dut.Q.value}"
    )

    # Verify sign extension actually set the top 4 bits of the 20-bit result
    result = int(dut.Q.value)
    actual_top_bits = (result >> 16) & 0xF
    assert actual_top_bits == 0xF, (
        f"Sign extension verification failed: Expected top 4 bits = 1111, "
        f"got {actual_top_bits:04b}"
    )


@cocotb.test
async def cocotb_test_muladd_configbit5_output_select(dut: MULADDProtocol) -> None:
    """Test ConfigBits[5] - Output selection (ACC vs sum) with proper cocotb timing."""
    await setup_dut(dut)

    # Create cocotb-aware software model for comparison
    model = MULADDModel(dut.UserCLK)

    # Enable accumulator mode (ConfigBits[3]=1) to build up ACC value
    model.ConfigBits = BIT_3
    model.A = 3
    model.B = 4
    model.C = 0
    dut.A.value = 3
    dut.B.value = 4
    dut.C.value = 0
    dut.ConfigBits.value = BIT_3

    # Run two cycles to build up ACC
    await RisingEdge(dut.UserCLK)  # First accumulation
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    await RisingEdge(dut.UserCLK)  # Second accumulation
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    # With ConfigBits[5]=0, Q outputs sum (product + ACC)
    sum_output = int(dut.Q.value)
    assert dut.Q.value == model.Q, (
        f"Sum output mode mismatch: Expected {model.Q}, got {dut.Q.value}"
    )

    # Toggle only ConfigBits[5] to 1, Q should now output ACC instead of sum
    model.ConfigBits = BIT_3 | BIT_5
    dut.ConfigBits.value = BIT_3 | BIT_5

    # Allow combinational logic to settle (no clock edge needed for output mux)
    await Timer(Decimal(10), unit="ps")

    acc_output = int(dut.Q.value)
    assert dut.Q.value == model.Q, (
        f"ACC output mode mismatch: Expected {model.Q}, got {dut.Q.value}"
    )

    # ACC and sum must differ: sum = product + ACC, so sum != ACC when product != 0
    assert acc_output != sum_output, (
        f"Output select has no effect: ACC output ({acc_output}) should differ "
        f"from sum output ({sum_output}) when product is non-zero"
    )


@cocotb.test
async def cocotb_test_muladd_clear_functionality(dut: MULADDProtocol) -> None:
    """Test clear functionality with proper cocotb timing."""
    await setup_dut(dut)

    # Create cocotb-aware software model for comparison
    model = MULADDModel(dut.UserCLK)

    # Build up some accumulator value
    model.ConfigBits = 0b101000  # ACC = 1, ACCout = 1
    model.A = 5
    model.B = 6
    model.C = 0
    dut.A.value = 5
    dut.B.value = 6
    dut.C.value = 0
    dut.ConfigBits.value = 0b101000

    # Build up accumulator
    await RisingEdge(dut.UserCLK)
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update
    await RisingEdge(dut.UserCLK)
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    # Should have accumulated value
    assert int(dut.Q.value) > 0, (
        f"Expected non-zero accumulated value, got {int(dut.Q.value)}"
    )

    # Test clear
    model.clr = 1
    dut.clr.value = 1
    await RisingEdge(dut.UserCLK)
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    # Release clear and wait for next clock edge for synchronization
    model.clr = 0
    dut.clr.value = 0
    await RisingEdge(dut.UserCLK)
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    # Verify clear behavior
    assert dut.Q.value == model.Q, f"Clear failed: Expected Q = {model.Q}, got {dut.Q}"

    # Verify normal operation resumes after clear
    await RisingEdge(dut.UserCLK)
    await Timer(Decimal(1), "ps")  # Allow model's clocked process to update

    # Verify operation continues normally after clear
    assert dut.Q.value == model.Q, (
        f"Operation after clear failed: Expected Q = {model.Q}, got {dut.Q}"
    )
