Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,86
design__inferred_latch__count,0
design__instance__count,946
design__instance__area,14674.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0004709796921815723
power__switching__total,0.00011004878615494817
power__leakage__total,0.0000010456693644300685
power__total,0.0005820741062052548
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2627860226025871
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2629586622877989
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11045398242006199
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.010922263402863
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110454
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.628378
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.28020905833211857
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.28070377372588307
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6262246454197359
timing__setup__ws__corner:nom_slow_1p08V_125C,9.993281152109551
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.626225
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.610600
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2692974808261703
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2697945831995052
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30048520078217433
timing__setup__ws__corner:nom_typ_1p20V_25C,10.6264280382836
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.300485
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.537556
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2627860226025871
clock__skew__worst_setup,0.2629586622877989
timing__hold__ws,0.11045398242006199
timing__setup__ws,9.993281152109551
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110454
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.610600
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,946
design__instance__area__stdcell,14674.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.507053
design__instance__utilization__stdcell,0.507053
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,16
design__instance__area__class:inverter,87.0912
design__instance__count__class:sequential_cell,114
design__instance__area__class:sequential_cell,5377.88
design__instance__count__class:multi_input_combinational_cell,514
design__instance__area__class:multi_input_combinational_cell,5042.22
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,237
design__instance__area__class:timing_repair_buffer,3632.43
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,20547
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,205
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1065
route__net__special,2
route__drc_errors__iter:0,355
route__wirelength__iter:0,21028
route__drc_errors__iter:1,126
route__wirelength__iter:1,20870
route__drc_errors__iter:2,130
route__wirelength__iter:2,20862
route__drc_errors__iter:3,9
route__wirelength__iter:3,20755
route__drc_errors__iter:4,0
route__wirelength__iter:4,20745
route__drc_errors,0
route__wirelength,20745
route__vias,5008
route__vias__singlecut,5008
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,376.31
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,120
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,120
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,120
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,120
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000234834
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000279642
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000573125
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000279642
design_powergrid__voltage__worst,0.0000279642
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000279642
design_powergrid__drop__worst__net:VPWR,0.0000234834
design_powergrid__voltage__worst__net:VGND,0.0000279642
design_powergrid__drop__worst__net:VGND,0.0000279642
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000066699999999999996664061703566250827179828775115311145782470703125
ir__drop__worst,0.00002349999999999999861894327268796445196130662225186824798583984375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
