## Research 
## For Introduction
### FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review

<img width="1156" height="507" alt="image" src="https://github.com/user-attachments/assets/7182b5e0-94f0-46a0-ad0c-554d93e0857e" />

<img width="373" height="311" alt="image" src="https://github.com/user-attachments/assets/fe339b4d-8f4d-4511-94ca-c007f25816dd" />

<img width="406" height="611" alt="image" src="https://github.com/user-attachments/assets/0d857dd5-2e21-456d-a226-b2eaeacdb842" />

<img width="522" height="444" alt="image" src="https://github.com/user-attachments/assets/d333d2a6-8dbc-45b4-9483-3daae10c4ef1" />

---

### What is FPGA
<img width="487" height="668" alt="image" src="https://github.com/user-attachments/assets/7d53b62c-35e5-4c38-9817-568757f676e5" />

<img width="513" height="759" alt="image" src="https://github.com/user-attachments/assets/a23b8633-baf8-41f4-84b1-ebbb2cd1b718" />

---

### what is a neural networks


### SCNN: An Accelerator for Compressed-Sparse Convolutional Neural Networks
<img width="515" height="720" alt="image" src="https://github.com/user-attachments/assets/dbeda748-3984-42a7-b402-f4f1fe28eb36" />

<img width="515" height="126" alt="image" src="https://github.com/user-attachments/assets/e0dd21cf-2694-40ed-936a-e7d4354386af" />


---
### 
### A survey on FPGA-based accelerator for ML models
### Why Use FPGA for Neural Networks?
<img width="805" height="788" alt="image" src="https://github.com/user-attachments/assets/e755391a-0313-4170-8ac1-7f6184ca5d98" />

<img width="430" height="668" alt="image" src="https://github.com/user-attachments/assets/bb583b07-261f-4119-9cb7-3646722636d8" />

<img width="434" height="846" alt="image" src="https://github.com/user-attachments/assets/2c995d9b-e705-438d-8363-429621dae40b" />

<img width="303" height="90" alt="image" src="https://github.com/user-attachments/assets/eff4b90d-2b23-423b-b46e-d6e143139386" />

<img width="289" height="111" alt="image" src="https://github.com/user-attachments/assets/7c510bc2-c9eb-466a-802e-91a9a30c0599" />




---

### FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review
### How FPGAs Accelerate Neural Networks

<img width="486" height="610" alt="image" src="https://github.com/user-attachments/assets/56176f1e-8fb7-41df-967e-6a61751a3d81" />

<img width="714" height="376" alt="image" src="https://github.com/user-attachments/assets/a03faeb8-8b51-4a1d-9fd1-a9005038e829" />

<img width="433" height="291" alt="image" src="https://github.com/user-attachments/assets/e12d94f4-251d-454f-aab9-119cab13591b" />






---


### FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review
### Related Work and Current Results

<img width="703" height="164" alt="image" src="https://github.com/user-attachments/assets/c2e61506-0ea7-4a0d-b5c4-140f3beab3fe" />

<img width="337" height="726" alt="image" src="https://github.com/user-attachments/assets/f8bec177-ac77-4da8-a1b0-529f3541a3c5" />

<img width="242" height="158" alt="image" src="https://github.com/user-attachments/assets/55f443a9-0cac-454c-a209-0512d70b83d5" />

<img width="493" height="644" alt="image" src="https://github.com/user-attachments/assets/8dabc1ff-18a3-45e8-9d5f-8e3518be6d60" />

<img width="514" height="677" alt="image" src="https://github.com/user-attachments/assets/01f790a2-3304-4ae4-9710-1cd26c0ddf56" />

<img width="514" height="666" alt="image" src="https://github.com/user-attachments/assets/ed6ccd80-0bb6-4116-a2e2-2a1e5452f6a9" />

<img width="530" height="510" alt="image" src="https://github.com/user-attachments/assets/44431756-0314-420d-ac81-6025d34a9d4f" />

<img width="526" height="664" alt="image" src="https://github.com/user-attachments/assets/46a502e9-6cc2-4a86-8646-dcd71f2da50a" />







---

# For challenges 
### SCNN: An Accelerator for Compressed-Sparse Convolutional Neural Networks
<img width="496" height="345" alt="image" src="https://github.com/user-attachments/assets/5ed326cd-a44f-4270-8ed5-514429ef7037" />

### FPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review

<img width="506" height="570" alt="image" src="https://github.com/user-attachments/assets/c5e9abbe-d6df-4740-bfcb-204cbbcb21f5" />

<img width="365" height="804" alt="image" src="https://github.com/user-attachments/assets/bc8f7df1-cc1c-460d-921c-5b0aa47b1fc1" />

---

# why use FPGA for neural networks?

<img width="371" height="235" alt="image" src="https://github.com/user-attachments/assets/1189a12a-d39d-44d5-a69d-e6017fa49293" />
<img width="629" height="843" alt="image" src="https://github.com/user-attachments/assets/449cebce-b760-4cd0-82c2-1c6253080afe" />
<img width="631" height="821" alt="image" src="https://github.com/user-attachments/assets/4b1eec79-4733-42fd-932e-7578ef6c133b" />
<img width="629" height="859" alt="image" src="https://github.com/user-attachments/assets/438eb422-cb49-4aea-a467-c3cca177a827" />
<img width="614" height="820" alt="image" src="https://github.com/user-attachments/assets/95f576a7-8112-4ed1-a4e4-2f36fb4275dd" />
<img width="642" height="861" alt="image" src="https://github.com/user-attachments/assets/df6d64e3-a762-455b-905e-8085971d47b2" />

















 ---
### DEVELOPMENTOFANFPGA-BASEDREAL-TIMEP300SPELLER:

<img width="472" height="423" alt="image" src="https://github.com/user-attachments/assets/06db6b2a-ad5a-4880-bbcc-719829004547" />

<img width="415" height="410" alt="image" src="https://github.com/user-attachments/assets/10e82917-c546-4146-8a44-4c5306afc97d" />

<img width="434" height="565" alt="image" src="https://github.com/user-attachments/assets/554ebb27-e787-4f6a-8393-b981bea54da7" />


<img width="457" height="831" alt="image" src="https://github.com/user-attachments/assets/e63b4c37-fc3a-4e57-8838-3150aab5c1b2" />

````
In one real project, the designers used an FPGA (Spartan 3E) to run a complete system using three Microblaze processors. These processors were created inside the FPGA using its programmable fabric. Each processor had a special job. The first one handled communication with the PC. The second had a memory cache and worked with the filter block. The third one showed results on a monitor. This setup shows how FPGAs can be used to build custom parallel systems. It also shows how different blocks in an FPGA can work together to process data in real time.

````

