\section{Total table of signals}

\begin{footnotesize}
	\begin{longtable}{|l|p{6cm}|p{6cm}|}
		\hline
%		\multicolumn{3}{|c|}{\multirow{2}{*}{\textbf{\large{Table 12 - FMC }}}} \\
FPGA ball	&	FPGA signal	&	Signal on the board	\\ \hline

A1	&	GND	&	GND	\\ \hline
A2	&	MGTAVTT	&	MGTAVTT	\\ \hline
A3	&	MGTPRXN1\_216	&	RTM\_FPGA\_GTP\_Rx1\_N	\\ \hline
A4	&	MGTPRXP1\_216	&	RTM\_FPGA\_GTP\_Rx1\_P	\\ \hline
A5	&	GND\_3	&	GND	\\ \hline
A6	&	MGTRREF\_216	&	NC	\\ \hline
A7	&	GND\_4	&	GND	\\ \hline
A8	&	GND\_5	&	GND	\\ \hline
A9	&	IO\_L3N\_T0\_DQS\_AD1N\_15	&	CAL\_ADC\_MCLK1	\\ \hline
A10	&	IO\_L5N\_T0\_AD9N\_15	&	CAL\_ADC\_CSn	\\ \hline
A11	&	GND\_1	&	GND	\\ \hline
A12	&	IO\_L7N\_T1\_AD2N\_15	&	MEZZ3\_IO3	\\ \hline
A13	&	IO\_L8P\_T1\_AD10P\_15	&	MEZZ3\_IO4	\\ \hline
A14	&	IO\_L8N\_T1\_AD10N\_15	&	MEZZ3\_IO5	\\ \hline
A15	&	IO\_L10N\_T1\_AD11N\_15	&	MEZZ3\_IO9	\\ \hline
A16	&	VCCO\_15	&	P3V3F	\\ \hline
A17	&	IO\_L15N\_T2\_DQS\_ADV\_B\_15	&	HMC\_SPI\_SCLK	\\ \hline
A18	&	GND\_2	&	GND	\\ \hline
B1	&	MGTPTXN3\_216	&	RTM\_FPGA\_GTP\_Tx3C\_N	\\ \hline
B2	&	MGTPTXP3\_216	&	RTM\_FPGA\_GTP\_Tx3C\_P	\\ \hline
B3	&	GND\_7	&	GND	\\ \hline
B4	&	MGTAVCC	&	MGTAVCC	\\ \hline
B5	&	MGTREFCLK1N\_216	&	CDR\_CLK\_CLEAN1\_N	\\ \hline
B6	&	MGTREFCLK1P\_216	&	CDR\_CLK\_CLEAN1\_P	\\ \hline
B7	&	GND\_8	&	GND	\\ \hline
B8	&	GND\_9	&	GND	\\ \hline
B9	&	IO\_L3P\_T0\_DQS\_AD1P\_15	&	CAL\_ADC\_MCLK2	\\ \hline
B10	&	IO\_L5P\_T0\_AD9P\_15	&	CAL\_ADC\_SYNCn	\\ \hline
B11	&	IO\_L4N\_T0\_15	&	CAL\_ADC\_DIN	\\ \hline
B12	&	IO\_L7P\_T1\_AD2P\_15	&	MEZZ3\_IO2	\\ \hline
B13	&	VCCO\_15\_1	&	P3V3F	\\ \hline
B14	&	IO\_L10P\_T1\_AD11P\_15	&	MEZZ3\_IO8	\\ \hline
B15	&	IO\_L9N\_T1\_DQS\_AD3N\_15	&	MEZZ3\_IO7	\\ \hline
B16	&	IO\_L15P\_T2\_DQS\_15	&	HMC\_SPI\_SDATA	\\ \hline
B17	&	IO\_L16N\_T2\_A27\_15	&	USR\_UART\_N	\\ \hline
B18	&	GND\_6	&	GND	\\ \hline
C1	&	MGTAVTT\_1	&	MGTAVTT	\\ \hline
C2	&	GND\_11	&	GND	\\ \hline
C3	&	MGTPRXN2\_216	&	RTM\_FPGA\_GTP\_Rx2\_N	\\ \hline
C4	&	MGTPRXP2\_216	&	RTM\_FPGA\_GTP\_Rx2\_P	\\ \hline
C5	&	MGTAVCC\_1	&	MGTAVCC	\\ \hline
C6	&	GND\_12	&	GND	\\ \hline
C7	&	GND\_13	&	GND	\\ \hline
C8	&	IO\_L1N\_T0\_AD0N\_15	&	HMC830\_SPI\_SEN	\\ \hline
C9	&	IO\_L2N\_T0\_AD8N\_15	&	CAL\_ADC\_SCLK	\\ \hline
C10	&	VCCO\_15\_2	&	P3V3F	\\ \hline
C11	&	IO\_L4P\_T0\_15	&	CAL\_ADC\_DOUT	\\ \hline
C12	&	IO\_L6N\_T0\_VREF\_15	&	MEZZ3\_IO1	\\ \hline
C13	&	IO\_L11N\_T1\_SRCC\_15	&	MEZZ3\_IO11	\\ \hline
C14	&	IO\_L9P\_T1\_DQS\_AD3P\_15	&	MEZZ3\_IO6	\\ \hline
C15	&	GND\_10	&	GND	\\ \hline
C16	&	IO\_L16P\_T2\_A28\_15	&	USR\_UART\_P	\\ \hline
C17	&	IO\_L18P\_T2\_A24\_15	&	CLK\_MEZZ\_IO1	\\ \hline
C18	&	IO\_L18N\_T2\_A23\_15	&	CLK\_MEZZ\_IO2	\\ \hline
D1	&	MGTPTXN2\_216	&	RTM\_FPGA\_GTP\_Tx2C\_N	\\ \hline
D2	&	MGTPTXP2\_216	&	RTM\_FPGA\_GTP\_Tx2C\_P	\\ \hline
D3	&	GND\_15	&	GND	\\ \hline
D4	&	GND\_16	&	GND	\\ \hline
D5	&	MGTREFCLK0N\_216	&	RTM\_FPGA\_GTP\_CLKC\_P	\\ \hline
D6	&	MGTREFCLK0P\_216	&	RTM\_FPGA\_GTP\_CLKC\_N	\\ \hline
D7	&	GND\_17	&	GND	\\ \hline
D8	&	IO\_L1P\_T0\_AD0P\_15	&	HMC\_SPI\_GPIO	\\ \hline
D9	&	IO\_L2P\_T0\_AD8P\_15	&	HMC\_SPI\_SDO	\\ \hline
D10	&	IO\_0\_15	&	SI5324\_INT\_ALM	\\ \hline
D11	&	IO\_L6P\_T0\_15	&	MEZZ3\_IO0	\\ \hline
D12	&	GND\_14	&	GND	\\ \hline
D13	&	IO\_L11P\_T1\_SRCC\_15	&	MEZZ3\_IO10	\\ \hline
D14	&	IO\_L12N\_T1\_MRCC\_15	&	MEZZ3\_IO13	\\ \hline
D15	&	IO\_L13N\_T2\_MRCC\_15	&	MEZZ3\_IO14	\\ \hline
D16	&	IO\_L14N\_T2\_SRCC\_15	&	HMC7043\_SLEN	\\ \hline
D17	&	VCCO\_15\_3	&	P3V3F	\\ \hline
D18	&	IO\_L17N\_T2\_A25\_15	&	CLK\_MEZZ\_IO0	\\ \hline
E1	&	MGTAVTT\_2	&	MGTAVTT	\\ \hline
E2	&	GND\_18	&	GND	\\ \hline
E3	&	MGTPRXN0\_216	&	RTM\_FPGA\_GTP\_Rx0\_N	\\ \hline
E4	&	MGTPRXP0\_216	&	RTM\_FPGA\_GTP\_Rx0\_P	\\ \hline
E5	&	MGTAVCC\_2	&	MGTAVCC	\\ \hline
E6	&	GND\_19	&	GND	\\ \hline
E7	&	GND\_20	&	GND	\\ \hline
E8	&	CCLK\_0	&	FPGA\_CFG\_CCLK	\\ \hline
E9	&	GND\_21	&	GND	\\ \hline
E10	&	VCCO\_0	&	P3V3F	\\ \hline
E11	&	VCCBATT\_0	&	P1V8F	\\ \hline
E12	&	CFGBVS\_0	&	NC	\\ \hline
E13	&	IO\_L12P\_T1\_MRCC\_15	&	MEZZ3\_IO12	\\ \hline
E14	&	VCCO\_15\_4	&	P3V3F	\\ \hline
E15	&	IO\_L13P\_T2\_MRCC\_15	&	NC	\\ \hline
E16	&	IO\_L14P\_T2\_SRCC\_15	&	MEZZ3\_IO15	\\ \hline
E17	&	IO\_L17P\_T2\_A26\_15	&	SI5324\_RST	\\ \hline
E18	&	IO\_L24N\_T3\_RS0\_15	&	CLK\_MEZZ\_IO15	\\ \hline
F1	&	MGTPTXN1\_216	&	RTM\_FPGA\_GTP\_Tx1C\_N	\\ \hline
F2	&	MGTPTXP1\_216	&	RTM\_FPGA\_GTP\_Tx1C\_P	\\ \hline
F3	&	MGTAVTT\_3	&	MGTAVTT	\\ \hline
F4	&	GND\_24	&	GND	\\ \hline
F5	&	MGTAVCC\_3	&	MGTAVCC	\\ \hline
F6	&	GND\_25	&	GND	\\ \hline
F7	&	VCCINT	&	P1V0	\\ \hline
F8	&	TCK\_0	&	TCK	\\ \hline
F9	&	VCCINT\_1	&	P1V0	\\ \hline
F10	&	GND\_22	&	GND	\\ \hline
F11	&	VCCBRAM	&	VCCBRAM	\\ \hline
F12	&	DONE\_0	&	FPGA\_CFG\_DONE	\\ \hline
F13	&	M2\_0	&	NC	\\ \hline
F14	&	IO\_L22N\_T3\_A16\_15	&	CLK\_MEZZ\_IO10	\\ \hline
F15	&	IO\_L21N\_T3\_DQS\_A18\_15	&	CLK\_MEZZ\_IO8	\\ \hline
F16	&	GND\_23	&	GND	\\ \hline
F17	&	IO\_L24P\_T3\_RS1\_15	&	CLK\_MEZZ\_IO13	\\ \hline
F18	&	IO\_L19N\_T3\_A21\_VREF\_15	&	CLK\_MEZZ\_IO4	\\ \hline
G1	&	GND\_26	&	GND	\\ \hline
G2	&	MGTAVTT\_4	&	MGTAVTT	\\ \hline
G3	&	MGTPRXN3\_216	&	RTM\_FPGA\_GTP\_Rx3\_N	\\ \hline
G4	&	MGTPRXP3\_216	&	RTM\_FPGA\_GTP\_Rx3\_P	\\ \hline
G5	&	GND\_29	&	GND	\\ \hline
G6	&	GND\_30	&	GND	\\ \hline
G7	&	GND\_31	&	GND	\\ \hline
G8	&	VCCINT\_2	&	P1V0	\\ \hline
G9	&	GND\_32	&	GND	\\ \hline
G10	&	VCCBRAM\_1	&	VCCBRAM	\\ \hline
G11	&	GND\_27	&	GND	\\ \hline
G12	&	VCCAUX	&	VCCAUX	\\ \hline
G13	&	GND\_28	&	GND	\\ \hline
G14	&	IO\_L22P\_T3\_A17\_15	&	CLK\_MEZZ\_IO9	\\ \hline
G15	&	IO\_L21P\_T3\_DQS\_15	&	CLK\_MEZZ\_IO7	\\ \hline
G16	&	IO\_L20N\_T3\_A19\_15	&	CLK\_MEZZ\_IO6	\\ \hline
G17	&	IO\_L19P\_T3\_A22\_15	&	CLK\_MEZZ\_IO3	\\ \hline
G18	&	VCCO\_15\_5	&	P3V3F	\\ \hline
H1	&	MGTPTXN0\_216	&	RTM\_FPGA\_GTP\_Tx0C\_N	\\ \hline
H2	&	MGTPTXP0\_216	&	RTM\_FPGA\_GTP\_Tx0C\_P	\\ \hline
H3	&	GND\_35	&	GND	\\ \hline
H4	&	GND\_36	&	GND	\\ \hline
H5	&	GND\_37	&	GND	\\ \hline
H6	&	GND\_38	&	GND	\\ \hline
H7	&	VCCINT\_3	&	P1V0	\\ \hline
H8	&	GND\_39	&	GND	\\ \hline
H9	&	VCCINT\_4	&	P1V0	\\ \hline
H10	&	GND\_33	&	GND	\\ \hline
H11	&	VCCBRAM\_2	&	VCCBRAM	\\ \hline
H12	&	GND\_34	&	GND	\\ \hline
H13	&	VCCAUX\_1	&	VCCAUX	\\ \hline
H14	&	IO\_25\_15	&	CLK\_MEZZ\_IO14	\\ \hline
H15	&	VCCO\_15\_6	&	P3V3F	\\ \hline
H16	&	IO\_L20P\_T3\_A20\_15	&	CLK\_MEZZ\_IO5	\\ \hline
H17	&	IO\_L23P\_T3\_FOE\_B\_15	&	CLK\_MEZZ\_IO11	\\ \hline
H18	&	IO\_L23N\_T3\_FWE\_B\_15	&	CLK\_MEZZ\_IO12	\\ \hline
J1	&	GND\_40	&	GND	\\ \hline
J2	&	GND\_44	&	GND	\\ \hline
J3	&	GND\_45	&	GND	\\ \hline
J4	&	IO\_L2N\_T0\_34	&	MEZZ4\_IO2	\\ \hline
J5	&	IO\_L2P\_T0\_34	&	MEZZ4\_IO1	\\ \hline
J6	&	IO\_0\_34	&	RTM\_FPGA\_SCL	\\ \hline
J7	&	GND\_46	&	GND	\\ \hline
J8	&	VCCINT\_6	&	P1V0	\\ \hline
J9	&	GNDADC\_0	&	NC	\\ \hline
J10	&	VCCADC\_0	&	NC	\\ \hline
J11	&	GND\_41	&	GND	\\ \hline
J12	&	VCCINT\_5	&	P1V0	\\ \hline
J13	&	GND\_42	&	GND	\\ \hline
J14	&	IO\_L5P\_T0\_D06\_14	&	REF\_CLK\_SRC\_SEL\_1V8	\\ \hline
J15	&	IO\_L2P\_T0\_D02\_14	&	DAC2\_SPI\_SDIO	\\ \hline
J16	&	IO\_L2N\_T0\_D03\_14	&	DAC2\_SPI\_SDO	\\ \hline
J17	&	GND\_43	&	GND	\\ \hline
J18	&	IO\_L3P\_T0\_DQS\_PUDC\_B\_14	&	DAC2\_SPI\_SCLK	\\ \hline
K1	&	IO\_L3N\_T0\_DQS\_34	&	MEZZ4\_IO4	\\ \hline
K2	&	IO\_L3P\_T0\_DQS\_34	&	MEZZ4\_IO3	\\ \hline
K3	&	IO\_L4P\_T0\_34	&	MEZZ4\_IO5	\\ \hline
K4	&	GND\_49	&	GND	\\ \hline
K5	&	IO\_L1N\_T0\_34	&	MEZZ4\_IO0	\\ \hline
K6	&	IO\_L1P\_T0\_34	&	RTM\_FPGA\_SDA	\\ \hline
K7	&	VCCINT\_8	&	P1V0	\\ \hline
K8	&	GND\_50	&	GND	\\ \hline
K9	&	VREFN\_0	&	NC	\\ \hline
K10	&	VP\_0	&	NC	\\ \hline
K11	&	VCCINT\_7	&	P1V0	\\ \hline
K12	&	GND\_47	&	GND	\\ \hline
K13	&	VCCAUX\_2	&	VCCAUX	\\ \hline
K14	&	GND\_48	&	GND	\\ \hline
K15	&	IO\_L5N\_T0\_D07\_14	&	NC	\\ \hline
K16	&	IO\_L1P\_T0\_D00\_MOSI\_14	&	NC	\\ \hline
K17	&	IO\_L4P\_T0\_D04\_14	&	DAC2\_IRQn	\\ \hline
K18	&	IO\_L3N\_T0\_DQS\_EMCCLK\_14	&	DAC2\_SPI\_CSn	\\ \hline
L1	&	GND\_51	&	GND	\\ \hline
L2	&	IO\_L4N\_T0\_34	&	MEZZ4\_IO6	\\ \hline
L3	&	IO\_L5N\_T0\_34	&	MEZZ4\_IO8	\\ \hline
L4	&	IO\_L5P\_T0\_34	&	MEZZ4\_IO7	\\ \hline
L5	&	IO\_L6P\_T0\_34	&	MEZZ4\_IO9	\\ \hline
L6	&	VCCO\_34	&	P3V3F	\\ \hline
L7	&	GND\_54	&	GND	\\ \hline
L8	&	VCCINT\_10	&	P1V0	\\ \hline
L9	&	VN\_0	&	NC	\\ \hline
L10	&	VREFP\_0	&	NC	\\ \hline
L11	&	GND\_52	&	GND	\\ \hline
L12	&	VCCINT\_9	&	P1V0	\\ \hline
L13	&	GND\_53	&	GND	\\ \hline
L14	&	IO\_0\_14	&	DAC2\_TXEN1	\\ \hline
L15	&	IO\_L6P\_T0\_FCS\_B\_14	&	DIO7	\\ \hline
L16	&	VCCO\_14	&	P1V8F	\\ \hline
L17	&	IO\_L1N\_T0\_D01\_DIN\_14	&	DAC2\_TXEN0	\\ \hline
L18	&	IO\_L4N\_T0\_D05\_14	&	REF\_LO\_CLK\_SEL\_1V8	\\ \hline
M1	&	IO\_L7N\_T1\_34	&	MEZZ4\_IO12	\\ \hline
M2	&	IO\_L7P\_T1\_34	&	MEZZ4\_IO11	\\ \hline
M3	&	VCCO\_34\_1	&	P3V3F	\\ \hline
M4	&	IO\_L10P\_T1\_34	&	MEZZ1\_IO1	\\ \hline
M5	&	IO\_L6N\_T0\_VREF\_34	&	MEZZ4\_IO10	\\ \hline
M6	&	IO\_L8P\_T1\_34	&	MEZZ4\_IO13	\\ \hline
M7	&	VCCINT\_12	&	P1V0	\\ \hline
M8	&	GND\_57	&	GND	\\ \hline
M9	&	DXN\_0	&	FPGA\_DXN	\\ \hline
M10	&	DXP\_0	&	FPGA\_DXP	\\ \hline
M11	&	VCCINT\_11	&	P1V0	\\ \hline
M12	&	GND\_55	&	GND	\\ \hline
M13	&	VCCAUX\_3	&	VCCAUX	\\ \hline
M14	&	IO\_L8P\_T1\_D11\_14	&	DIO5	\\ \hline
M15	&	IO\_L6N\_T0\_D08\_VREF\_14	&	DIO6	\\ \hline
M16	&	IO\_L7P\_T1\_D09\_14	&	REC\_CLOCK\_P\_1	\\ \hline
M17	&	IO\_L7N\_T1\_D10\_14	&	REC\_CLOCK\_N\_1	\\ \hline
M18	&	GND\_56	&	GND	\\ \hline
N1	&	IO\_L9P\_T1\_DQS\_34	&	MEZZ4\_IO15	\\ \hline
N2	&	IO\_L11N\_T1\_SRCC\_34	&	MEZZ1\_IO4	\\ \hline
N3	&	IO\_L11P\_T1\_SRCC\_34	&	MEZZ1\_IO3	\\ \hline
N4	&	IO\_L10N\_T1\_34	&	MEZZ1\_IO2	\\ \hline
N5	&	GND\_61	&	GND	\\ \hline
N6	&	IO\_L8N\_T1\_34	&	MEZZ4\_IO14	\\ \hline
N7	&	GND\_62	&	GND	\\ \hline
N8	&	VCCINT\_15	&	P1V0	\\ \hline
N9	&	GND\_63	&	GND	\\ \hline
N10	&	VCCINT\_13	&	P1V0	\\ \hline
N11	&	GND\_58	&	GND	\\ \hline
N12	&	VCCINT\_14	&	P1V0	\\ \hline
N13	&	GND\_59	&	GND	\\ \hline
N14	&	IO\_L8N\_T1\_D12\_14	&	DIO4	\\ \hline
N15	&	GND\_60	&	GND	\\ \hline
N16	&	IO\_L9P\_T1\_DQS\_14	&	DIO3	\\ \hline
N17	&	IO\_L9N\_T1\_DQS\_D13\_14	&	DIO2	\\ \hline
N18	&	IO\_L10P\_T1\_D14\_14	&	DIO1	\\ \hline
P1	&	IO\_L9N\_T1\_DQS\_34	&	MEZZ1\_IO0	\\ \hline
P2	&	GND\_65	&	GND	\\ \hline
P3	&	IO\_L12N\_T1\_MRCC\_34	&	MEZZ1\_IO6	\\ \hline
P4	&	IO\_L12P\_T1\_MRCC\_34	&	MEZZ1\_IO5	\\ \hline
P5	&	IO\_L19N\_T3\_VREF\_34	&	MEZZ2\_IO4	\\ \hline
P6	&	IO\_L19P\_T3\_34	&	MEZZ2\_IO3	\\ \hline
P7	&	VCCO\_34\_2	&	P3V3F	\\ \hline
P8	&	GND\_66	&	GND	\\ \hline
P9	&	VCCINT\_17	&	P1V0	\\ \hline
P10	&	PROGRAM\_B\_0	&	FPGA\_CFG\_PROGRAM\_B	\\ \hline
P11	&	VCCINT\_16	&	P1V0	\\ \hline
P12	&	GND\_64	&	GND	\\ \hline
P13	&	VCCAUX\_4	&	VCCAUX	\\ \hline
P14	&	IO\_L12P\_T1\_MRCC\_14	&	RTM\_MASTER\_AUX\_CLK\_P	\\ \hline
P15	&	IO\_L11P\_T1\_SRCC\_14	&	REF\_CLK\_SRC\_EXT\_SEL\_1V8	\\ \hline
P16	&	IO\_L11N\_T1\_SRCC\_14	&	DAC\_CLK\_SRC\_SEL\_1V8	\\ \hline
P17	&	VCCO\_14\_1	&	P1V8F	\\ \hline
P18	&	IO\_L10N\_T1\_D15\_14	&	DIO0	\\ \hline
R1	&	IO\_L13N\_T2\_MRCC\_34	&	MEZZ1\_IO8	\\ \hline
R2	&	IO\_L13P\_T2\_MRCC\_34	&	MEZZ1\_IO7	\\ \hline
R3	&	IO\_L14P\_T2\_SRCC\_34	&	MEZZ1\_IO9	\\ \hline
R4	&	VCCO\_34\_3	&	P3V3F	\\ \hline
R5	&	IO\_L21P\_T3\_DQS\_34	&	MEZZ2\_IO7	\\ \hline
R6	&	IO\_25\_34	&	MEZZ2\_IO15	\\ \hline
R7	&	IO\_L22P\_T3\_34	&	MEZZ2\_IO9	\\ \hline
R8	&	TMS\_0	&	TMS	\\ \hline
R9	&	GND\_67	&	GND	\\ \hline
R10	&	VCCO\_0\_1	&	P3V3F	\\ \hline
R11	&	M1\_0	&	NC	\\ \hline
R12	&	M0\_0	&	NC	\\ \hline
R13	&	IO\_L19P\_T3\_A10\_D26\_14	&	DAC1\_SPI\_SDO	\\ \hline
R14	&	VCCO\_14\_2	&	P1V8F	\\ \hline
R15	&	IO\_L12N\_T1\_MRCC\_14	&	RTM\_MASTER\_AUX\_CLK\_N	\\ \hline
R16	&	IO\_L14P\_T2\_SRCC\_14	&	RTM\_FPGA\_LVDS1\_P	\\ \hline
R17	&	IO\_L14N\_T2\_SRCC\_14	&	RTM\_FPGA\_LVDS1\_N	\\ \hline
R18	&	IO\_L15P\_T2\_DQS\_RDWR\_B\_14	&	RTM\_FPGA\_USR\_IO\_P	\\ \hline
T1	&	VCCO\_34\_4	&	P3V3F	\\ \hline
T2	&	IO\_L14N\_T2\_SRCC\_34	&	MEZZ1\_IO10	\\ \hline
T3	&	IO\_L17N\_T2\_34	&	MEZZ2\_IO0	\\ \hline
T4	&	IO\_L17P\_T2\_34	&	MEZZ1\_IO15	\\ \hline
T5	&	IO\_L21N\_T3\_DQS\_34	&	MEZZ2\_IO8	\\ \hline
T6	&	GND\_69	&	GND	\\ \hline
T7	&	IO\_L22N\_T3\_34	&	MEZZ2\_IO10	\\ \hline
T8	&	TDO\_0	&	TDO	\\ \hline
T9	&	TDI\_0	&	TDI	\\ \hline
T10	&	INIT\_B\_0	&	FPGA\_CFG\_INIT\_B	\\ \hline
T11	&	VCCO\_14\_3	&	P1V8F	\\ \hline
T12	&	IO\_L22P\_T3\_A05\_D21\_14	&	ADC2\_CSB	\\ \hline
T13	&	IO\_L19N\_T3\_A09\_D25\_VREF\_14	&	DAC1\_SPI\_SCLK	\\ \hline
T14	&	IO\_L13P\_T2\_MRCC\_14	&	CDR\_CLK\_CLEAN2\_P	\\ \hline
T15	&	IO\_L13N\_T2\_MRCC\_14	&	CDR\_CLK\_CLEAN2\_N	\\ \hline
T16	&	GND\_68	&	GND	\\ \hline
T17	&	IO\_L16P\_T2\_CSI\_B\_14	&	RTM\_FPGA\_LVDS2\_P	\\ \hline
T18	&	IO\_L15N\_T2\_DQS\_DOUT\_CSO\_B\_14	&	RTM\_FPGA\_USR\_IO\_N	\\ \hline
U1	&	IO\_L15N\_T2\_DQS\_34	&	MEZZ1\_IO12	\\ \hline
U2	&	IO\_L15P\_T2\_DQS\_34	&	MEZZ1\_IO11	\\ \hline
U3	&	GND\_71	&	GND	\\ \hline
U4	&	IO\_L18P\_T2\_34	&	MEZZ2\_IO1	\\ \hline
U5	&	IO\_L20N\_T3\_34	&	MEZZ2\_IO6	\\ \hline
U6	&	IO\_L20P\_T3\_34	&	MEZZ2\_IO5	\\ \hline
U7	&	IO\_L23P\_T3\_34	&	MEZZ2\_IO11	\\ \hline
U8	&	VCCO\_14\_5	&	P1V8F	\\ \hline
U9	&	IO\_L24P\_T3\_A01\_D17\_14	&	ADC1\_CSB	\\ \hline
U10	&	IO\_25\_14	&	ADC1\_SDIO	\\ \hline
U11	&	IO\_L23P\_T3\_A03\_D19\_14	&	ADC1\_SYNC	\\ \hline
U12	&	IO\_L22N\_T3\_A04\_D20\_14	&	ADC2\_SDIO	\\ \hline
U13	&	GND\_70	&	GND	\\ \hline
U14	&	IO\_L20P\_T3\_A08\_D24\_14	&	DAC1\_SPI\_CSn	\\ \hline
U15	&	IO\_L17P\_T2\_A14\_D30\_14	&	DAC2\_RESETn	\\ \hline
U16	&	IO\_L17N\_T2\_A13\_D29\_14	&	DAC1\_TXEN1	\\ \hline
U17	&	IO\_L16N\_T2\_A15\_D31\_14	&	RTM\_FPGA\_LVDS2\_N	\\ \hline
U18	&	VCCO\_14\_4	&	P1V8F	\\ \hline
V1	&	GND\_72	&	GND	\\ \hline
V2	&	IO\_L16N\_T2\_34	&	MEZZ1\_IO14	\\ \hline
V3	&	IO\_L16P\_T2\_34	&	MEZZ1\_IO13	\\ \hline
V4	&	IO\_L18N\_T2\_34	&	MEZZ2\_IO2	\\ \hline
V5	&	VCCO\_34\_5	&	P3V3F	\\ \hline
V6	&	IO\_L23N\_T3\_34	&	MEZZ2\_IO12	\\ \hline
V7	&	IO\_L24N\_T3\_34	&	MEZZ2\_IO14	\\ \hline
V8	&	IO\_L24P\_T3\_34	&	MEZZ2\_IO13	\\ \hline
V9	&	IO\_L24N\_T3\_A00\_D16\_14	&	ADC2\_PDWN	\\ \hline
V10	&	GND\_73	&	GND	\\ \hline
V11	&	IO\_L23N\_T3\_A02\_D18\_14	&	ADC1\_SCLK	\\ \hline
V12	&	IO\_L21P\_T3\_DQS\_14	&	ADC2\_SYNC	\\ \hline
V13	&	IO\_L21N\_T3\_DQS\_A06\_D22\_14	&	ADC2\_SCLK	\\ \hline
V14	&	IO\_L20N\_T3\_A07\_D23\_14	&	DAC1\_IRQn	\\ \hline
V15	&	VCCO\_14\_6	&	P1V8F	\\ \hline
V16	&	IO\_L18P\_T2\_A12\_D28\_14	&	DAC1\_TXEN0	\\ \hline
V17	&	IO\_L18N\_T2\_A11\_D27\_14	&	DAC1\_SPI\_SDIO	\\ \hline
V18	&	GND\_74	&	GND	\\ \hline


		
\end{longtable}
\end{footnotesize}