// Seed: 2078713268
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wand id_7,
    output wire id_8,
    input supply1 id_9,
    input wand id_10,
    output uwire id_11,
    input tri1 id_12,
    output tri1 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input tri id_17,
    input tri1 id_18,
    input wor id_19,
    input tri0 id_20,
    input uwire id_21
);
  if (1) begin
    always @(~1 or posedge 1'd0) begin
      $display;
    end
  end else assign id_11 = 1;
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input supply0 id_6
);
  module_0(
      id_0,
      id_5,
      id_6,
      id_2,
      id_5,
      id_3,
      id_5,
      id_4,
      id_0,
      id_5,
      id_3,
      id_0,
      id_6,
      id_0,
      id_2,
      id_6,
      id_2,
      id_3,
      id_2,
      id_6,
      id_3,
      id_3
  );
  final begin
    id_1 <= 1;
  end
endmodule
