

================================================================
== Vitis HLS Report for 'fft_config1_s'
================================================================
* Date:           Fri Jan  9 19:34:47 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3195|     3195|  31.950 us|  31.950 us|  3196|  3196|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+
        |                      |                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+
        |fft_syn_config1_6_U0  |fft_syn_config1_6  |     3195|     3195|  31.950 us|  31.950 us|  3195|  3195|       no|
        +----------------------+-------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        3|   12|    9883|    7835|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|       -|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        3|   12|    9883|    7835|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    1|       2|       3|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+----+------+------+-----+
    |fft_syn_config1_6_U0  |fft_syn_config1_6  |        3|  12|  9883|  7835|    0|
    +----------------------+-------------------+---------+----+------+------+-----+
    |Total                 |                   |        3|  12|  9883|  7835|    0|
    +----------------------+-------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|ch3_in_dout     |   in|   32|       ap_fifo|        ch3_in|       pointer|
|ch3_in_empty_n  |   in|    1|       ap_fifo|        ch3_in|       pointer|
|ch3_in_read     |  out|    1|       ap_fifo|        ch3_in|       pointer|
|ch3_out_din     |  out|   32|       ap_fifo|       ch3_out|       pointer|
|ch3_out_full_n  |   in|    1|       ap_fifo|       ch3_out|       pointer|
|ch3_out_write   |  out|    1|       ap_fifo|       ch3_out|       pointer|
|stat3_s_din     |  out|    8|       ap_fifo|       stat3_s|       pointer|
|stat3_s_full_n  |   in|    1|       ap_fifo|       stat3_s|       pointer|
|stat3_s_write   |  out|    1|       ap_fifo|       stat3_s|       pointer|
|cfg3_s_dout     |   in|   16|       ap_fifo|        cfg3_s|       pointer|
|cfg3_s_empty_n  |   in|    1|       ap_fifo|        cfg3_s|       pointer|
|cfg3_s_read     |  out|    1|       ap_fifo|        cfg3_s|       pointer|
|ap_clk          |   in|    1|  ap_ctrl_none|  fft<config1>|  return value|
|ap_rst          |   in|    1|  ap_ctrl_none|  fft<config1>|  return value|
|ap_ready        |  out|    1|  ap_ctrl_none|  fft<config1>|  return value|
+----------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 3 [2/2] (7.30ns)   --->   "%call_ln706 = call void @fft_syn<config1>.6, i32 %ch3_in, i32 %ch3_out, i8 %stat3_s, i16 %cfg3_s" [/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:706]   --->   Operation 3 'call' 'call_ln706' <Predicate = true> <Delay = 7.30> <CoreInst = "Vivado_FFT">   --->   Core 117 'Vivado_FFT' <Latency = 3195> <II = 1> <Delay = 2.00> <IPBlock> <Opcode : > <InPorts = 2> <OutPorts = 1> <Async> <CReg>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln703 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_1" [/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:703]   --->   Operation 4 'specdataflowpipeline' 'specdataflowpipeline_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stat3_s, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cfg3_s, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch3_out, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ch3_in, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln703 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:703]   --->   Operation 9 'specinterface' 'specinterface_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (7.30ns)   --->   "%call_ln706 = call void @fft_syn<config1>.6, i32 %ch3_in, i32 %ch3_out, i8 %stat3_s, i16 %cfg3_s" [/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:706]   --->   Operation 10 'call' 'call_ln706' <Predicate = true> <Delay = 7.30> <CoreInst = "Vivado_FFT">   --->   Core 117 'Vivado_FFT' <Latency = 3195> <II = 1> <Delay = 2.00> <IPBlock> <Opcode : > <InPorts = 2> <OutPorts = 1> <Async> <CReg>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln723 = ret" [/tools/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_fft_x_complex.h:723]   --->   Operation 11 'ret' 'ret_ln723' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ ch3_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ch3_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stat3_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cfg3_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specdataflowpipeline_ln703 (specdataflowpipeline) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln0          (specinterface       ) [ 000]
specinterface_ln703        (specinterface       ) [ 000]
call_ln706                 (call                ) [ 000]
ret_ln723                  (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ch3_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch3_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ch3_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch3_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stat3_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat3_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cfg3_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cfg3_s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_syn<config1>.6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="grp_fft_syn_config1_6_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="0" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="0" index="2" bw="32" slack="0"/>
<pin id="30" dir="0" index="3" bw="8" slack="0"/>
<pin id="31" dir="0" index="4" bw="16" slack="0"/>
<pin id="32" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln706/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="34"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="26" pin=2"/></net>

<net id="36"><net_src comp="4" pin="0"/><net_sink comp="26" pin=3"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="26" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_fft_syn_config1_6_fu_26 |    3    |    12   |   9883  |   7835  |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    3    |    12   |   9883  |   7835  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   12   |  9883  |  7835  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   12   |  9883  |  7835  |
+-----------+--------+--------+--------+--------+
