Tor M. Aamodt and Wilson W. L. Fung. 2013. GPGPU-Sim 3.x Manual. Retrieved February 1, 2015, from http://gpgpu-sim.org/manual/index.php/GPGPU-Sim&lowbar;3.x&lowbar;Manual.
Ali Bakhoda, George L. Yuan, Wilson W. L. Fung, Henry Wong, and Tor M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS’09). IEEE, Los Alamitos, CA, 163--174. DOI:http://dx.doi.org/10.1109/ISPASS.2009.4919648
Nathan Brookwood. 2010. AMD Fusion Family of APUs: Enabling a Superior, Immersive PC Experience. Retrieved February 1, 2015, from http://www.amd.com/Documents/48423_fusion_whitepaper_WEB.pdf.
Martin Burtscher , Rupesh Nasre , Keshav Pingali, A quantitative study of irregular programs on GPUs, Proceedings of the 2012 IEEE International Symposium on Workload Characterization (IISWC), p.141-151, November 04-06, 2012[doi>10.1109/IISWC.2012.6402918]
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Thomas H. Dunigan Jr. , Jeffrey S. Vetter , James B. White III , Patrick H. Worley, Performance Evaluation of the Cray X1 Distributed Shared-Memory Architecture, IEEE Micro, v.25 n.1, p.30-40, January 2005[doi>10.1109/MM.2005.20]
Wilson W.  L. Fung , Tor M. Aamodt, Thread block compaction for efficient SIMT control flow, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.25-36, February 12-16, 2011
Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.407-420, December 01-05, 2007[doi>10.1109/MICRO.2007.12]
Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.2, p.1-37, June 2009[doi>10.1145/1543753.1543756]
Mark Gebhart , Daniel R. Johnson , David Tarjan , Stephen W. Keckler , William J. Dally , Erik Lindholm , Kevin Skadron, Energy-efficient mechanisms for managing thread context in throughput processors, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000093]
Nilanjan Goswami , Bingyi Cao , Tao Li, Power-performance co-optimization of throughput core architecture using resistive memory, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.342-353, February 23-27, 2013[doi>10.1109/HPCA.2013.6522331]
Sunpyo Hong , Hyesoon Kim, An integrated GPU power and performance model, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815998]
Engin Ipek , Meyrem Kirman , Nevin Kirman , Jose F. Martinez, Core fusion: accommodating software diversity in chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250686]
Naifeng Jing , Yao Shen , Yao Lu , Shrikanth Ganapathy , Zhigang Mao , Minyi Guo , Ramon Canal , Xiaoyao Liang, An energy-efficient and scalable eDRAM-based register file architecture for GPGPU, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485952]
Changkyu Kim , Simha Sethumadhavan , M. S. Govindan , Nitya Ranganathan , Divya Gulati , Doug Burger , Stephen W. Keckler, Composable Lightweight Processors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.381-394, December 01-05, 2007[doi>10.1109/MICRO.2007.10]
Ahmad Khonsari, Dynamic warp resizing: Analysis and benefits in high-performance SIMT, Proceedings of the 2012 IEEE 30th International Conference on Computer Design (ICCD 2012), p.502-503, September 30-October 03, 2012[doi>10.1109/ICCD.2012.6378694]
Ahmad Lashgar , Amirali Baniasadi , Ahmad Khonsari, Inter-warp instruction temporal locality in deep-multithreaded GPUs, Proceedings of the 26th international conference on Architecture of Computing Systems, p.134-146, February 19-22, 2013, Prague, Czech Republic[doi>10.1007/978-3-642-36424-2_12]
Jingwen Leng , Tayler Hetherington , Ahmed ElTantawy , Syed Gilani , Nam Sung Kim , Tor M. Aamodt , Vijay Janapa Reddi, GPUWattch: enabling energy optimizations in GPGPUs, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485964]
Jiayuan Meng , Jeremy W. Sheaffer , Kevin Skadron, Robust SIMD: Dynamically Adapted SIMD Width and Multi-Threading Depth, Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, p.107-118, May 21-25, 2012[doi>10.1109/IPDPS.2012.20]
Jiayuan Meng , David Tarjan , Kevin Skadron, Dynamic warp subdivision for integrated branch and memory divergence tolerance, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815992]
Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P. Jouppi. 2009. CACTI 6.0: A Tool to Model Large Caches. Retrieved February 1, 2015, from http://www.hpl.hp.com/techreports/2009/HPL-2009-85.pdf
Veynu Narasiman , Michael Shebanow , Chang Joo Lee , Rustam Miftakhutdinov , Onur Mutlu , Yale N. Patt, Improving GPU performance via large warps and two-level warp scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155656]
NVIDIA Corporation. 2009. NVIDIA’s Next Generation CUDA Compute Architecture: Fermi. Retrieved February 1, 2015, from http://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf.
NVIDIA Corporation. 2012a. NVIDIA CUDA Toolkit 4.1—Archive. Retrieved February 1, 2015, from https://developer.nvidia.com/cuda-toolkit-41-archive
NVIDIA Corporation. 2012b. NVIDIA’s Next Generation CUDA Compute Architecture: Kepler GK110. Retrieved February 1, 2015, from http://www.nvidia.com/content/PDF/kepler/NVIDIA-Kepler-GK110-Architecture-Whitepaper.pdf.
Minsoo Rhu , Mattan Erez, CAPRI: prediction of compaction-adequacy for handling control-divergence in GPGPU architectures, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Minsoo Rhu , Mattan Erez, The dual-path execution model for efficient GPU control flow, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.591-602, February 23-27, 2013[doi>10.1109/HPCA.2013.6522352]
Minsoo Rhu , Mattan Erez, Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485953]
Timothy G. Rogers , Mike O'Connor , Tor M. Aamodt, Cache-Conscious Wavefront Scheduling, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.72-83, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.16]
Tarinder Sandhu. 2010. NVIDIA’s GeForce GTX 480 Finally Unleashed. Reviewed and Rated. Retrieved February 1, 2015 from http://hexus.net/tech/reviews/graphics/24000-nvidias-geforce-gtx-480-finally-unleashed-reviewed-rated/&quest;page=2.
John A. Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, Li-Wen Chang, Nasser Anssari, Geng Daniel Liu, and Wen Mei W. Hwu. 2012. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. IMPACT Technical Report, IMPACT-12-01, University of Illinois Urbana-Champaign, Champaign, IL.
David Tarjan , Michael Boyer , Kevin Skadron, Federation: repurposing scalar cores for out-of-order instruction issue, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391666]
Theo Valich. 2010. NVIDIA “Fermi” GeForce Die Sizes Exposed. Retrieved February 1, 2015, from http://www.brightsideofnews.com/news/2010/8/9/nvidia-fermi-geforce-die-sizes-exposed.aspx.
Wing-kei S. Yu , Ruirui Huang , Sarah Q. Xu , Sung-En Wang , Edwin Kan , G. Edward Suh, SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000094]
Tao Zhang and Xiaoyao Liang. 2014. Dynamic front-end sharing in graphics processing units. In Proceedings of the 32nd IEEE International Conference on Computer Design (ICCD’14). IEEE, Los Alamitos, CA, 286--291. DOI:http://dx.doi.org/10.1109/ICCD.2014.6974695
Ying Zhang , Yue Hu , Bin Li , Lu Peng, Performance and Power Analysis of ATI GPU: A Statistical Approach, Proceedings of the 2011 IEEE Sixth International Conference on Networking, Architecture, and Storage, p.149-158, July 28-30, 2011[doi>10.1109/NAS.2011.51]
Hongtao Zhong , Steven A. Lieberman , Scott A. Mahlke, Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.25-36, February 10-14, 2007[doi>10.1109/HPCA.2007.346182]
