<stg><name>decode_block.1</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln751" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="10" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="0"/>
</and_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln751" val="1"/>
</and_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="14" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %QuantBuff = alloca i64 1

]]></Node>
<StgValue><ssdm name="QuantBuff"/><MemPortTyVec>2 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7">
<![CDATA[
entry:2 %p_jinfo_dc_dhuff_tbl_ml_0_load = load i7 %p_jinfo_dc_dhuff_tbl_ml_0

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_ml_0_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11" op_9_bw="8">
<![CDATA[
entry:3 %s = call i8 @DecodeHuffman.1, i7 %p_jinfo_dc_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11" op_9_bw="8">
<![CDATA[
entry:3 %s = call i8 @DecodeHuffman.1, i7 %p_jinfo_dc_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="8">
<![CDATA[
entry:4 %trunc_ln708 = trunc i8 %s

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %icmp_ln720 = icmp_eq  i8 %s, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln720"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:0 %out_buf_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_buf

]]></Node>
<StgValue><ssdm name="out_buf_read"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:6 %br_ln720 = br i1 %icmp_ln720, void %if.then.i_ifconv, void %VITIS_LOOP_736_1.i

]]></Node>
<StgValue><ssdm name="br_ln720"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then.i_ifconv:0 %diff = call i32 @buf_getv, i8 %s, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then.i_ifconv:1 %s_1 = add i5 %trunc_ln708, i5 31

]]></Node>
<StgValue><ssdm name="s_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="5">
<![CDATA[
if.then.i_ifconv:2 %zext_ln723 = zext i5 %s_1

]]></Node>
<StgValue><ssdm name="zext_ln723"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i_ifconv:3 %bit_set_mask_addr = getelementptr i32 %bit_set_mask, i64 0, i64 %zext_ln723

]]></Node>
<StgValue><ssdm name="bit_set_mask_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
if.then.i_ifconv:4 %bit_set_mask_load = load i5 %bit_set_mask_addr

]]></Node>
<StgValue><ssdm name="bit_set_mask_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i_ifconv:7 %extend_mask_addr = getelementptr i21 %extend_mask, i64 0, i64 %zext_ln723

]]></Node>
<StgValue><ssdm name="extend_mask_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="5">
<![CDATA[
if.then.i_ifconv:8 %extend_mask_load = load i5 %extend_mask_addr

]]></Node>
<StgValue><ssdm name="extend_mask_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i_ifconv:13 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %out_buf_read, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
if.then.i_ifconv:14 %zext_ln728 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln728"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i_ifconv:15 %HuffBuff_addr = getelementptr i32 %HuffBuff, i64 0, i64 %zext_ln728

]]></Node>
<StgValue><ssdm name="HuffBuff_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="8">
<![CDATA[
if.then.i_ifconv:16 %HuffBuff_load = load i8 %HuffBuff_addr

]]></Node>
<StgValue><ssdm name="HuffBuff_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
if.then.i_ifconv:0 %diff = call i32 @buf_getv, i8 %s, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="5">
<![CDATA[
if.then.i_ifconv:4 %bit_set_mask_load = load i5 %bit_set_mask_addr

]]></Node>
<StgValue><ssdm name="bit_set_mask_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="21" op_0_bw="5">
<![CDATA[
if.then.i_ifconv:8 %extend_mask_load = load i5 %extend_mask_addr

]]></Node>
<StgValue><ssdm name="extend_mask_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="8">
<![CDATA[
if.then.i_ifconv:16 %HuffBuff_load = load i8 %HuffBuff_addr

]]></Node>
<StgValue><ssdm name="HuffBuff_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:5 %and_ln723 = and i32 %bit_set_mask_load, i32 %diff

]]></Node>
<StgValue><ssdm name="and_ln723"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:6 %icmp_ln723 = icmp_eq  i32 %and_ln723, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln723"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="21">
<![CDATA[
if.then.i_ifconv:9 %sext_ln724 = sext i21 %extend_mask_load

]]></Node>
<StgValue><ssdm name="sext_ln724"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:10 %diff_1 = or i32 %sext_ln724, i32 %diff

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:11 %diff_2 = add i32 %diff_1, i32 1

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then.i_ifconv:12 %diff_3 = select i1 %icmp_ln723, i32 %diff_2, i32 %diff

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i_ifconv:17 %diff_4 = add i32 %HuffBuff_load, i32 %diff_3

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then.i_ifconv:18 %store_ln729 = store i32 %diff_4, i8 %HuffBuff_addr

]]></Node>
<StgValue><ssdm name="store_ln729"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln720" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
if.then.i_ifconv:19 %br_ln730 = br void %VITIS_LOOP_736_1.i

]]></Node>
<StgValue><ssdm name="br_ln730"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_736_1.i:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_736_1.i:2 %store_ln708 = store i32 1, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="58" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_736_1.i:1 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_736_1, i10 %out_buf_read, i32 %HuffBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_736_1.i:1 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_736_1, i10 %out_buf_read, i32 %HuffBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_736_1.i:3 %br_ln740 = br void %for.cond24.i

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond24.i:0 %k_4 = load i32 %k

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond24.i:1 %tmp_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %k_4, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.cond24.i:2 %icmp_ln740 = icmp_slt  i26 %tmp_5, i26 1

]]></Node>
<StgValue><ssdm name="icmp_ln740"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond24.i:3 %br_ln740 = br i1 %icmp_ln740, void %DecodeHuffMCU.exit, void %for.body26.i

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7">
<![CDATA[
for.body26.i:1 %p_jinfo_ac_dhuff_tbl_ml_0_load = load i7 %p_jinfo_ac_dhuff_tbl_ml_0

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_ml_0_load"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11" op_9_bw="8" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.body26.i:2 %r = call i8 @DecodeHuffman.2, i7 %p_jinfo_ac_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11" op_9_bw="8" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.body26.i:2 %r = call i8 @DecodeHuffman.2, i7 %p_jinfo_ac_dhuff_tbl_ml_0_load, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="8">
<![CDATA[
for.body26.i:3 %s_2 = trunc i8 %r

]]></Node>
<StgValue><ssdm name="s_2"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body26.i:5 %n = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %r, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body26.i:0 %specloopname_ln740 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln740"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4">
<![CDATA[
for.body26.i:4 %zext_ln708 = zext i4 %s_2

]]></Node>
<StgValue><ssdm name="zext_ln708"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
for.body26.i:6 %zext_ln708_2 = zext i4 %n

]]></Node>
<StgValue><ssdm name="zext_ln708_2"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body26.i:7 %icmp_ln750 = icmp_eq  i4 %s_2, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln750"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body26.i:8 %br_ln750 = br i1 %icmp_ln750, void %if.then45.i, void %if.else.i

]]></Node>
<StgValue><ssdm name="br_ln750"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then45.i:0 %k_5 = add i32 %zext_ln708_2, i32 %k_4

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then45.i:1 %tmp_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %k_5, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.then45.i:2 %icmp_ln751 = icmp_sgt  i26 %tmp_6, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln751"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then45.i:3 %br_ln751 = br i1 %icmp_ln751, void %if.end49.i, void %DecodeHuffMCU.exit

]]></Node>
<StgValue><ssdm name="br_ln751"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.else.i:0 %icmp_ln760 = icmp_eq  i4 %n, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln760"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:1 %br_ln760 = br i1 %icmp_ln760, void %DecodeHuffMCU.exit, void %if.end75.i

]]></Node>
<StgValue><ssdm name="br_ln760"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end75.i:0 %k_6 = add i32 %k_4, i32 16

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end75.i:1 %store_ln708 = store i32 %k_6, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln740" val="1"/>
<literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
if.end75.i:2 %br_ln0 = br void %if.end76.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="1"/>
<literal name="icmp_ln760" val="0"/>
</and_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln751" val="1"/>
</and_exp><and_exp><literal name="icmp_ln740" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="0">
<![CDATA[
DecodeHuffMCU.exit:0 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_322_1, i10 %out_buf_read, i32 %HuffBuff, i32 %QuantBuff, i6 %zigzag_index

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.end49.i:0 %tmp = call i32 @buf_getv, i8 %zext_ln708, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="86" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
if.end49.i:0 %tmp = call i32 @buf_getv, i8 %zext_ln708, i32 %read_position, i8 %CurHuffReadBuf, i32 %current_read_byte, i32 %lmask

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end49.i:8 %s_3 = add i4 %s_2, i4 15

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="4">
<![CDATA[
if.end49.i:9 %zext_ln755 = zext i4 %s_3

]]></Node>
<StgValue><ssdm name="zext_ln755"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49.i:10 %bit_set_mask_addr_1 = getelementptr i32 %bit_set_mask, i64 0, i64 %zext_ln755

]]></Node>
<StgValue><ssdm name="bit_set_mask_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="5">
<![CDATA[
if.end49.i:11 %bit_set_mask_load_1 = load i5 %bit_set_mask_addr_1

]]></Node>
<StgValue><ssdm name="bit_set_mask_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32">
<![CDATA[
if.end49.i:1 %trunc_ln753 = trunc i32 %k_5

]]></Node>
<StgValue><ssdm name="trunc_ln753"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
if.end49.i:2 %shl_ln7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln753, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end49.i:3 %add_ln753 = add i10 %shl_ln7, i10 %out_buf_read

]]></Node>
<StgValue><ssdm name="add_ln753"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end49.i:4 %lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln753, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
if.end49.i:5 %zext_ln753 = zext i8 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln753"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end49.i:6 %HuffBuff_addr_1 = getelementptr i32 %HuffBuff, i64 0, i64 %zext_ln753

]]></Node>
<StgValue><ssdm name="HuffBuff_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
if.end49.i:7 %store_ln753 = store i32 %tmp, i8 %HuffBuff_addr_1

]]></Node>
<StgValue><ssdm name="store_ln753"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="5">
<![CDATA[
if.end49.i:11 %bit_set_mask_load_1 = load i5 %bit_set_mask_addr_1

]]></Node>
<StgValue><ssdm name="bit_set_mask_load_1"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end49.i:12 %and_ln755 = and i32 %bit_set_mask_load_1, i32 %tmp

]]></Node>
<StgValue><ssdm name="and_ln755"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end49.i:13 %icmp_ln755 = icmp_eq  i32 %and_ln755, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln755"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end49.i:14 %br_ln755 = br i1 %icmp_ln755, void %if.end69.i, void %if.then60.i

]]></Node>
<StgValue><ssdm name="br_ln755"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then60.i:0 %extend_mask_addr_1 = getelementptr i21 %extend_mask, i64 0, i64 %zext_ln755

]]></Node>
<StgValue><ssdm name="extend_mask_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="5">
<![CDATA[
if.then60.i:1 %extend_mask_load_1 = load i5 %extend_mask_addr_1

]]></Node>
<StgValue><ssdm name="extend_mask_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="5">
<![CDATA[
if.then60.i:1 %extend_mask_load_1 = load i5 %extend_mask_addr_1

]]></Node>
<StgValue><ssdm name="extend_mask_load_1"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="21">
<![CDATA[
if.then60.i:2 %sext_ln756 = sext i21 %extend_mask_load_1

]]></Node>
<StgValue><ssdm name="sext_ln756"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then60.i:3 %or_ln756 = or i32 %sext_ln756, i32 %tmp

]]></Node>
<StgValue><ssdm name="or_ln756"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then60.i:4 %add_ln757 = add i32 %or_ln756, i32 1

]]></Node>
<StgValue><ssdm name="add_ln757"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then60.i:5 %store_ln757 = store i32 %add_ln757, i8 %HuffBuff_addr_1

]]></Node>
<StgValue><ssdm name="store_ln757"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
<literal name="icmp_ln755" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.then60.i:6 %br_ln758 = br void %if.end69.i

]]></Node>
<StgValue><ssdm name="br_ln758"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end69.i:0 %k_7 = add i32 %k_5, i32 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end69.i:1 %store_ln708 = store i32 %k_7, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln708"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln750" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
if.end69.i:2 %br_ln760 = br void %if.end76.i

]]></Node>
<StgValue><ssdm name="br_ln760"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
if.end76.i:0 %br_ln740 = br void %for.cond24.i

]]></Node>
<StgValue><ssdm name="br_ln740"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="114" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="0">
<![CDATA[
DecodeHuffMCU.exit:0 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_322_1, i10 %out_buf_read, i32 %HuffBuff, i32 %QuantBuff, i6 %zigzag_index

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="115" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:1 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_334_1, i32 %QuantBuff, i16 %p_jinfo_quant_tbl_quantval

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="116" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:1 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_334_1, i32 %QuantBuff, i16 %p_jinfo_quant_tbl_quantval

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
DecodeHuffMCU.exit:2 %call_ln781 = call void @ChenIDct.1, i32 %QuantBuff, i32 %IDCTBuff, i10 %out_buf_read

]]></Node>
<StgValue><ssdm name="call_ln781"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="118" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="0" op_5_bw="0">
<![CDATA[
DecodeHuffMCU.exit:2 %call_ln781 = call void @ChenIDct.1, i32 %QuantBuff, i32 %IDCTBuff, i10 %out_buf_read

]]></Node>
<StgValue><ssdm name="call_ln781"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="119" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:3 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_347_1, i10 %out_buf_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="120" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:3 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_347_1, i10 %out_buf_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="121" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:4 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_360_1, i10 %out_buf_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="122" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
DecodeHuffMCU.exit:4 %call_ln0 = call void @decode_block.1_Pipeline_VITIS_LOOP_360_1, i10 %out_buf_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="123" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0">
<![CDATA[
DecodeHuffMCU.exit:5 %ret_ln787 = ret

]]></Node>
<StgValue><ssdm name="ret_ln787"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="156" name="IDCTBuff" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="IDCTBuff"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="157" name="out_buf" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_buf"/></StgValue>
</port>
<port id="158" name="HuffBuff" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="HuffBuff"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="159" name="p_jinfo_dc_dhuff_tbl_ml_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_ml_0"/></StgValue>
</port>
<port id="160" name="read_position" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="read_position"/></StgValue>
</port>
<port id="161" name="CurHuffReadBuf" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="CurHuffReadBuf"/></StgValue>
</port>
<port id="162" name="current_read_byte" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="current_read_byte"/></StgValue>
</port>
<port id="163" name="bit_set_mask" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="bit_set_mask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="164" name="p_jinfo_dc_dhuff_tbl_maxcode" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_maxcode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="165" name="p_jinfo_dc_dhuff_tbl_valptr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_valptr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="166" name="p_jinfo_dc_dhuff_tbl_mincode" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_dc_dhuff_tbl_mincode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="p_jinfo_ac_xhuff_tbl_huffval" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_ac_xhuff_tbl_huffval"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="lmask" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="lmask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="extend_mask" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="extend_mask"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="p_jinfo_ac_dhuff_tbl_ml_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_ml_0"/></StgValue>
</port>
<port id="171" name="p_jinfo_ac_dhuff_tbl_maxcode" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="172" name="p_jinfo_ac_dhuff_tbl_valptr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="p_jinfo_ac_dhuff_tbl_mincode" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="174" name="zigzag_index" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="zigzag_index"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="p_jinfo_quant_tbl_quantval" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_quant_tbl_quantval"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="177" from="StgValue_176" to="QuantBuff" fromId="176" toId="24">
</dataflow>
<dataflow id="178" from="p_jinfo_dc_dhuff_tbl_ml_0" to="p_jinfo_dc_dhuff_tbl_ml_0_load" fromId="159" toId="25">
</dataflow>
<dataflow id="180" from="DecodeHuffman.1" to="s" fromId="179" toId="26">
</dataflow>
<dataflow id="181" from="p_jinfo_dc_dhuff_tbl_ml_0_load" to="s" fromId="25" toId="26">
</dataflow>
<dataflow id="182" from="read_position" to="s" fromId="160" toId="26">
</dataflow>
<dataflow id="183" from="CurHuffReadBuf" to="s" fromId="161" toId="26">
</dataflow>
<dataflow id="184" from="current_read_byte" to="s" fromId="162" toId="26">
</dataflow>
<dataflow id="185" from="bit_set_mask" to="s" fromId="163" toId="26">
</dataflow>
<dataflow id="186" from="p_jinfo_dc_dhuff_tbl_maxcode" to="s" fromId="164" toId="26">
</dataflow>
<dataflow id="187" from="p_jinfo_dc_dhuff_tbl_valptr" to="s" fromId="165" toId="26">
</dataflow>
<dataflow id="188" from="p_jinfo_dc_dhuff_tbl_mincode" to="s" fromId="166" toId="26">
</dataflow>
<dataflow id="189" from="p_jinfo_ac_xhuff_tbl_huffval" to="s" fromId="167" toId="26">
</dataflow>
<dataflow id="190" from="DecodeHuffman.1" to="s" fromId="179" toId="27">
</dataflow>
<dataflow id="191" from="p_jinfo_dc_dhuff_tbl_ml_0_load" to="s" fromId="25" toId="27">
</dataflow>
<dataflow id="192" from="read_position" to="s" fromId="160" toId="27">
</dataflow>
<dataflow id="193" from="CurHuffReadBuf" to="s" fromId="161" toId="27">
</dataflow>
<dataflow id="194" from="current_read_byte" to="s" fromId="162" toId="27">
</dataflow>
<dataflow id="195" from="bit_set_mask" to="s" fromId="163" toId="27">
</dataflow>
<dataflow id="196" from="p_jinfo_dc_dhuff_tbl_maxcode" to="s" fromId="164" toId="27">
</dataflow>
<dataflow id="197" from="p_jinfo_dc_dhuff_tbl_valptr" to="s" fromId="165" toId="27">
</dataflow>
<dataflow id="198" from="p_jinfo_dc_dhuff_tbl_mincode" to="s" fromId="166" toId="27">
</dataflow>
<dataflow id="199" from="p_jinfo_ac_xhuff_tbl_huffval" to="s" fromId="167" toId="27">
</dataflow>
<dataflow id="200" from="s" to="trunc_ln708" fromId="27" toId="28">
</dataflow>
<dataflow id="201" from="s" to="icmp_ln720" fromId="27" toId="29">
</dataflow>
<dataflow id="203" from="StgValue_202" to="icmp_ln720" fromId="202" toId="29">
</dataflow>
<dataflow id="205" from="_ssdm_op_Read.ap_auto.i10" to="out_buf_read" fromId="204" toId="30">
</dataflow>
<dataflow id="206" from="out_buf" to="out_buf_read" fromId="157" toId="30">
</dataflow>
<dataflow id="207" from="icmp_ln720" to="br_ln720" fromId="29" toId="31">
</dataflow>
<dataflow id="209" from="buf_getv" to="diff" fromId="208" toId="32">
</dataflow>
<dataflow id="210" from="s" to="diff" fromId="27" toId="32">
</dataflow>
<dataflow id="211" from="read_position" to="diff" fromId="160" toId="32">
</dataflow>
<dataflow id="212" from="CurHuffReadBuf" to="diff" fromId="161" toId="32">
</dataflow>
<dataflow id="213" from="current_read_byte" to="diff" fromId="162" toId="32">
</dataflow>
<dataflow id="214" from="lmask" to="diff" fromId="168" toId="32">
</dataflow>
<dataflow id="215" from="trunc_ln708" to="s_1" fromId="28" toId="33">
</dataflow>
<dataflow id="217" from="StgValue_216" to="s_1" fromId="216" toId="33">
</dataflow>
<dataflow id="218" from="s_1" to="zext_ln723" fromId="33" toId="34">
</dataflow>
<dataflow id="219" from="bit_set_mask" to="bit_set_mask_addr" fromId="163" toId="35">
</dataflow>
<dataflow id="221" from="StgValue_220" to="bit_set_mask_addr" fromId="220" toId="35">
</dataflow>
<dataflow id="222" from="zext_ln723" to="bit_set_mask_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="223" from="bit_set_mask_addr" to="bit_set_mask_load" fromId="35" toId="36">
</dataflow>
<dataflow id="224" from="extend_mask" to="extend_mask_addr" fromId="169" toId="37">
</dataflow>
<dataflow id="225" from="StgValue_220" to="extend_mask_addr" fromId="220" toId="37">
</dataflow>
<dataflow id="226" from="zext_ln723" to="extend_mask_addr" fromId="34" toId="37">
</dataflow>
<dataflow id="227" from="extend_mask_addr" to="extend_mask_load" fromId="37" toId="38">
</dataflow>
<dataflow id="229" from="_ssdm_op_PartSelect.i8.i10.i32.i32" to="lshr_ln" fromId="228" toId="39">
</dataflow>
<dataflow id="230" from="out_buf_read" to="lshr_ln" fromId="30" toId="39">
</dataflow>
<dataflow id="232" from="StgValue_231" to="lshr_ln" fromId="231" toId="39">
</dataflow>
<dataflow id="234" from="StgValue_233" to="lshr_ln" fromId="233" toId="39">
</dataflow>
<dataflow id="235" from="lshr_ln" to="zext_ln728" fromId="39" toId="40">
</dataflow>
<dataflow id="236" from="HuffBuff" to="HuffBuff_addr" fromId="158" toId="41">
</dataflow>
<dataflow id="237" from="StgValue_220" to="HuffBuff_addr" fromId="220" toId="41">
</dataflow>
<dataflow id="238" from="zext_ln728" to="HuffBuff_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="239" from="HuffBuff_addr" to="HuffBuff_load" fromId="41" toId="42">
</dataflow>
<dataflow id="240" from="buf_getv" to="diff" fromId="208" toId="43">
</dataflow>
<dataflow id="241" from="s" to="diff" fromId="27" toId="43">
</dataflow>
<dataflow id="242" from="read_position" to="diff" fromId="160" toId="43">
</dataflow>
<dataflow id="243" from="CurHuffReadBuf" to="diff" fromId="161" toId="43">
</dataflow>
<dataflow id="244" from="current_read_byte" to="diff" fromId="162" toId="43">
</dataflow>
<dataflow id="245" from="lmask" to="diff" fromId="168" toId="43">
</dataflow>
<dataflow id="246" from="bit_set_mask_addr" to="bit_set_mask_load" fromId="35" toId="44">
</dataflow>
<dataflow id="247" from="extend_mask_addr" to="extend_mask_load" fromId="37" toId="45">
</dataflow>
<dataflow id="248" from="HuffBuff_addr" to="HuffBuff_load" fromId="41" toId="46">
</dataflow>
<dataflow id="249" from="bit_set_mask_load" to="and_ln723" fromId="44" toId="47">
</dataflow>
<dataflow id="250" from="diff" to="and_ln723" fromId="43" toId="47">
</dataflow>
<dataflow id="251" from="and_ln723" to="icmp_ln723" fromId="47" toId="48">
</dataflow>
<dataflow id="253" from="StgValue_252" to="icmp_ln723" fromId="252" toId="48">
</dataflow>
<dataflow id="254" from="extend_mask_load" to="sext_ln724" fromId="45" toId="49">
</dataflow>
<dataflow id="255" from="sext_ln724" to="diff_1" fromId="49" toId="50">
</dataflow>
<dataflow id="256" from="diff" to="diff_1" fromId="43" toId="50">
</dataflow>
<dataflow id="257" from="diff_1" to="diff_2" fromId="50" toId="51">
</dataflow>
<dataflow id="259" from="StgValue_258" to="diff_2" fromId="258" toId="51">
</dataflow>
<dataflow id="260" from="icmp_ln723" to="diff_3" fromId="48" toId="52">
</dataflow>
<dataflow id="261" from="diff_2" to="diff_3" fromId="51" toId="52">
</dataflow>
<dataflow id="262" from="diff" to="diff_3" fromId="43" toId="52">
</dataflow>
<dataflow id="263" from="HuffBuff_load" to="diff_4" fromId="46" toId="53">
</dataflow>
<dataflow id="264" from="diff_3" to="diff_4" fromId="52" toId="53">
</dataflow>
<dataflow id="265" from="diff_4" to="store_ln729" fromId="53" toId="54">
</dataflow>
<dataflow id="266" from="HuffBuff_addr" to="store_ln729" fromId="41" toId="54">
</dataflow>
<dataflow id="267" from="StgValue_258" to="k" fromId="258" toId="56">
</dataflow>
<dataflow id="268" from="StgValue_258" to="store_ln708" fromId="258" toId="57">
</dataflow>
<dataflow id="269" from="k" to="store_ln708" fromId="56" toId="57">
</dataflow>
<dataflow id="271" from="decode_block.1_Pipeline_VITIS_LOOP_736_1" to="call_ln0" fromId="270" toId="58">
</dataflow>
<dataflow id="272" from="out_buf_read" to="call_ln0" fromId="30" toId="58">
</dataflow>
<dataflow id="273" from="HuffBuff" to="call_ln0" fromId="158" toId="58">
</dataflow>
<dataflow id="274" from="decode_block.1_Pipeline_VITIS_LOOP_736_1" to="call_ln0" fromId="270" toId="59">
</dataflow>
<dataflow id="275" from="out_buf_read" to="call_ln0" fromId="30" toId="59">
</dataflow>
<dataflow id="276" from="HuffBuff" to="call_ln0" fromId="158" toId="59">
</dataflow>
<dataflow id="277" from="k" to="k_4" fromId="56" toId="61">
</dataflow>
<dataflow id="279" from="_ssdm_op_PartSelect.i26.i32.i32.i32" to="tmp_5" fromId="278" toId="62">
</dataflow>
<dataflow id="280" from="k_4" to="tmp_5" fromId="61" toId="62">
</dataflow>
<dataflow id="282" from="StgValue_281" to="tmp_5" fromId="281" toId="62">
</dataflow>
<dataflow id="284" from="StgValue_283" to="tmp_5" fromId="283" toId="62">
</dataflow>
<dataflow id="285" from="tmp_5" to="icmp_ln740" fromId="62" toId="63">
</dataflow>
<dataflow id="287" from="StgValue_286" to="icmp_ln740" fromId="286" toId="63">
</dataflow>
<dataflow id="288" from="icmp_ln740" to="br_ln740" fromId="63" toId="64">
</dataflow>
<dataflow id="289" from="p_jinfo_ac_dhuff_tbl_ml_0" to="p_jinfo_ac_dhuff_tbl_ml_0_load" fromId="170" toId="65">
</dataflow>
<dataflow id="291" from="DecodeHuffman.2" to="r" fromId="290" toId="66">
</dataflow>
<dataflow id="292" from="p_jinfo_ac_dhuff_tbl_ml_0_load" to="r" fromId="65" toId="66">
</dataflow>
<dataflow id="293" from="read_position" to="r" fromId="160" toId="66">
</dataflow>
<dataflow id="294" from="CurHuffReadBuf" to="r" fromId="161" toId="66">
</dataflow>
<dataflow id="295" from="current_read_byte" to="r" fromId="162" toId="66">
</dataflow>
<dataflow id="296" from="bit_set_mask" to="r" fromId="163" toId="66">
</dataflow>
<dataflow id="297" from="p_jinfo_ac_dhuff_tbl_maxcode" to="r" fromId="171" toId="66">
</dataflow>
<dataflow id="298" from="p_jinfo_ac_dhuff_tbl_valptr" to="r" fromId="172" toId="66">
</dataflow>
<dataflow id="299" from="p_jinfo_ac_dhuff_tbl_mincode" to="r" fromId="173" toId="66">
</dataflow>
<dataflow id="300" from="p_jinfo_ac_xhuff_tbl_huffval" to="r" fromId="167" toId="66">
</dataflow>
<dataflow id="301" from="DecodeHuffman.2" to="r" fromId="290" toId="67">
</dataflow>
<dataflow id="302" from="p_jinfo_ac_dhuff_tbl_ml_0_load" to="r" fromId="65" toId="67">
</dataflow>
<dataflow id="303" from="read_position" to="r" fromId="160" toId="67">
</dataflow>
<dataflow id="304" from="CurHuffReadBuf" to="r" fromId="161" toId="67">
</dataflow>
<dataflow id="305" from="current_read_byte" to="r" fromId="162" toId="67">
</dataflow>
<dataflow id="306" from="bit_set_mask" to="r" fromId="163" toId="67">
</dataflow>
<dataflow id="307" from="p_jinfo_ac_dhuff_tbl_maxcode" to="r" fromId="171" toId="67">
</dataflow>
<dataflow id="308" from="p_jinfo_ac_dhuff_tbl_valptr" to="r" fromId="172" toId="67">
</dataflow>
<dataflow id="309" from="p_jinfo_ac_dhuff_tbl_mincode" to="r" fromId="173" toId="67">
</dataflow>
<dataflow id="310" from="p_jinfo_ac_xhuff_tbl_huffval" to="r" fromId="167" toId="67">
</dataflow>
<dataflow id="311" from="r" to="s_2" fromId="67" toId="68">
</dataflow>
<dataflow id="313" from="_ssdm_op_PartSelect.i4.i8.i32.i32" to="n" fromId="312" toId="69">
</dataflow>
<dataflow id="314" from="r" to="n" fromId="67" toId="69">
</dataflow>
<dataflow id="316" from="StgValue_315" to="n" fromId="315" toId="69">
</dataflow>
<dataflow id="318" from="StgValue_317" to="n" fromId="317" toId="69">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecLoopName" to="specloopname_ln740" fromId="319" toId="70">
</dataflow>
<dataflow id="322" from="empty_10" to="specloopname_ln740" fromId="321" toId="70">
</dataflow>
<dataflow id="323" from="s_2" to="zext_ln708" fromId="68" toId="71">
</dataflow>
<dataflow id="324" from="n" to="zext_ln708_2" fromId="69" toId="72">
</dataflow>
<dataflow id="325" from="s_2" to="icmp_ln750" fromId="68" toId="73">
</dataflow>
<dataflow id="327" from="StgValue_326" to="icmp_ln750" fromId="326" toId="73">
</dataflow>
<dataflow id="328" from="icmp_ln750" to="br_ln750" fromId="73" toId="74">
</dataflow>
<dataflow id="329" from="zext_ln708_2" to="k_5" fromId="72" toId="75">
</dataflow>
<dataflow id="330" from="k_4" to="k_5" fromId="61" toId="75">
</dataflow>
<dataflow id="331" from="_ssdm_op_PartSelect.i26.i32.i32.i32" to="tmp_6" fromId="278" toId="76">
</dataflow>
<dataflow id="332" from="k_5" to="tmp_6" fromId="75" toId="76">
</dataflow>
<dataflow id="333" from="StgValue_281" to="tmp_6" fromId="281" toId="76">
</dataflow>
<dataflow id="334" from="StgValue_283" to="tmp_6" fromId="283" toId="76">
</dataflow>
<dataflow id="335" from="tmp_6" to="icmp_ln751" fromId="76" toId="77">
</dataflow>
<dataflow id="337" from="StgValue_336" to="icmp_ln751" fromId="336" toId="77">
</dataflow>
<dataflow id="338" from="icmp_ln751" to="br_ln751" fromId="77" toId="78">
</dataflow>
<dataflow id="339" from="n" to="icmp_ln760" fromId="69" toId="79">
</dataflow>
<dataflow id="341" from="StgValue_340" to="icmp_ln760" fromId="340" toId="79">
</dataflow>
<dataflow id="342" from="icmp_ln760" to="br_ln760" fromId="79" toId="80">
</dataflow>
<dataflow id="343" from="k_4" to="k_6" fromId="61" toId="81">
</dataflow>
<dataflow id="345" from="StgValue_344" to="k_6" fromId="344" toId="81">
</dataflow>
<dataflow id="346" from="k_6" to="store_ln708" fromId="81" toId="82">
</dataflow>
<dataflow id="347" from="k" to="store_ln708" fromId="56" toId="82">
</dataflow>
<dataflow id="349" from="decode_block.1_Pipeline_VITIS_LOOP_322_1" to="call_ln0" fromId="348" toId="84">
</dataflow>
<dataflow id="350" from="out_buf_read" to="call_ln0" fromId="30" toId="84">
</dataflow>
<dataflow id="351" from="HuffBuff" to="call_ln0" fromId="158" toId="84">
</dataflow>
<dataflow id="352" from="QuantBuff" to="call_ln0" fromId="24" toId="84">
</dataflow>
<dataflow id="353" from="zigzag_index" to="call_ln0" fromId="174" toId="84">
</dataflow>
<dataflow id="354" from="buf_getv" to="tmp" fromId="208" toId="85">
</dataflow>
<dataflow id="355" from="zext_ln708" to="tmp" fromId="71" toId="85">
</dataflow>
<dataflow id="356" from="read_position" to="tmp" fromId="160" toId="85">
</dataflow>
<dataflow id="357" from="CurHuffReadBuf" to="tmp" fromId="161" toId="85">
</dataflow>
<dataflow id="358" from="current_read_byte" to="tmp" fromId="162" toId="85">
</dataflow>
<dataflow id="359" from="lmask" to="tmp" fromId="168" toId="85">
</dataflow>
<dataflow id="360" from="buf_getv" to="tmp" fromId="208" toId="86">
</dataflow>
<dataflow id="361" from="zext_ln708" to="tmp" fromId="71" toId="86">
</dataflow>
<dataflow id="362" from="read_position" to="tmp" fromId="160" toId="86">
</dataflow>
<dataflow id="363" from="CurHuffReadBuf" to="tmp" fromId="161" toId="86">
</dataflow>
<dataflow id="364" from="current_read_byte" to="tmp" fromId="162" toId="86">
</dataflow>
<dataflow id="365" from="lmask" to="tmp" fromId="168" toId="86">
</dataflow>
<dataflow id="366" from="s_2" to="s_3" fromId="68" toId="87">
</dataflow>
<dataflow id="367" from="StgValue_340" to="s_3" fromId="340" toId="87">
</dataflow>
<dataflow id="368" from="s_3" to="zext_ln755" fromId="87" toId="88">
</dataflow>
<dataflow id="369" from="bit_set_mask" to="bit_set_mask_addr_1" fromId="163" toId="89">
</dataflow>
<dataflow id="370" from="StgValue_220" to="bit_set_mask_addr_1" fromId="220" toId="89">
</dataflow>
<dataflow id="371" from="zext_ln755" to="bit_set_mask_addr_1" fromId="88" toId="89">
</dataflow>
<dataflow id="372" from="bit_set_mask_addr_1" to="bit_set_mask_load_1" fromId="89" toId="90">
</dataflow>
<dataflow id="373" from="k_5" to="trunc_ln753" fromId="75" toId="91">
</dataflow>
<dataflow id="375" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln7" fromId="374" toId="92">
</dataflow>
<dataflow id="376" from="trunc_ln753" to="shl_ln7" fromId="91" toId="92">
</dataflow>
<dataflow id="378" from="StgValue_377" to="shl_ln7" fromId="377" toId="92">
</dataflow>
<dataflow id="379" from="shl_ln7" to="add_ln753" fromId="92" toId="93">
</dataflow>
<dataflow id="380" from="out_buf_read" to="add_ln753" fromId="30" toId="93">
</dataflow>
<dataflow id="381" from="_ssdm_op_PartSelect.i8.i10.i32.i32" to="lshr_ln3" fromId="228" toId="94">
</dataflow>
<dataflow id="382" from="add_ln753" to="lshr_ln3" fromId="93" toId="94">
</dataflow>
<dataflow id="383" from="StgValue_231" to="lshr_ln3" fromId="231" toId="94">
</dataflow>
<dataflow id="384" from="StgValue_233" to="lshr_ln3" fromId="233" toId="94">
</dataflow>
<dataflow id="385" from="lshr_ln3" to="zext_ln753" fromId="94" toId="95">
</dataflow>
<dataflow id="386" from="HuffBuff" to="HuffBuff_addr_1" fromId="158" toId="96">
</dataflow>
<dataflow id="387" from="StgValue_220" to="HuffBuff_addr_1" fromId="220" toId="96">
</dataflow>
<dataflow id="388" from="zext_ln753" to="HuffBuff_addr_1" fromId="95" toId="96">
</dataflow>
<dataflow id="389" from="tmp" to="store_ln753" fromId="86" toId="97">
</dataflow>
<dataflow id="390" from="HuffBuff_addr_1" to="store_ln753" fromId="96" toId="97">
</dataflow>
<dataflow id="391" from="bit_set_mask_addr_1" to="bit_set_mask_load_1" fromId="89" toId="98">
</dataflow>
<dataflow id="392" from="bit_set_mask_load_1" to="and_ln755" fromId="98" toId="99">
</dataflow>
<dataflow id="393" from="tmp" to="and_ln755" fromId="86" toId="99">
</dataflow>
<dataflow id="394" from="and_ln755" to="icmp_ln755" fromId="99" toId="100">
</dataflow>
<dataflow id="395" from="StgValue_252" to="icmp_ln755" fromId="252" toId="100">
</dataflow>
<dataflow id="396" from="icmp_ln755" to="br_ln755" fromId="100" toId="101">
</dataflow>
<dataflow id="397" from="extend_mask" to="extend_mask_addr_1" fromId="169" toId="102">
</dataflow>
<dataflow id="398" from="StgValue_220" to="extend_mask_addr_1" fromId="220" toId="102">
</dataflow>
<dataflow id="399" from="zext_ln755" to="extend_mask_addr_1" fromId="88" toId="102">
</dataflow>
<dataflow id="400" from="extend_mask_addr_1" to="extend_mask_load_1" fromId="102" toId="103">
</dataflow>
<dataflow id="401" from="extend_mask_addr_1" to="extend_mask_load_1" fromId="102" toId="104">
</dataflow>
<dataflow id="402" from="extend_mask_load_1" to="sext_ln756" fromId="104" toId="105">
</dataflow>
<dataflow id="403" from="sext_ln756" to="or_ln756" fromId="105" toId="106">
</dataflow>
<dataflow id="404" from="tmp" to="or_ln756" fromId="86" toId="106">
</dataflow>
<dataflow id="405" from="or_ln756" to="add_ln757" fromId="106" toId="107">
</dataflow>
<dataflow id="406" from="StgValue_258" to="add_ln757" fromId="258" toId="107">
</dataflow>
<dataflow id="407" from="add_ln757" to="store_ln757" fromId="107" toId="108">
</dataflow>
<dataflow id="408" from="HuffBuff_addr_1" to="store_ln757" fromId="96" toId="108">
</dataflow>
<dataflow id="409" from="k_5" to="k_7" fromId="75" toId="110">
</dataflow>
<dataflow id="410" from="StgValue_258" to="k_7" fromId="258" toId="110">
</dataflow>
<dataflow id="411" from="k_7" to="store_ln708" fromId="110" toId="111">
</dataflow>
<dataflow id="412" from="k" to="store_ln708" fromId="56" toId="111">
</dataflow>
<dataflow id="413" from="decode_block.1_Pipeline_VITIS_LOOP_322_1" to="call_ln0" fromId="348" toId="114">
</dataflow>
<dataflow id="414" from="out_buf_read" to="call_ln0" fromId="30" toId="114">
</dataflow>
<dataflow id="415" from="HuffBuff" to="call_ln0" fromId="158" toId="114">
</dataflow>
<dataflow id="416" from="QuantBuff" to="call_ln0" fromId="24" toId="114">
</dataflow>
<dataflow id="417" from="zigzag_index" to="call_ln0" fromId="174" toId="114">
</dataflow>
<dataflow id="419" from="decode_block.1_Pipeline_VITIS_LOOP_334_1" to="call_ln0" fromId="418" toId="115">
</dataflow>
<dataflow id="420" from="QuantBuff" to="call_ln0" fromId="24" toId="115">
</dataflow>
<dataflow id="421" from="p_jinfo_quant_tbl_quantval" to="call_ln0" fromId="175" toId="115">
</dataflow>
<dataflow id="422" from="decode_block.1_Pipeline_VITIS_LOOP_334_1" to="call_ln0" fromId="418" toId="116">
</dataflow>
<dataflow id="423" from="QuantBuff" to="call_ln0" fromId="24" toId="116">
</dataflow>
<dataflow id="424" from="p_jinfo_quant_tbl_quantval" to="call_ln0" fromId="175" toId="116">
</dataflow>
<dataflow id="426" from="ChenIDct.1" to="call_ln781" fromId="425" toId="117">
</dataflow>
<dataflow id="427" from="QuantBuff" to="call_ln781" fromId="24" toId="117">
</dataflow>
<dataflow id="428" from="IDCTBuff" to="call_ln781" fromId="156" toId="117">
</dataflow>
<dataflow id="429" from="out_buf_read" to="call_ln781" fromId="30" toId="117">
</dataflow>
<dataflow id="430" from="ChenIDct.1" to="call_ln781" fromId="425" toId="118">
</dataflow>
<dataflow id="431" from="QuantBuff" to="call_ln781" fromId="24" toId="118">
</dataflow>
<dataflow id="432" from="IDCTBuff" to="call_ln781" fromId="156" toId="118">
</dataflow>
<dataflow id="433" from="out_buf_read" to="call_ln781" fromId="30" toId="118">
</dataflow>
<dataflow id="435" from="decode_block.1_Pipeline_VITIS_LOOP_347_1" to="call_ln0" fromId="434" toId="119">
</dataflow>
<dataflow id="436" from="out_buf_read" to="call_ln0" fromId="30" toId="119">
</dataflow>
<dataflow id="437" from="IDCTBuff" to="call_ln0" fromId="156" toId="119">
</dataflow>
<dataflow id="438" from="decode_block.1_Pipeline_VITIS_LOOP_347_1" to="call_ln0" fromId="434" toId="120">
</dataflow>
<dataflow id="439" from="out_buf_read" to="call_ln0" fromId="30" toId="120">
</dataflow>
<dataflow id="440" from="IDCTBuff" to="call_ln0" fromId="156" toId="120">
</dataflow>
<dataflow id="442" from="decode_block.1_Pipeline_VITIS_LOOP_360_1" to="call_ln0" fromId="441" toId="121">
</dataflow>
<dataflow id="443" from="out_buf_read" to="call_ln0" fromId="30" toId="121">
</dataflow>
<dataflow id="444" from="IDCTBuff" to="call_ln0" fromId="156" toId="121">
</dataflow>
<dataflow id="445" from="decode_block.1_Pipeline_VITIS_LOOP_360_1" to="call_ln0" fromId="441" toId="122">
</dataflow>
<dataflow id="446" from="out_buf_read" to="call_ln0" fromId="30" toId="122">
</dataflow>
<dataflow id="447" from="IDCTBuff" to="call_ln0" fromId="156" toId="122">
</dataflow>
<dataflow id="448" from="icmp_ln720" to="StgValue_3" fromId="29" toId="3">
</dataflow>
<dataflow id="449" from="icmp_ln720" to="StgValue_5" fromId="29" toId="5">
</dataflow>
<dataflow id="450" from="icmp_ln740" to="StgValue_8" fromId="63" toId="8">
</dataflow>
<dataflow id="451" from="icmp_ln740" to="StgValue_10" fromId="63" toId="10">
</dataflow>
<dataflow id="452" from="icmp_ln750" to="StgValue_10" fromId="73" toId="10">
</dataflow>
<dataflow id="453" from="icmp_ln760" to="StgValue_10" fromId="79" toId="10">
</dataflow>
<dataflow id="454" from="icmp_ln751" to="StgValue_10" fromId="77" toId="10">
</dataflow>
<dataflow id="455" from="icmp_ln755" to="StgValue_13" fromId="100" toId="13">
</dataflow>
<dataflow id="456" from="icmp_ln750" to="StgValue_14" fromId="73" toId="14">
</dataflow>
<dataflow id="457" from="icmp_ln755" to="StgValue_14" fromId="100" toId="14">
</dataflow>
</dataflows>


</stg>
