// Seed: 4198970514
module module_0;
  uwire id_1, id_2;
  assign module_3.id_3 = 0;
  assign id_2 = 1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1, id_2, id_3;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_3 = 32'd90,
    parameter id_6 = 32'd36
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  logic id_9;
  ;
  wire id_10, id_11;
  parameter id_12 = 1;
  module_0 modCall_1 ();
  wire id_13;
  ;
  logic [7:0][id_6 : -1 'b0] id_14, id_15, id_16, id_17;
  wire id_18 = -1;
  assign id_15[1 : id_3] = 1;
  wire [-1 : 1  |  id_3] id_19;
  wire id_20, id_21;
endmodule
