<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p401" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_401{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_401{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_401{left:385px;bottom:1141px;letter-spacing:-0.14px;}
#t4_401{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_401{left:70px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t6_401{left:70px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_401{left:70px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_401{left:70px;bottom:1014px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t9_401{left:70px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_401{left:70px;bottom:981px;letter-spacing:-0.12px;}
#tb_401{left:70px;bottom:922px;letter-spacing:0.13px;}
#tc_401{left:152px;bottom:922px;letter-spacing:0.15px;word-spacing:0.01px;}
#td_401{left:70px;bottom:900px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#te_401{left:70px;bottom:877px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_401{left:70px;bottom:860px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tg_401{left:70px;bottom:843px;letter-spacing:-0.09px;word-spacing:-1.27px;}
#th_401{left:114px;bottom:843px;letter-spacing:-0.16px;word-spacing:-1.11px;}
#ti_401{left:329px;bottom:843px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#tj_401{left:70px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tk_401{left:70px;bottom:810px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_401{left:70px;bottom:787px;letter-spacing:-0.15px;word-spacing:-1.41px;}
#tm_401{left:70px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_401{left:70px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#to_401{left:70px;bottom:730px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tp_401{left:70px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tq_401{left:70px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_401{left:70px;bottom:674px;letter-spacing:-0.16px;word-spacing:-0.56px;}
#ts_401{left:70px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tt_401{left:70px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_401{left:70px;bottom:623px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tv_401{left:70px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tw_401{left:70px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_401{left:70px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ty_401{left:70px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_401{left:70px;bottom:480px;letter-spacing:0.16px;}
#t10_401{left:151px;bottom:480px;letter-spacing:0.2px;word-spacing:0.01px;}
#t11_401{left:70px;bottom:421px;letter-spacing:0.13px;}
#t12_401{left:152px;bottom:421px;letter-spacing:0.15px;word-spacing:0.01px;}
#t13_401{left:70px;bottom:372px;letter-spacing:-0.1px;}
#t14_401{left:156px;bottom:372px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t15_401{left:70px;bottom:349px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t16_401{left:70px;bottom:332px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_401{left:70px;bottom:315px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_401{left:70px;bottom:265px;letter-spacing:-0.1px;}
#t19_401{left:156px;bottom:265px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1a_401{left:70px;bottom:243px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t1b_401{left:70px;bottom:226px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1c_401{left:70px;bottom:209px;letter-spacing:-0.15px;word-spacing:-0.5px;}

.s1_401{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_401{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_401{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_401{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_401{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_401{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_401{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts401" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg401Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg401" style="-webkit-user-select: none;"><object width="935" height="1210" data="401/401.svg" type="image/svg+xml" id="pdf401" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_401" class="t s1_401">Vol. 1 </span><span id="t2_401" class="t s1_401">16-3 </span>
<span id="t3_401" class="t s2_401">PROGRAMMING WITH INTEL® TRANSACTIONAL SYNCHRONIZATION EXTENSIONS </span>
<span id="t4_401" class="t s3_401">(discussed in Section 16.3.3 and Section 16.3.9). These guidelines only affect performance; not following these </span>
<span id="t5_401" class="t s3_401">guidelines will not cause a functional failure. </span>
<span id="t6_401" class="t s3_401">Hardware without HLE support will ignore the XACQUIRE and XRELEASE prefix hints and will not perform any </span>
<span id="t7_401" class="t s3_401">elision since these prefixes correspond to the REPNE/REPE IA-32 prefixes which are ignored on the instructions </span>
<span id="t8_401" class="t s3_401">where XACQUIRE and XRELEASE are valid. Importantly, HLE is compatible with the existing lock-based program- </span>
<span id="t9_401" class="t s3_401">ming model. Improper use of hints will not cause functional bugs though it may expose latent bugs already in the </span>
<span id="ta_401" class="t s3_401">code. </span>
<span id="tb_401" class="t s4_401">16.2.2 </span><span id="tc_401" class="t s4_401">RTM Software Interface </span>
<span id="td_401" class="t s3_401">RTM provides three instructions: XBEGIN, XEND, and XABORT. </span>
<span id="te_401" class="t s3_401">Software uses the XBEGIN instruction to specify the start of the transactional region and the XEND instruction to </span>
<span id="tf_401" class="t s3_401">specify the end of the transactional region. The XBEGIN instruction takes an operand that provides a relative offset </span>
<span id="tg_401" class="t s3_401">to the </span><span id="th_401" class="t s5_401">fallback instruction address </span><span id="ti_401" class="t s3_401">if the transactional region could not be successfully executed transactionally. </span>
<span id="tj_401" class="t s3_401">Software using these instructions to implement lock elision must test the lock within the transactional region, and </span>
<span id="tk_401" class="t s3_401">only if free should try to commit. Further, the software may also define a policy to retry if the lock is not free. </span>
<span id="tl_401" class="t s3_401">A processor may abort transactional execution for many reasons. The hardware automatically detects transactional </span>
<span id="tm_401" class="t s3_401">abort conditions and restarts execution from the fallback instruction address with the architectural state corre- </span>
<span id="tn_401" class="t s3_401">sponding to that at the start of the XBEGIN instruction and the EAX register updated to describe the abort status. </span>
<span id="to_401" class="t s3_401">The XABORT instruction allows programmers to abort the execution of a transactional region explicitly. The </span>
<span id="tp_401" class="t s3_401">XABORT instruction takes an 8 bit immediate argument that is loaded into the EAX register and will thus be avail- </span>
<span id="tq_401" class="t s3_401">able to software following a transactional abort. </span>
<span id="tr_401" class="t s3_401">Hardware provides no guarantees as to whether a transactional execution will ever successfully commit. Program- </span>
<span id="ts_401" class="t s3_401">mers must always provide an alternative code sequence in the fallback path to guarantee forward progress. When </span>
<span id="tt_401" class="t s3_401">using the instructions for lock elision, this may be as simple as acquiring a lock and executing the specified code </span>
<span id="tu_401" class="t s3_401">region non-transactionally. Further, a transactional region that always aborts on a given implementation may </span>
<span id="tv_401" class="t s3_401">complete transactionally on a future implementation. Therefore, programmers must ensure the code paths for the </span>
<span id="tw_401" class="t s3_401">transactional region and the alternative code sequence are functionally tested. </span>
<span id="tx_401" class="t s3_401">If the RTM software interface is used for anything other than lock elision, the programmer must similarly ensure </span>
<span id="ty_401" class="t s3_401">that the fallback path is inter-operable with the transactionally executing path. </span>
<span id="tz_401" class="t s6_401">16.3 </span><span id="t10_401" class="t s6_401">INTEL® TSX APPLICATION PROGRAMMING MODEL </span>
<span id="t11_401" class="t s4_401">16.3.1 </span><span id="t12_401" class="t s4_401">Detection of Transactional Synchronization Support </span>
<span id="t13_401" class="t s7_401">16.3.1.1 </span><span id="t14_401" class="t s7_401">Detection of HLE Support </span>
<span id="t15_401" class="t s3_401">A processor supports HLE execution if CPUID.07H.EBX.HLE [bit 4] = 1. However, an application can use the HLE </span>
<span id="t16_401" class="t s3_401">prefixes (XACQUIRE and XRELEASE) without checking whether the processor supports HLE. Processors without </span>
<span id="t17_401" class="t s3_401">HLE support ignore these prefixes and will execute the code without entering transactional execution. </span>
<span id="t18_401" class="t s7_401">16.3.1.2 </span><span id="t19_401" class="t s7_401">Detection of RTM Support </span>
<span id="t1a_401" class="t s3_401">A processor supports RTM execution if CPUID.07H.EBX.RTM [bit 11] = 1. An application must check if the processor </span>
<span id="t1b_401" class="t s3_401">supports RTM before it uses the RTM instructions (XBEGIN, XEND, and XABORT). These instructions will generate </span>
<span id="t1c_401" class="t s3_401">a #UD exception when used on a processor that does not support RTM. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
