INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module fetch_stage
INFO: [VRFC 10-311] analyzing module decode_stage
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-311] analyzing module exec_stage_result_mux
INFO: [VRFC 10-311] analyzing module exec_stage
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-311] analyzing module write_stage
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tansei/pro/vivado/ethane/ethane.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module fregister
