// Seed: 1357615762
module module_0 ();
  assign id_1 = 1;
  assign id_1 = id_1;
  always @(negedge 1'b0, posedge id_1 ==? ~1) #1 id_1 = (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  wire id_6;
  assign id_4[1] = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_5 = id_4;
  wire id_7;
  assign id_5 = id_4;
endmodule
