#									 _
#  _ __  _ __ ___   ___ ___  ___ ___(_)_ __   __ _
# | '_ \| '__/ _ \ / __/ _ \/ __/ __| | '_ \ / _` |
# | |_) | | | (_) | (_|  __/\__ \__ \ | | | | (_| |
# | .__/|_|  \___/ \___\___||___/___/_|_| |_|\__, |
# |_|                                        |___/
#       _                           _
#   ___| | ___ _ __ ___   ___ _ __ | |_
#  / _ \ |/ _ \ '_ ` _ \ / _ \ '_ \| __|
# |  __/ |  __/ | | | | |  __/ | | | |_
#  \___|_|\___|_| |_| |_|\___|_| |_|\__|
#
# Parameters that only effect ther internals of the PE and instruction representation. Apart from
# the pipeline microarchitecture and choice of speculative predicate and channel status updating
# strategies, all changes in this section will be visible to the programmer.
pe:
    # Base architecture.
    architecture: td_x
    device_word_width: 32
    immediate_width: 32
    mm_instruction_width: 128
    num_instructions: 16
    num_predicates: 8
    num_registers: 8

    # Instruction features.
    has_multiplier: true
    has_scratchpad: false
    num_scratchpad_words: 512

    # Channels.
    num_input_channels: 4
    num_output_channels: 4
    max_num_input_channels_to_check: 2
    max_num_input_channels_to_dequeue: 2
    num_tags: 3

    # Pipeline features.
    has_speculative_predicate_unit: true
    has_full_information_channel_status_updating: false

#                _
#  ___ _   _ ___| |_ ___ _ __ ___
# / __| | | / __| __/ _ \ '_ ` _ \
# \__ \ |_| \__ \ ||  __/ | | | | |
# |___/\__, |___/\__\___|_| |_| |_|
#      |___/
#
# Parameters that govern the interconnect and system integration for both test systems and larger
# arrays. They govern the way in which the system interacts with the platform and also define which
# architectural state is visible to the host platform. It is also responsible for defining the
# dimensions of any array implementations.
system:
    # Debug and performance monitoring.
    has_pe_monitor: true
    has_pe_performance_counters: true
    has_system_performance_counters: false
    has_channel_performance_counters: false


    # Interconnect.
    channel_buffer_fifo_depth: 4
    link_buffer_fifo_depth: 2
    memory_link_buffer_fifo_depth: 4

    # Host bus information.
    host_word_width: 32

    # Test memory system.
    num_data_memory_words: 32786
