# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do projeto_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/aleto/Desktop/Quartus/Projeto/fulladder4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:22 on May 24,2023
# vcom -reportprogress 300 -93 -work work C:/Users/aleto/Desktop/Quartus/Projeto/fulladder4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder4
# -- Compiling architecture alu of fulladder4
# End time: 17:03:22 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/aleto/Desktop/Quartus/Projeto/fulladder4subtracao.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:22 on May 24,2023
# vcom -reportprogress 300 -93 -work work C:/Users/aleto/Desktop/Quartus/Projeto/fulladder4subtracao.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder4subtracao
# -- Compiling architecture alu of fulladder4subtracao
# End time: 17:03:22 on May 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fulladder4subtracao
# vsim work.fulladder4subtracao 
# Start time: 17:03:30 on May 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fulladder4subtracao(alu)
# Loading work.fulladder4(alu)
wave create -driver freeze -pattern constant -value 0011 -range 3 0 -starttime 0ps -endtime 1000ps sim:/fulladder4subtracao/X
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 0010 -range 3 0 -starttime 0ps -endtime 1000ps sim:/fulladder4subtracao/Y
add wave -position end  sim:/fulladder4subtracao/S
run
# End time: 17:04:41 on May 24,2023, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
