Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Mar 27 19:15:48 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_methodology -file system_with_simple_alu_wrapper_methodology_drc_routed.rpt -pb system_with_simple_alu_wrapper_methodology_drc_routed.pb -rpx system_with_simple_alu_wrapper_methodology_drc_routed.rpx
| Design       : system_with_simple_alu_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch              | 1          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0] cannot be properly analyzed as its control pin system_with_simple_alu_i/simple_alu/inst/simple_alu_v0_1_0_S_AXI_inst/next_flags_reg[0]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 1 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


