<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Exp5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BinToDec3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="BinToDec3_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BinToDec_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Piano.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Piano.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Piano.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Piano.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Piano.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Piano.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Piano.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Piano_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Piano_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Piano_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Piano_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1415218626" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1415218626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415218786" xil_pn:in_ck="5012728468897457188" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1415218786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="BinToDec.v"/>
      <outfile xil_pn:name="BinToDec3.v"/>
      <outfile xil_pn:name="ClockRatio.v"/>
      <outfile xil_pn:name="Counter.v"/>
      <outfile xil_pn:name="FromTwosComplement.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="IntDiv.v"/>
      <outfile xil_pn:name="IntMult.v"/>
      <outfile xil_pn:name="IsInIntRect.v"/>
      <outfile xil_pn:name="Piano.v"/>
      <outfile xil_pn:name="PianoKeys.v"/>
      <outfile xil_pn:name="Ps2Signals.v"/>
      <outfile xil_pn:name="Ps2Signals_tf.v"/>
      <outfile xil_pn:name="Pulse.v"/>
      <outfile xil_pn:name="SegmentCycler.v"/>
      <outfile xil_pn:name="SegmentDisplay.v"/>
      <outfile xil_pn:name="Substracter.v"/>
      <outfile xil_pn:name="Sync.v"/>
      <outfile xil_pn:name="ToTwosComplement.v"/>
      <outfile xil_pn:name="jump.v"/>
      <outfile xil_pn:name="jump_tf.v"/>
      <outfile xil_pn:name="last_key.v"/>
      <outfile xil_pn:name="last_key_tf.v"/>
      <outfile xil_pn:name="pwm.v"/>
      <outfile xil_pn:name="pwm_tf.v"/>
      <outfile xil_pn:name="sin_tf.v"/>
      <outfile xil_pn:name="sin_wave.v"/>
      <outfile xil_pn:name="sin_wave_tf.v"/>
      <outfile xil_pn:name="sound.v"/>
      <outfile xil_pn:name="sound_tf.v"/>
    </transform>
    <transform xil_pn:end_ts="1415218800" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6999219058357126847" xil_pn:start_ts="1415218800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415218800" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6200912350177199935" xil_pn:start_ts="1415218800">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415218626" xil_pn:in_ck="-7186897565930313167" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5615391837810972038" xil_pn:start_ts="1415218626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/sin.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sin.v"/>
    </transform>
    <transform xil_pn:end_ts="1415218786" xil_pn:in_ck="-7987864870414151615" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1415218786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="BinToDec.v"/>
      <outfile xil_pn:name="BinToDec3.v"/>
      <outfile xil_pn:name="ClockRatio.v"/>
      <outfile xil_pn:name="Counter.v"/>
      <outfile xil_pn:name="FromTwosComplement.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="IntDiv.v"/>
      <outfile xil_pn:name="IntMult.v"/>
      <outfile xil_pn:name="IsInIntRect.v"/>
      <outfile xil_pn:name="Piano.v"/>
      <outfile xil_pn:name="PianoKeys.v"/>
      <outfile xil_pn:name="Ps2Signals.v"/>
      <outfile xil_pn:name="Ps2Signals_tf.v"/>
      <outfile xil_pn:name="Pulse.v"/>
      <outfile xil_pn:name="SegmentCycler.v"/>
      <outfile xil_pn:name="SegmentDisplay.v"/>
      <outfile xil_pn:name="Substracter.v"/>
      <outfile xil_pn:name="Sync.v"/>
      <outfile xil_pn:name="ToTwosComplement.v"/>
      <outfile xil_pn:name="ipcore_dir/sin.v"/>
      <outfile xil_pn:name="jump.v"/>
      <outfile xil_pn:name="jump_tf.v"/>
      <outfile xil_pn:name="last_key.v"/>
      <outfile xil_pn:name="last_key_tf.v"/>
      <outfile xil_pn:name="pwm.v"/>
      <outfile xil_pn:name="pwm_tf.v"/>
      <outfile xil_pn:name="sin_tf.v"/>
      <outfile xil_pn:name="sin_wave.v"/>
      <outfile xil_pn:name="sin_wave_tf.v"/>
      <outfile xil_pn:name="sound.v"/>
      <outfile xil_pn:name="sound_tf.v"/>
    </transform>
    <transform xil_pn:end_ts="1415218803" xil_pn:in_ck="-7987864870414151615" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4899730360302263007" xil_pn:start_ts="1415218800">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415218789" xil_pn:in_ck="4351981585673762625" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1133969467016895512" xil_pn:start_ts="1415218789">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="BinToDec3_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1415218272" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3393909048335236848" xil_pn:start_ts="1415218272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415218272" xil_pn:in_ck="-7186897565930313167" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5615391837810972038" xil_pn:start_ts="1415218272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/sin.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sin.v"/>
    </transform>
    <transform xil_pn:end_ts="1415218213" xil_pn:in_ck="2640053282523843264" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1415218213">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415218272" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3147115604067667858" xil_pn:start_ts="1415218272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415218272" xil_pn:in_ck="2640053282523843264" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1415218272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415218272" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5166180239499613124" xil_pn:start_ts="1415218272">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415218782" xil_pn:in_ck="-39578156988426699" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1977319779199094963" xil_pn:start_ts="1415218772">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Piano.lso"/>
      <outfile xil_pn:name="Piano.ngr"/>
      <outfile xil_pn:name="Piano.prj"/>
      <outfile xil_pn:name="Piano.syr"/>
      <outfile xil_pn:name="Piano.xst"/>
      <outfile xil_pn:name="Piano_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1415218283" xil_pn:in_ck="4495873359882" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905351499801" xil_pn:start_ts="1415218283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_postSynthesisSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
