{
  "module_name": "rx.h",
  "hash_id": "1706536b17fb13dc9bb63aa5ce20cad303401d19cbc9d275091571ece65fa749",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/fw/api/rx.h",
  "human_readable_source": " \n \n#ifndef __iwl_fw_api_rx_h__\n#define __iwl_fw_api_rx_h__\n\n \n\n#define IWL_RX_INFO_PHY_CNT 8\n#define IWL_RX_INFO_ENERGY_ANT_ABC_IDX 1\n#define IWL_RX_INFO_ENERGY_ANT_A_MSK 0x000000ff\n#define IWL_RX_INFO_ENERGY_ANT_B_MSK 0x0000ff00\n#define IWL_RX_INFO_ENERGY_ANT_A_POS 0\n#define IWL_RX_INFO_ENERGY_ANT_B_POS 8\n#define IWL_RX_INFO_ENERGY_ANT_C_POS 16\n\nenum iwl_mac_context_info {\n\tMAC_CONTEXT_INFO_NONE,\n\tMAC_CONTEXT_INFO_GSCAN,\n};\n\n \nstruct iwl_rx_phy_info {\n\tu8 non_cfg_phy_cnt;\n\tu8 cfg_phy_cnt;\n\tu8 stat_id;\n\tu8 reserved1;\n\t__le32 system_timestamp;\n\t__le64 timestamp;\n\t__le32 beacon_time_stamp;\n\t__le16 phy_flags;\n\t__le16 channel;\n\t__le32 non_cfg_phy[IWL_RX_INFO_PHY_CNT];\n\t__le32 rate_n_flags;\n\t__le32 byte_count;\n\tu8 mac_active_msk;\n\tu8 mac_context_info;\n\t__le16 frame_time;\n} __packed;\n\n \nenum iwl_csum_rx_assist_info {\n\tCSUM_RXA_RESERVED_MASK\t= 0x000f,\n\tCSUM_RXA_MICSIZE_MASK\t= 0x00f0,\n\tCSUM_RXA_HEADERLEN_MASK\t= 0x1f00,\n\tCSUM_RXA_PADD\t\t= BIT(13),\n\tCSUM_RXA_AMSDU\t\t= BIT(14),\n\tCSUM_RXA_ENA\t\t= BIT(15)\n};\n\n \nstruct iwl_rx_mpdu_res_start {\n\t__le16 byte_count;\n\t__le16 assist;\n} __packed;  \n\n \nenum iwl_rx_phy_flags {\n\tRX_RES_PHY_FLAGS_BAND_24\t= BIT(0),\n\tRX_RES_PHY_FLAGS_MOD_CCK\t= BIT(1),\n\tRX_RES_PHY_FLAGS_SHORT_PREAMBLE\t= BIT(2),\n\tRX_RES_PHY_FLAGS_NARROW_BAND\t= BIT(3),\n\tRX_RES_PHY_FLAGS_ANTENNA\t= (0x7 << 4),\n\tRX_RES_PHY_FLAGS_ANTENNA_POS\t= 4,\n\tRX_RES_PHY_FLAGS_AGG\t\t= BIT(7),\n\tRX_RES_PHY_FLAGS_OFDM_HT\t= BIT(8),\n\tRX_RES_PHY_FLAGS_OFDM_GF\t= BIT(9),\n\tRX_RES_PHY_FLAGS_OFDM_VHT\t= BIT(10),\n};\n\n \nenum iwl_mvm_rx_status {\n\tRX_MPDU_RES_STATUS_CRC_OK\t\t\t= BIT(0),\n\tRX_MPDU_RES_STATUS_OVERRUN_OK\t\t\t= BIT(1),\n\tRX_MPDU_RES_STATUS_SRC_STA_FOUND\t\t= BIT(2),\n\tRX_MPDU_RES_STATUS_KEY_VALID\t\t\t= BIT(3),\n\tRX_MPDU_RES_STATUS_ICV_OK\t\t\t= BIT(5),\n\tRX_MPDU_RES_STATUS_MIC_OK\t\t\t= BIT(6),\n\tRX_MPDU_RES_STATUS_TTAK_OK\t\t\t= BIT(7),\n\tRX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR\t\t= BIT(7),\n\tRX_MPDU_RES_STATUS_SEC_NO_ENC\t\t\t= (0 << 8),\n\tRX_MPDU_RES_STATUS_SEC_WEP_ENC\t\t\t= (1 << 8),\n\tRX_MPDU_RES_STATUS_SEC_CCM_ENC\t\t\t= (2 << 8),\n\tRX_MPDU_RES_STATUS_SEC_TKIP_ENC\t\t\t= (3 << 8),\n\tRX_MPDU_RES_STATUS_SEC_EXT_ENC\t\t\t= (4 << 8),\n\tRX_MPDU_RES_STATUS_SEC_CMAC_GMAC_ENC\t\t= (6 << 8),\n\tRX_MPDU_RES_STATUS_SEC_ENC_ERR\t\t\t= (7 << 8),\n\tRX_MPDU_RES_STATUS_SEC_ENC_MSK\t\t\t= (7 << 8),\n\tRX_MPDU_RES_STATUS_DEC_DONE\t\t\t= BIT(11),\n\tRX_MPDU_RES_STATUS_CSUM_DONE\t\t\t= BIT(16),\n\tRX_MPDU_RES_STATUS_CSUM_OK\t\t\t= BIT(17),\n\tRX_MDPU_RES_STATUS_STA_ID_SHIFT\t\t\t= 24,\n\tRX_MPDU_RES_STATUS_STA_ID_MSK\t\t\t= 0x1f << RX_MDPU_RES_STATUS_STA_ID_SHIFT,\n};\n\n \nenum iwl_rx_mpdu_mac_flags1 {\n\tIWL_RX_MDPU_MFLG1_ADDRTYPE_MASK\t\t= 0x03,\n\tIWL_RX_MPDU_MFLG1_MIC_CRC_LEN_MASK\t= 0xf0,\n\t \n\tIWL_RX_MPDU_MFLG1_MIC_CRC_LEN_SHIFT\t= 3,\n};\n\nenum iwl_rx_mpdu_mac_flags2 {\n\t \n\tIWL_RX_MPDU_MFLG2_HDR_LEN_MASK\t\t= 0x1f,\n\tIWL_RX_MPDU_MFLG2_PAD\t\t\t= 0x20,\n\tIWL_RX_MPDU_MFLG2_AMSDU\t\t\t= 0x40,\n};\n\nenum iwl_rx_mpdu_amsdu_info {\n\tIWL_RX_MPDU_AMSDU_SUBFRAME_IDX_MASK\t= 0x7f,\n\tIWL_RX_MPDU_AMSDU_LAST_SUBFRAME\t\t= 0x80,\n};\n\n#define RX_MPDU_BAND_POS 6\n#define RX_MPDU_BAND_MASK 0xC0\n#define BAND_IN_RX_STATUS(_val) \\\n\t(((_val) & RX_MPDU_BAND_MASK) >> RX_MPDU_BAND_POS)\n\nenum iwl_rx_l3_proto_values {\n\tIWL_RX_L3_TYPE_NONE,\n\tIWL_RX_L3_TYPE_IPV4,\n\tIWL_RX_L3_TYPE_IPV4_FRAG,\n\tIWL_RX_L3_TYPE_IPV6_FRAG,\n\tIWL_RX_L3_TYPE_IPV6,\n\tIWL_RX_L3_TYPE_IPV6_IN_IPV4,\n\tIWL_RX_L3_TYPE_ARP,\n\tIWL_RX_L3_TYPE_EAPOL,\n};\n\n#define IWL_RX_L3_PROTO_POS 4\n\nenum iwl_rx_l3l4_flags {\n\tIWL_RX_L3L4_IP_HDR_CSUM_OK\t\t= BIT(0),\n\tIWL_RX_L3L4_TCP_UDP_CSUM_OK\t\t= BIT(1),\n\tIWL_RX_L3L4_TCP_FIN_SYN_RST_PSH\t\t= BIT(2),\n\tIWL_RX_L3L4_TCP_ACK\t\t\t= BIT(3),\n\tIWL_RX_L3L4_L3_PROTO_MASK\t\t= 0xf << IWL_RX_L3_PROTO_POS,\n\tIWL_RX_L3L4_L4_PROTO_MASK\t\t= 0xf << 8,\n\tIWL_RX_L3L4_RSS_HASH_MASK\t\t= 0xf << 12,\n};\n\nenum iwl_rx_mpdu_status {\n\tIWL_RX_MPDU_STATUS_CRC_OK\t\t= BIT(0),\n\tIWL_RX_MPDU_STATUS_OVERRUN_OK\t\t= BIT(1),\n\tIWL_RX_MPDU_STATUS_SRC_STA_FOUND\t= BIT(2),\n\tIWL_RX_MPDU_STATUS_KEY_VALID\t\t= BIT(3),\n\tIWL_RX_MPDU_STATUS_ICV_OK\t\t= BIT(5),\n\tIWL_RX_MPDU_STATUS_MIC_OK\t\t= BIT(6),\n\tIWL_RX_MPDU_RES_STATUS_TTAK_OK\t\t= BIT(7),\n\t \n\tIWL_RX_MPDU_STATUS_REPLAY_ERROR\t\t= BIT(7),\n\tIWL_RX_MPDU_STATUS_SEC_MASK\t\t= 0x7 << 8,\n\tIWL_RX_MPDU_STATUS_SEC_UNKNOWN\t\t= IWL_RX_MPDU_STATUS_SEC_MASK,\n\tIWL_RX_MPDU_STATUS_SEC_NONE\t\t= 0x0 << 8,\n\tIWL_RX_MPDU_STATUS_SEC_WEP\t\t= 0x1 << 8,\n\tIWL_RX_MPDU_STATUS_SEC_CCM\t\t= 0x2 << 8,\n\tIWL_RX_MPDU_STATUS_SEC_TKIP\t\t= 0x3 << 8,\n\tIWL_RX_MPDU_STATUS_SEC_EXT_ENC\t\t= 0x4 << 8,\n\tIWL_RX_MPDU_STATUS_SEC_GCM\t\t= 0x5 << 8,\n\tIWL_RX_MPDU_STATUS_DECRYPTED\t\t= BIT(11),\n\tIWL_RX_MPDU_STATUS_ROBUST_MNG_FRAME\t= BIT(15),\n\n\tIWL_RX_MPDU_STATUS_DUPLICATE\t\t= BIT(22),\n\n\tIWL_RX_MPDU_STATUS_STA_ID\t\t= 0x1f000000,\n};\n\n#define IWL_RX_REORDER_DATA_INVALID_BAID 0x7f\n\nenum iwl_rx_mpdu_reorder_data {\n\tIWL_RX_MPDU_REORDER_NSSN_MASK\t\t= 0x00000fff,\n\tIWL_RX_MPDU_REORDER_SN_MASK\t\t= 0x00fff000,\n\tIWL_RX_MPDU_REORDER_SN_SHIFT\t\t= 12,\n\tIWL_RX_MPDU_REORDER_BAID_MASK\t\t= 0x7f000000,\n\tIWL_RX_MPDU_REORDER_BAID_SHIFT\t\t= 24,\n\tIWL_RX_MPDU_REORDER_BA_OLD_SN\t\t= 0x80000000,\n};\n\nenum iwl_rx_mpdu_phy_info {\n\tIWL_RX_MPDU_PHY_AMPDU\t\t= BIT(5),\n\tIWL_RX_MPDU_PHY_AMPDU_TOGGLE\t= BIT(6),\n\tIWL_RX_MPDU_PHY_SHORT_PREAMBLE\t= BIT(7),\n\t \n\tIWL_RX_MPDU_PHY_NCCK_ADDTL_NTFY\t= BIT(7),\n\tIWL_RX_MPDU_PHY_TSF_OVERLOAD\t= BIT(8),\n};\n\nenum iwl_rx_mpdu_mac_info {\n\tIWL_RX_MPDU_PHY_MAC_INDEX_MASK\t\t= 0x0f,\n\tIWL_RX_MPDU_PHY_PHY_INDEX_MASK\t\t= 0xf0,\n};\n\n \nenum iwl_rx_phy_he_data0 {\n\t \n\tIWL_RX_PHY_DATA0_HE_BEAM_CHNG\t\t\t\t= 0x00000001,\n\tIWL_RX_PHY_DATA0_HE_UPLINK\t\t\t\t= 0x00000002,\n\tIWL_RX_PHY_DATA0_HE_BSS_COLOR_MASK\t\t\t= 0x000000fc,\n\tIWL_RX_PHY_DATA0_HE_SPATIAL_REUSE_MASK\t\t\t= 0x00000f00,\n\t \n\tIWL_RX_PHY_DATA0_HE_TXOP_DUR_MASK\t\t\t= 0x000fe000,\n\tIWL_RX_PHY_DATA0_HE_LDPC_EXT_SYM\t\t\t= 0x00100000,\n\tIWL_RX_PHY_DATA0_HE_PRE_FEC_PAD_MASK\t\t\t= 0x00600000,\n\tIWL_RX_PHY_DATA0_HE_PE_DISAMBIG\t\t\t\t= 0x00800000,\n\tIWL_RX_PHY_DATA0_HE_DOPPLER\t\t\t\t= 0x01000000,\n\t \n\tIWL_RX_PHY_DATA0_HE_DELIM_EOF\t\t\t\t= 0x80000000,\n};\n\n \nenum iwl_rx_phy_eht_data0 {\n\t \n\tIWL_RX_PHY_DATA0_EHT_VALIDATE\t\t\t\t= BIT(0),\n\tIWL_RX_PHY_DATA0_EHT_UPLINK\t\t\t\t= BIT(1),\n\tIWL_RX_PHY_DATA0_EHT_BSS_COLOR_MASK\t\t\t= 0x000000fc,\n\tIWL_RX_PHY_DATA0_ETH_SPATIAL_REUSE_MASK\t\t\t= 0x00000f00,\n\tIWL_RX_PHY_DATA0_EHT_PS160\t\t\t\t= BIT(12),\n\tIWL_RX_PHY_DATA0_EHT_TXOP_DUR_MASK\t\t\t= 0x000fe000,\n\tIWL_RX_PHY_DATA0_EHT_LDPC_EXT_SYM\t\t\t= BIT(20),\n\tIWL_RX_PHY_DATA0_EHT_PRE_FEC_PAD_MASK\t\t\t= 0x00600000,\n\tIWL_RX_PHY_DATA0_EHT_PE_DISAMBIG\t\t\t= BIT(23),\n\tIWL_RX_PHY_DATA0_EHT_BW320_SLOT\t\t\t\t= BIT(24),\n\tIWL_RX_PHY_DATA0_EHT_SIGA_CRC_OK\t\t\t= BIT(25),\n\tIWL_RX_PHY_DATA0_EHT_PHY_VER\t\t\t\t= 0x1c000000,\n\t \n\tIWL_RX_PHY_DATA0_EHT_DELIM_EOF\t\t\t\t= BIT(31),\n};\n\nenum iwl_rx_phy_info_type {\n\tIWL_RX_PHY_INFO_TYPE_NONE\t\t\t\t= 0,\n\tIWL_RX_PHY_INFO_TYPE_CCK\t\t\t\t= 1,\n\tIWL_RX_PHY_INFO_TYPE_OFDM_LGCY\t\t\t\t= 2,\n\tIWL_RX_PHY_INFO_TYPE_HT\t\t\t\t\t= 3,\n\tIWL_RX_PHY_INFO_TYPE_VHT_SU\t\t\t\t= 4,\n\tIWL_RX_PHY_INFO_TYPE_VHT_MU\t\t\t\t= 5,\n\tIWL_RX_PHY_INFO_TYPE_HE_SU\t\t\t\t= 6,\n\tIWL_RX_PHY_INFO_TYPE_HE_MU\t\t\t\t= 7,\n\tIWL_RX_PHY_INFO_TYPE_HE_TB\t\t\t\t= 8,\n\tIWL_RX_PHY_INFO_TYPE_HE_MU_EXT\t\t\t\t= 9,\n\tIWL_RX_PHY_INFO_TYPE_HE_TB_EXT\t\t\t\t= 10,\n\tIWL_RX_PHY_INFO_TYPE_EHT_MU\t\t\t\t= 11,\n\tIWL_RX_PHY_INFO_TYPE_EHT_TB\t\t\t\t= 12,\n\tIWL_RX_PHY_INFO_TYPE_EHT_MU_EXT\t\t\t\t= 13,\n\tIWL_RX_PHY_INFO_TYPE_EHT_TB_EXT\t\t\t\t= 14,\n};\n\n \nenum iwl_rx_phy_common_data1 {\n\t \n\tIWL_RX_PHY_DATA1_INFO_TYPE_MASK\t\t\t\t= 0xf0000000,\n\n\t \n\tIWL_RX_PHY_DATA1_LSIG_LEN_MASK\t\t\t\t= 0x0fff0000,\n};\n\n \nenum iwl_rx_phy_he_data1 {\n\t \n\tIWL_RX_PHY_DATA1_HE_MU_SIGB_COMPRESSION\t\t\t= 0x00000001,\n\tIWL_RX_PHY_DATA1_HE_MU_SIBG_SYM_OR_USER_NUM_MASK\t= 0x0000001e,\n\n\t \n\tIWL_RX_PHY_DATA1_HE_LTF_NUM_MASK\t\t\t= 0x000000e0,\n\tIWL_RX_PHY_DATA1_HE_RU_ALLOC_SEC80\t\t\t= 0x00000100,\n\t \n\tIWL_RX_PHY_DATA1_HE_RU_ALLOC_MASK\t\t\t= 0x0000fe00,\n\n\t \n\tIWL_RX_PHY_DATA1_HE_TB_PILOT_TYPE\t\t\t= 0x00000001,\n\tIWL_RX_PHY_DATA1_HE_TB_LOW_SS_MASK\t\t\t= 0x0000000e,\n};\n\n \nenum iwl_rx_phy_eht_data1 {\n\t \n\tIWL_RX_PHY_DATA1_EHT_MU_NUM_SIG_SYM_USIGA2\t= 0x0000001f,\n\t \n\tIWL_RX_PHY_DATA1_EHT_TB_PILOT_TYPE\t\t= BIT(0),\n\tIWL_RX_PHY_DATA1_EHT_TB_LOW_SS\t\t\t= 0x0000001e,\n\n\t \n\t \n\tIWL_RX_PHY_DATA1_EHT_SIG_LTF_NUM\t\t= 0x000000e0,\n\tIWL_RX_PHY_DATA1_EHT_RU_ALLOC_B0\t\t= 0x00000100,\n\tIWL_RX_PHY_DATA1_EHT_RU_ALLOC_B1_B7\t\t= 0x0000fe00,\n};\n\n \nenum iwl_rx_phy_he_data2 {\n\t \n\t \n\tIWL_RX_PHY_DATA2_HE_MU_EXT_CH1_RU0\t\t= 0x000000ff,  \n\tIWL_RX_PHY_DATA2_HE_MU_EXT_CH1_RU2\t\t= 0x0000ff00,  \n\tIWL_RX_PHY_DATA2_HE_MU_EXT_CH2_RU0\t\t= 0x00ff0000,  \n\tIWL_RX_PHY_DATA2_HE_MU_EXT_CH2_RU2\t\t= 0xff000000,  \n\n\t \n\tIWL_RX_PHY_DATA2_HE_TB_EXT_SPTL_REUSE1\t\t= 0x0000000f,\n\tIWL_RX_PHY_DATA2_HE_TB_EXT_SPTL_REUSE2\t\t= 0x000000f0,\n\tIWL_RX_PHY_DATA2_HE_TB_EXT_SPTL_REUSE3\t\t= 0x00000f00,\n\tIWL_RX_PHY_DATA2_HE_TB_EXT_SPTL_REUSE4\t\t= 0x0000f000,\n};\n\n \nenum iwl_rx_phy_he_data3 {\n\t \n\tIWL_RX_PHY_DATA3_HE_MU_EXT_CH1_RU1\t\t= 0x000000ff,  \n\tIWL_RX_PHY_DATA3_HE_MU_EXT_CH1_RU3\t\t= 0x0000ff00,  \n\tIWL_RX_PHY_DATA3_HE_MU_EXT_CH2_RU1\t\t= 0x00ff0000,  \n\tIWL_RX_PHY_DATA3_HE_MU_EXT_CH2_RU3\t\t= 0xff000000,  \n};\n\n \nenum iwl_rx_phy_he_he_data4 {\n\t \n\tIWL_RX_PHY_DATA4_HE_MU_EXT_CH1_CTR_RU\t\t\t= 0x0001,\n\tIWL_RX_PHY_DATA4_HE_MU_EXT_CH2_CTR_RU\t\t\t= 0x0002,\n\tIWL_RX_PHY_DATA4_HE_MU_EXT_CH1_CRC_OK\t\t\t= 0x0004,\n\tIWL_RX_PHY_DATA4_HE_MU_EXT_CH2_CRC_OK\t\t\t= 0x0008,\n\tIWL_RX_PHY_DATA4_HE_MU_EXT_SIGB_MCS_MASK\t\t= 0x00f0,\n\tIWL_RX_PHY_DATA4_HE_MU_EXT_SIGB_DCM\t\t\t= 0x0100,\n\tIWL_RX_PHY_DATA4_HE_MU_EXT_PREAMBLE_PUNC_TYPE_MASK\t= 0x0600,\n};\n\n \nenum iwl_rx_phy_eht_data2 {\n\t \n\t \n\tIWL_RX_PHY_DATA2_EHT_MU_EXT_RU_ALLOC_A1\t= 0x000001ff,\n\tIWL_RX_PHY_DATA2_EHT_MU_EXT_RU_ALLOC_A2\t= 0x0003fe00,\n\tIWL_RX_PHY_DATA2_EHT_MU_EXT_RU_ALLOC_B1\t= 0x07fc0000,\n\n\t \n\tIWL_RX_PHY_DATA2_EHT_TB_EXT_TRIG_SIGA1\t= 0xffffffff,\n};\n\n \nenum iwl_rx_phy_eht_data3 {\n\t \n\t \n\tIWL_RX_PHY_DATA3_EHT_MU_EXT_RU_ALLOC_B2\t= 0x000001ff,\n\tIWL_RX_PHY_DATA3_EHT_MU_EXT_RU_ALLOC_C1\t= 0x0003fe00,\n\tIWL_RX_PHY_DATA3_EHT_MU_EXT_RU_ALLOC_C2\t= 0x07fc0000,\n};\n\n \nenum iwl_rx_phy_eht_data4 {\n\t \n\t \n\tIWL_RX_PHY_DATA4_EHT_MU_EXT_RU_ALLOC_D1\t= 0x000001ff,\n\tIWL_RX_PHY_DATA4_EHT_MU_EXT_RU_ALLOC_D2\t= 0x0003fe00,\n\tIWL_RX_PHY_DATA4_EHT_MU_EXT_SIGB_MCS\t= 0x000c0000,\n};\n\n \nenum iwl_rx_phy_data5 {\n\t \n\tIWL_RX_PHY_DATA5_EHT_TYPE_AND_COMP\t\t= 0x00000003,\n\t \n\tIWL_RX_PHY_DATA5_EHT_TB_SPATIAL_REUSE1\t\t= 0x0000003c,\n\tIWL_RX_PHY_DATA5_EHT_TB_SPATIAL_REUSE2\t\t= 0x000003c0,\n\t \n\tIWL_RX_PHY_DATA5_EHT_MU_PUNC_CH_CODE\t\t= 0x0000007c,\n\tIWL_RX_PHY_DATA5_EHT_MU_STA_ID_USR\t\t= 0x0003ff80,\n\tIWL_RX_PHY_DATA5_EHT_MU_NUM_USR_NON_OFDMA\t= 0x001c0000,\n\tIWL_RX_PHY_DATA5_EHT_MU_SPATIAL_CONF_USR_FIELD\t= 0x0fe00000,\n};\n\n \nstruct iwl_rx_mpdu_desc_v1 {\n\t \n\tunion {\n\t\t \n\t\t__le32 rss_hash;\n\n\t\t \n\t\t__le32 phy_data2;\n\t};\n\n\t \n\tunion {\n\t\t \n\t\t__le32 filter_match;\n\n\t\t \n\t\t__le32 phy_data3;\n\t};\n\n\t \n\t \n\t__le32 rate_n_flags;\n\t \n\t \n\tu8 energy_a;\n\t \n\tu8 energy_b;\n\t \n\tu8 channel;\n\t \n\tu8 mac_context;\n\t \n\t \n\t__le32 gp2_on_air_rise;\n\t \n\tunion {\n\t\t \n\t\t__le64 tsf_on_air_rise;\n\n\t\tstruct {\n\t\t\t \n\t\t\t__le32 phy_data0;\n\t\t\t \n\t\t\t__le32 phy_data1;\n\t\t};\n\t};\n} __packed;  \n\n \nstruct iwl_rx_mpdu_desc_v3 {\n\t \n\tunion {\n\t\t \n\t\t__le32 filter_match;\n\n\t\t \n\t\t__le32 phy_data3;\n\t};\n\n\t \n\tunion {\n\t\t \n\t\t__le32 rss_hash;\n\n\t\t \n\t\t__le32 phy_data2;\n\t};\n\t \n\t \n\t__le32 partial_hash;\n\t \n\t \n\t__be16 raw_xsum;\n\t \n\t__le16 reserved_xsum;\n\t \n\t \n\t__le32 rate_n_flags;\n\t \n\t \n\tu8 energy_a;\n\t \n\tu8 energy_b;\n\t \n\tu8 channel;\n\t \n\tu8 mac_context;\n\t \n\t \n\t__le32 gp2_on_air_rise;\n\t \n\tunion {\n\t\t \n\t\t__le64 tsf_on_air_rise;\n\n\t\tstruct {\n\t\t\t \n\t\t\t__le32 phy_data0;\n\t\t\t \n\t\t\t__le32 phy_data1;\n\t\t};\n\t};\n\t \n\t \n\t__le32 phy_data5;\n\t \n\t \n\t__le32 reserved[1];\n} __packed;  \n\n \nstruct iwl_rx_mpdu_desc {\n\t \n\t \n\t__le16 mpdu_len;\n\t \n\tu8 mac_flags1;\n\t \n\tu8 mac_flags2;\n\t \n\t \n\tu8 amsdu_info;\n\t \n\t__le16 phy_info;\n\t \n\tu8 mac_phy_idx;\n\t \n\tunion {\n\t\tstruct {\n\t\t\t \n\t\t\t \n\t\t\t__le16 raw_csum;\n\n\t\t\tunion {\n\t\t\t\t \n\t\t\t\t__le16 l3l4_flags;\n\n\t\t\t\t \n\t\t\t\t__le16 phy_data4;\n\t\t\t};\n\t\t};\n\t\t \n\t\t__le32 phy_eht_data4;\n\t};\n\t \n\t \n\t__le32 status;\n\n\t \n\t \n\t__le32 reorder_data;\n\n\tunion {\n\t\tstruct iwl_rx_mpdu_desc_v1 v1;\n\t\tstruct iwl_rx_mpdu_desc_v3 v3;\n\t};\n} __packed;  \n\n#define IWL_RX_DESC_SIZE_V1 offsetofend(struct iwl_rx_mpdu_desc, v1)\n\n#define RX_NO_DATA_CHAIN_A_POS\t\t0\n#define RX_NO_DATA_CHAIN_A_MSK\t\t(0xff << RX_NO_DATA_CHAIN_A_POS)\n#define RX_NO_DATA_CHAIN_B_POS\t\t8\n#define RX_NO_DATA_CHAIN_B_MSK\t\t(0xff << RX_NO_DATA_CHAIN_B_POS)\n#define RX_NO_DATA_CHANNEL_POS\t\t16\n#define RX_NO_DATA_CHANNEL_MSK\t\t(0xff << RX_NO_DATA_CHANNEL_POS)\n\n#define RX_NO_DATA_INFO_TYPE_POS\t0\n#define RX_NO_DATA_INFO_TYPE_MSK\t(0xff << RX_NO_DATA_INFO_TYPE_POS)\n#define RX_NO_DATA_INFO_TYPE_NONE\t0\n#define RX_NO_DATA_INFO_TYPE_RX_ERR\t1\n#define RX_NO_DATA_INFO_TYPE_NDP\t2\n#define RX_NO_DATA_INFO_TYPE_MU_UNMATCHED\t3\n#define RX_NO_DATA_INFO_TYPE_TB_UNMATCHED\t4\n\n#define RX_NO_DATA_INFO_ERR_POS\t\t8\n#define RX_NO_DATA_INFO_ERR_MSK\t\t(0xff << RX_NO_DATA_INFO_ERR_POS)\n#define RX_NO_DATA_INFO_ERR_NONE\t0\n#define RX_NO_DATA_INFO_ERR_BAD_PLCP\t1\n#define RX_NO_DATA_INFO_ERR_UNSUPPORTED_RATE\t2\n#define RX_NO_DATA_INFO_ERR_NO_DELIM\t\t3\n#define RX_NO_DATA_INFO_ERR_BAD_MAC_HDR\t4\n#define RX_NO_DATA_INFO_LOW_ENERGY\t\t5\n\n#define RX_NO_DATA_FRAME_TIME_POS\t0\n#define RX_NO_DATA_FRAME_TIME_MSK\t(0xfffff << RX_NO_DATA_FRAME_TIME_POS)\n\n#define RX_NO_DATA_RX_VEC0_HE_NSTS_MSK\t0x03800000\n#define RX_NO_DATA_RX_VEC0_VHT_NSTS_MSK\t0x38000000\n#define RX_NO_DATA_RX_VEC2_EHT_NSTS_MSK\t0x00f00000\n\n \nenum iwl_rx_usig_a1 {\n\tIWL_RX_USIG_A1_ENHANCED_WIFI_VER_ID\t= 0x00000007,\n\tIWL_RX_USIG_A1_BANDWIDTH\t\t= 0x00000038,\n\tIWL_RX_USIG_A1_UL_FLAG\t\t\t= 0x00000040,\n\tIWL_RX_USIG_A1_BSS_COLOR\t\t= 0x00001f80,\n\tIWL_RX_USIG_A1_TXOP_DURATION\t\t= 0x000fe000,\n\tIWL_RX_USIG_A1_DISREGARD\t\t= 0x01f00000,\n\tIWL_RX_USIG_A1_VALIDATE\t\t\t= 0x02000000,\n\tIWL_RX_USIG_A1_EHT_BW320_SLOT\t\t= 0x04000000,\n\tIWL_RX_USIG_A1_EHT_TYPE\t\t\t= 0x18000000,\n\tIWL_RX_USIG_A1_RDY\t\t\t= 0x80000000,\n};\n\n \nenum iwl_rx_usig_a2_eht {\n\tIWL_RX_USIG_A2_EHT_PPDU_TYPE\t\t= 0x00000003,\n\tIWL_RX_USIG_A2_EHT_USIG2_VALIDATE_B2\t= 0x00000004,\n\tIWL_RX_USIG_A2_EHT_PUNC_CHANNEL\t\t= 0x000000f8,\n\tIWL_RX_USIG_A2_EHT_USIG2_VALIDATE_B8\t= 0x00000100,\n\tIWL_RX_USIG_A2_EHT_SIG_MCS\t\t= 0x00000600,\n\tIWL_RX_USIG_A2_EHT_SIG_SYM_NUM\t\t= 0x0000f800,\n\tIWL_RX_USIG_A2_EHT_TRIG_SPATIAL_REUSE_1 = 0x000f0000,\n\tIWL_RX_USIG_A2_EHT_TRIG_SPATIAL_REUSE_2 = 0x00f00000,\n\tIWL_RX_USIG_A2_EHT_TRIG_USIG2_DISREGARD\t= 0x1f000000,\n\tIWL_RX_USIG_A2_EHT_CRC_OK\t\t= 0x40000000,\n\tIWL_RX_USIG_A2_EHT_RDY\t\t\t= 0x80000000,\n};\n\n \nstruct iwl_rx_no_data {\n\t__le32 info;\n\t__le32 rssi;\n\t__le32 on_air_rise_time;\n\t__le32 fr_time;\n\t__le32 rate;\n\t__le32 phy_info[2];\n\t__le32 rx_vec[2];\n} __packed;  \n\n \nstruct iwl_rx_no_data_ver_3 {\n\t__le32 info;\n\t__le32 rssi;\n\t__le32 on_air_rise_time;\n\t__le32 fr_time;\n\t__le32 rate;\n\t__le32 phy_info[2];\n\t__le32 rx_vec[4];\n} __packed;  \n\nstruct iwl_frame_release {\n\tu8 baid;\n\tu8 reserved;\n\t__le16 nssn;\n};\n\n \nenum iwl_bar_frame_release_sta_tid {\n\tIWL_BAR_FRAME_RELEASE_TID_MASK = 0x0000000f,\n\tIWL_BAR_FRAME_RELEASE_STA_MASK = 0x000001f0,\n};\n\n \nenum iwl_bar_frame_release_ba_info {\n\tIWL_BAR_FRAME_RELEASE_NSSN_MASK\t= 0x00000fff,\n\tIWL_BAR_FRAME_RELEASE_SN_MASK\t= 0x00fff000,\n\tIWL_BAR_FRAME_RELEASE_BAID_MASK\t= 0x3f000000,\n};\n\n \nstruct iwl_bar_frame_release {\n\t__le32 sta_tid;\n\t__le32 ba_info;\n} __packed;  \n\nenum iwl_rss_hash_func_en {\n\tIWL_RSS_HASH_TYPE_IPV4_TCP,\n\tIWL_RSS_HASH_TYPE_IPV4_UDP,\n\tIWL_RSS_HASH_TYPE_IPV4_PAYLOAD,\n\tIWL_RSS_HASH_TYPE_IPV6_TCP,\n\tIWL_RSS_HASH_TYPE_IPV6_UDP,\n\tIWL_RSS_HASH_TYPE_IPV6_PAYLOAD,\n};\n\n#define IWL_RSS_HASH_KEY_CNT 10\n#define IWL_RSS_INDIRECTION_TABLE_SIZE 128\n#define IWL_RSS_ENABLE 1\n\n \nstruct iwl_rss_config_cmd {\n\t__le32 flags;\n\tu8 hash_mask;\n\tu8 reserved[3];\n\t__le32 secret_key[IWL_RSS_HASH_KEY_CNT];\n\tu8 indirection_table[IWL_RSS_INDIRECTION_TABLE_SIZE];\n} __packed;  \n\n#define IWL_MULTI_QUEUE_SYNC_SENDER_POS 0\n#define IWL_MULTI_QUEUE_SYNC_SENDER_MSK 0xf\n\n \nstruct iwl_rxq_sync_cmd {\n\t__le32 flags;\n\t__le32 rxq_mask;\n\t__le32 count;\n\tu8 payload[];\n} __packed;  \n\n \nstruct iwl_rxq_sync_notification {\n\t__le32 count;\n\tu8 payload[];\n} __packed;  \n\n \nenum iwl_mvm_pm_event {\n\tIWL_MVM_PM_EVENT_AWAKE,\n\tIWL_MVM_PM_EVENT_ASLEEP,\n\tIWL_MVM_PM_EVENT_UAPSD,\n\tIWL_MVM_PM_EVENT_PS_POLL,\n};  \n\n \nstruct iwl_mvm_pm_state_notification {\n\tu8 sta_id;\n\tu8 type;\n\t \n\t__le16 reserved;\n} __packed;  \n\n#define BA_WINDOW_STREAMS_MAX\t\t16\n#define BA_WINDOW_STATUS_TID_MSK\t0x000F\n#define BA_WINDOW_STATUS_STA_ID_POS\t4\n#define BA_WINDOW_STATUS_STA_ID_MSK\t0x01F0\n#define BA_WINDOW_STATUS_VALID_MSK\tBIT(9)\n\n \nstruct iwl_ba_window_status_notif {\n\t__le64 bitmap[BA_WINDOW_STREAMS_MAX];\n\t__le16 ra_tid[BA_WINDOW_STREAMS_MAX];\n\t__le32 start_seq_num[BA_WINDOW_STREAMS_MAX];\n\t__le16 mpdu_rx_count[BA_WINDOW_STREAMS_MAX];\n} __packed;  \n\n \nstruct iwl_rfh_queue_data {\n\tu8 q_num;\n\tu8 enable;\n\t__le16 reserved;\n\t__le64 urbd_stts_wrptr;\n\t__le64 fr_bd_cb;\n\t__le64 ur_bd_cb;\n\t__le32 fr_bd_wid;\n} __packed;  \n\n \nstruct iwl_rfh_queue_config {\n\tu8 num_queues;\n\tu8 reserved[3];\n\tstruct iwl_rfh_queue_data data[];\n} __packed;  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}