--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Test_WAVreader.twx Test_WAVreader.ncd -o Test_WAVreader.twr
Test_WAVreader.pcf -ucf ADC_DAC.ucf -ucf GenIO.ucf -ucf LCD.ucf -ucf
PS2_USB_SDC.ucf

Design file:              Test_WAVreader.ncd
Physical constraint file: Test_WAVreader.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39586 paths analyzed, 2753 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.833ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/adrSec_17 (SLICE_X0Y40.G1), 485 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_17 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.833ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_17 to XLXI_2/XLXI_1/XLXI_90/adrSec_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.YQ      Tcko                  0.652   XLXI_2/XLXI_1/XLXI_90/State<17>
                                                       XLXI_2/XLXI_1/XLXI_90/State_17
    SLICE_X4Y2.G2        net (fanout=40)       2.947   XLXI_2/XLXI_1/XLXI_90/State<17>
    SLICE_X4Y2.Y         Tilo                  0.759   XLXI_2/N291
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>24
    SLICE_X2Y23.G1       net (fanout=9)        3.079   XLXI_2/XLXI_1/XLXI_90/N43
    SLICE_X2Y23.Y        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0
    SLICE_X2Y23.F3       net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0/O
    SLICE_X2Y23.X        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.F1       net (fanout=1)        1.128   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.COUT     Topcyf                1.162   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_lut<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.Y        Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<17>
    SLICE_X0Y40.G1       net (fanout=1)        0.686   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<17>
    SLICE_X0Y40.CLK      Tgck                  0.892   XLXI_2/XLXI_1/XLXI_90/adrSec<17>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<17>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_17
    -------------------------------------------------  ---------------------------
    Total                                     13.833ns (5.970ns logic, 7.863ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_17 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.624ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_17 to XLXI_2/XLXI_1/XLXI_90/adrSec_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.YQ      Tcko                  0.652   XLXI_2/XLXI_1/XLXI_90/State<17>
                                                       XLXI_2/XLXI_1/XLXI_90/State_17
    SLICE_X4Y2.G2        net (fanout=40)       2.947   XLXI_2/XLXI_1/XLXI_90/State<17>
    SLICE_X4Y2.Y         Tilo                  0.759   XLXI_2/N291
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>24
    SLICE_X2Y23.G1       net (fanout=9)        3.079   XLXI_2/XLXI_1/XLXI_90/N43
    SLICE_X2Y23.Y        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0
    SLICE_X2Y23.F3       net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0/O
    SLICE_X2Y23.X        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.F1       net (fanout=1)        1.128   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.COUT     Topcyf                0.953   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.Y        Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<17>
    SLICE_X0Y40.G1       net (fanout=1)        0.686   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<17>
    SLICE_X0Y40.CLK      Tgck                  0.892   XLXI_2/XLXI_1/XLXI_90/adrSec<17>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<17>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_17
    -------------------------------------------------  ---------------------------
    Total                                     13.624ns (5.761ns logic, 7.863ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_11 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.614ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_11 to XLXI_2/XLXI_1/XLXI_90/adrSec_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.XQ      Tcko                  0.592   XLXI_2/XLXI_1/XLXI_90/State<11>
                                                       XLXI_2/XLXI_1/XLXI_90/State_11
    SLICE_X4Y2.G3        net (fanout=35)       2.788   XLXI_2/XLXI_1/XLXI_90/State<11>
    SLICE_X4Y2.Y         Tilo                  0.759   XLXI_2/N291
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>24
    SLICE_X2Y23.G1       net (fanout=9)        3.079   XLXI_2/XLXI_1/XLXI_90/N43
    SLICE_X2Y23.Y        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0
    SLICE_X2Y23.F3       net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0/O
    SLICE_X2Y23.X        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.F1       net (fanout=1)        1.128   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.COUT     Topcyf                1.162   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_lut<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.Y        Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<17>
    SLICE_X0Y40.G1       net (fanout=1)        0.686   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<17>
    SLICE_X0Y40.CLK      Tgck                  0.892   XLXI_2/XLXI_1/XLXI_90/adrSec<17>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<17>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_17
    -------------------------------------------------  ---------------------------
    Total                                     13.614ns (5.910ns logic, 7.704ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/State_23 (SLICE_X27Y36.G4), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.818ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.XQ      Tcko                  0.591   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3
    SLICE_X52Y28.G1      net (fanout=24)       5.905   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
    SLICE_X52Y28.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/NextState_and0004102
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000421
    SLICE_X53Y28.F1      net (fanout=1)        0.156   XLXI_2/XLXI_1/XLXI_90/NextState_and000421
    SLICE_X53Y28.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/NextState_and000468
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000468
    SLICE_X30Y28.G1      net (fanout=1)        1.148   XLXI_2/XLXI_1/XLXI_90/NextState_and000468
    SLICE_X30Y28.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004180
    SLICE_X30Y28.F4      net (fanout=2)        0.045   XLXI_2/XLXI_1/XLXI_90/NextState_and0004
    SLICE_X30Y28.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X28Y31.G4      net (fanout=1)        0.410   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X28Y31.X       Tif5x                 1.152   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_F
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y36.G4      net (fanout=1)        0.593   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y36.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     13.818ns (5.561ns logic, 8.257ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.807ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.XQ      Tcko                  0.591   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_3
    SLICE_X52Y28.F1      net (fanout=24)       5.900   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
    SLICE_X52Y28.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/NextState_and0004102
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004102
    SLICE_X52Y29.F1      net (fanout=1)        0.119   XLXI_2/XLXI_1/XLXI_90/NextState_and0004102
    SLICE_X52Y29.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
    SLICE_X30Y28.G2      net (fanout=1)        1.124   XLXI_2/XLXI_1/XLXI_90/NextState_and0004149
    SLICE_X30Y28.Y       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and0004180
    SLICE_X30Y28.F4      net (fanout=2)        0.045   XLXI_2/XLXI_1/XLXI_90/NextState_and0004
    SLICE_X30Y28.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X28Y31.G4      net (fanout=1)        0.410   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>126
    SLICE_X28Y31.X       Tif5x                 1.152   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_F
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y36.G4      net (fanout=1)        0.593   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y36.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     13.807ns (5.616ns logic, 8.191ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/State_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.467ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2 to XLXI_2/XLXI_1/XLXI_90/State_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.YQ      Tcko                  0.587   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<3>
                                                       XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO_2
    SLICE_X16Y25.F2      net (fanout=22)       4.054   XLXI_2/XLXI_1/XLXI_86/XLXI_1/regMISO<2>
    SLICE_X16Y25.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/nrClus<18>
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y28.F3      net (fanout=1)        0.273   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000011
    SLICE_X16Y28.X       Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16
                                                       XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq000025
    SLICE_X29Y29.G4      net (fanout=1)        0.680   XLXI_2/XLXI_1/XLXI_90/ffSpC32n16_cmp_eq0000
    SLICE_X29Y29.Y       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000511
    SLICE_X29Y29.F4      net (fanout=6)        0.110   XLXI_2/XLXI_1/XLXI_90/N33
    SLICE_X29Y29.X       Tilo                  0.704   XLXI_2/XLXI_1/XLXI_90/N97
                                                       XLXI_2/XLXI_1/XLXI_90/NextState_and000521
    SLICE_X28Y30.F1      net (fanout=1)        0.409   XLXI_2/XLXI_1/XLXI_90/N97
    SLICE_X28Y30.X       Tilo                  0.759   XLXI_2/N380
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150_SW0
    SLICE_X28Y31.BX      net (fanout=1)        0.433   XLXI_2/N380
    SLICE_X28Y31.X       Tbxx                  0.806   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y36.G4      net (fanout=1)        0.593   XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>150
    SLICE_X27Y36.CLK     Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/State<23>
                                                       XLXI_2/XLXI_1/XLXI_90/State_mux0002<8>1771
                                                       XLXI_2/XLXI_1/XLXI_90/State_23
    -------------------------------------------------  ---------------------------
    Total                                     12.467ns (5.915ns logic, 6.552ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/adrSec_21 (SLICE_X3Y51.G2), 569 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_17 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.654ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_17 to XLXI_2/XLXI_1/XLXI_90/adrSec_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.YQ      Tcko                  0.652   XLXI_2/XLXI_1/XLXI_90/State<17>
                                                       XLXI_2/XLXI_1/XLXI_90/State_17
    SLICE_X4Y2.G2        net (fanout=40)       2.947   XLXI_2/XLXI_1/XLXI_90/State<17>
    SLICE_X4Y2.Y         Tilo                  0.759   XLXI_2/N291
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>24
    SLICE_X2Y23.G1       net (fanout=9)        3.079   XLXI_2/XLXI_1/XLXI_90/N43
    SLICE_X2Y23.Y        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0
    SLICE_X2Y23.F3       net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0/O
    SLICE_X2Y23.X        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.F1       net (fanout=1)        1.128   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.COUT     Topcyf                1.162   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_lut<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X3Y45.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<19>
    SLICE_X3Y46.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<19>
    SLICE_X3Y46.Y        Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<20>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<20>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<21>
    SLICE_X3Y51.G2       net (fanout=1)        0.326   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<21>
    SLICE_X3Y51.CLK      Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/adrSec<21>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<21>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_21
    -------------------------------------------------  ---------------------------
    Total                                     13.654ns (6.151ns logic, 7.503ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_17 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.445ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_17 to XLXI_2/XLXI_1/XLXI_90/adrSec_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y37.YQ      Tcko                  0.652   XLXI_2/XLXI_1/XLXI_90/State<17>
                                                       XLXI_2/XLXI_1/XLXI_90/State_17
    SLICE_X4Y2.G2        net (fanout=40)       2.947   XLXI_2/XLXI_1/XLXI_90/State<17>
    SLICE_X4Y2.Y         Tilo                  0.759   XLXI_2/N291
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>24
    SLICE_X2Y23.G1       net (fanout=9)        3.079   XLXI_2/XLXI_1/XLXI_90/N43
    SLICE_X2Y23.Y        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0
    SLICE_X2Y23.F3       net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0/O
    SLICE_X2Y23.X        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.F1       net (fanout=1)        1.128   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.COUT     Topcyf                0.953   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X3Y45.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<19>
    SLICE_X3Y46.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<19>
    SLICE_X3Y46.Y        Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<20>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<20>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<21>
    SLICE_X3Y51.G2       net (fanout=1)        0.326   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<21>
    SLICE_X3Y51.CLK      Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/adrSec<21>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<21>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_21
    -------------------------------------------------  ---------------------------
    Total                                     13.445ns (5.942ns logic, 7.503ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/XLXI_1/XLXI_90/State_11 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/adrSec_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.435ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/XLXI_1/XLXI_90/State_11 to XLXI_2/XLXI_1/XLXI_90/adrSec_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.XQ      Tcko                  0.592   XLXI_2/XLXI_1/XLXI_90/State<11>
                                                       XLXI_2/XLXI_1/XLXI_90/State_11
    SLICE_X4Y2.G3        net (fanout=35)       2.788   XLXI_2/XLXI_1/XLXI_90/State<11>
    SLICE_X4Y2.Y         Tilo                  0.759   XLXI_2/N291
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<15>24
    SLICE_X2Y23.G1       net (fanout=9)        3.079   XLXI_2/XLXI_1/XLXI_90/N43
    SLICE_X2Y23.Y        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0
    SLICE_X2Y23.F3       net (fanout=1)        0.023   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>_SW0/O
    SLICE_X2Y23.X        Tilo                  0.759   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.F1       net (fanout=1)        1.128   XLXI_2/XLXI_1/XLXI_90/adrSec_mux0003<10>
    SLICE_X3Y42.COUT     Topcyf                1.162   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_lut<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<12>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<13>
    SLICE_X3Y43.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<14>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<15>
    SLICE_X3Y44.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<16>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<17>
    SLICE_X3Y45.COUT     Tbyp                  0.118   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<18>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<19>
    SLICE_X3Y46.CIN      net (fanout=1)        0.000   XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<19>
    SLICE_X3Y46.Y        Tciny                 0.869   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<20>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_cy<20>
                                                       XLXI_2/XLXI_1/XLXI_90/Madd_adrSec_share0000_xor<21>
    SLICE_X3Y51.G2       net (fanout=1)        0.326   XLXI_2/XLXI_1/XLXI_90/adrSec_share0000<21>
    SLICE_X3Y51.CLK      Tgck                  0.837   XLXI_2/XLXI_1/XLXI_90/adrSec<21>
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_mux0002<21>23
                                                       XLXI_2/XLXI_1/XLXI_90/adrSec_21
    -------------------------------------------------  ---------------------------
    Total                                     13.435ns (6.091ns logic, 7.344ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_82/reg11b_7 (SLICE_X64Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_82/reg11b_8 (FF)
  Destination:          XLXI_82/reg11b_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.984ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.070 - 0.073)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_82/reg11b_8 to XLXI_82/reg11b_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y43.XQ      Tcko                  0.473   XLXI_82/DO<7>
                                                       XLXI_82/reg11b_8
    SLICE_X64Y42.BX      net (fanout=1)        0.377   XLXI_82/DO<7>
    SLICE_X64Y42.CLK     Tckdi       (-Th)    -0.134   XLXN_553<6>
                                                       XLXI_82/reg11b_7
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.607ns logic, 0.377ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/WORD_5 (SLICE_X15Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_1/XLXI_90/WORD_13 (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/WORD_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.992ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (0.018 - 0.024)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_1/XLXI_90/WORD_13 to XLXI_2/XLXI_1/XLXI_90/WORD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.XQ      Tcko                  0.473   XLXI_2/XLXI_1/XLXI_90/WORD<13>
                                                       XLXI_2/XLXI_1/XLXI_90/WORD_13
    SLICE_X15Y23.BX      net (fanout=7)        0.426   XLXI_2/XLXI_1/XLXI_90/WORD<13>
    SLICE_X15Y23.CLK     Tckdi       (-Th)    -0.093   XLXI_2/XLXI_1/XLXI_90/WORD<5>
                                                       XLXI_2/XLXI_1/XLXI_90/WORD_5
    -------------------------------------------------  ---------------------------
    Total                                      0.992ns (0.566ns logic, 0.426ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle_SR_1 (SLICE_X28Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle (FF)
  Destination:          XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle_SR_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.016 - 0.017)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle to XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle_SR_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y45.YQ      Tcko                  0.470   XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle
                                                       XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle
    SLICE_X28Y42.BX      net (fanout=2)        0.397   XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle
    SLICE_X28Y42.CLK     Tckdi       (-Th)    -0.134   XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle_SR<1>
                                                       XLXI_2/XLXI_1/XLXI_90/Res_Abort/DInToggle_SR_1
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.604ns logic, 0.397ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM/CLKA
  Logical resource: XLXI_2/XLXI_1/XLXI_89/Mram_BRAM.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   13.833|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39586 paths, 0 nets, and 6120 connections

Design statistics:
   Minimum period:  13.833ns{1}   (Maximum frequency:  72.291MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 02 10:16:24 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 133 MB



