# do top_timer_de2_115_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/aluno/Documentos/A2_2019_2_restored/timer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer
# -- Compiling architecture bcd_two_digits of timer
# 
vsim work.timer(bcd_two_digits)
# vsim work.timer(bcd_two_digits) 
# //  ModelSim ALTERA 10.1d Nov  2 2012 Linux 4.9.0-11-amd64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.timer(bcd_two_digits)
ls
# modelsim.ini
# msim_transcript
# rtl_work
# top_timer_de2_115.sft
# top_timer_de2_115.vho
# top_timer_de2_115_7_1200mv_0c_slow.vho
# top_timer_de2_115_7_1200mv_0c_vhd_slow.sdo
# top_timer_de2_115_7_1200mv_85c_slow.vho
# top_timer_de2_115_7_1200mv_85c_vhd_slow.sdo
# top_timer_de2_115_min_1200mv_0c_fast.vho
# top_timer_de2_115_min_1200mv_0c_vhd_fast.sdo
# top_timer_de2_115_modelsim.xrf
# top_timer_de2_115_run_msim_rtl_vhdl.do
# top_timer_de2_115_vhd.sdo
do top
# Cannot open macro file: top
do top_timer_de2_115_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/aluno/Documentos/A2_2019_2_restored/timer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer
# -- Compiling architecture bcd_two_digits of timer
# 
