$date
	Fri Dec 09 16:37:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % rst $end
$var reg 1 & s $end
$scope module sr_dut $end
$var wire 1 # clk $end
$var wire 1 $ r $end
$var wire 1 % rst $end
$var wire 1 & s $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module sr_dut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
1%
0$
1#
0"
1!
$end
#8
0#
#10
1&
0%
#16
0!
1"
1#
#20
1$
0&
#24
0#
#30
1&
#32
x!
x"
1#
#40
0#
0$
0&
#48
1#
#50
1!
0"
1&
1%
#56
0#
#60
