TimeQuest Timing Analyzer report for top_level
Wed Jan 18 17:31:27 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ASSERT_CONTROL'
 12. Slow Model Hold: 'ASSERT_CONTROL'
 13. Slow Model Recovery: 'ASSERT_CONTROL'
 14. Slow Model Removal: 'ASSERT_CONTROL'
 15. Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'ASSERT_CONTROL'
 28. Fast Model Hold: 'ASSERT_CONTROL'
 29. Fast Model Recovery: 'ASSERT_CONTROL'
 30. Fast Model Removal: 'ASSERT_CONTROL'
 31. Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Propagation Delay
 37. Minimum Propagation Delay
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Progagation Delay
 44. Minimum Progagation Delay
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_level                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; ASSERT_CONTROL ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ASSERT_CONTROL } ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+-----------------------------------------------------+
; Slow Model Fmax Summary                             ;
+-----------+-----------------+----------------+------+
; Fmax      ; Restricted Fmax ; Clock Name     ; Note ;
+-----------+-----------------+----------------+------+
; 20.28 MHz ; 20.28 MHz       ; ASSERT_CONTROL ;      ;
+-----------+-----------------+----------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------+
; Slow Model Setup Summary                 ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; ASSERT_CONTROL ; -24.158 ; -64.633       ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -8.748 ; -28.182       ;
+----------------+--------+---------------+


+------------------------------------------+
; Slow Model Recovery Summary              ;
+----------------+---------+---------------+
; Clock          ; Slack   ; End Point TNS ;
+----------------+---------+---------------+
; ASSERT_CONTROL ; -24.333 ; -265.675      ;
+----------------+---------+---------------+


+-----------------------------------------+
; Slow Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -9.430 ; -54.197       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Slow Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -9.274 ; -1040.893     ;
+----------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -24.158 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.668     ; 13.512     ;
; -24.065 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.667     ; 13.420     ;
; -22.928 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.230     ; 13.720     ;
; -22.428 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.438     ; 13.512     ;
; -22.335 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.437     ; 13.420     ;
; -21.198 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.000     ; 13.720     ;
; -19.980 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.805     ; 12.197     ;
; -19.790 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.605     ; 12.207     ;
; -19.747 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.562     ; 12.207     ;
; -19.615 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.435     ; 12.202     ;
; -19.606 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.425     ; 12.203     ;
; -19.570 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.398     ; 12.194     ;
; -18.775 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.580     ; 12.217     ;
; -18.663 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.991     ; 12.194     ;
; -18.662 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.977     ; 12.207     ;
; -18.550 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.210    ; 6.728      ;
; -18.518 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.843     ; 12.197     ;
; -18.500 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.820     ; 12.202     ;
; -18.491 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.810     ; 12.203     ;
; -18.457 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -11.209    ; 6.636      ;
; -18.326 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.641     ; 12.207     ;
; -18.250 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.575     ; 12.197     ;
; -18.107 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.930     ; 12.199     ;
; -18.060 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.375     ; 12.207     ;
; -18.017 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.332     ; 12.207     ;
; -17.933 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.761     ; 12.194     ;
; -17.932 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.747     ; 12.207     ;
; -17.885 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.205     ; 12.202     ;
; -17.876 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.195     ; 12.203     ;
; -17.840 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.168     ; 12.194     ;
; -17.788 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.613     ; 12.197     ;
; -17.770 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.590     ; 12.202     ;
; -17.761 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.580     ; 12.203     ;
; -17.596 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.411     ; 12.207     ;
; -17.320 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.772     ; 6.936      ;
; -17.068 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.893     ; 12.197     ;
; -17.045 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.350     ; 12.217     ;
; -16.377 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.700     ; 12.199     ;
; -16.121 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.944     ; 12.199     ;
; -15.428 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.438     ; 13.512     ;
; -15.338 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.663     ; 12.197     ;
; -15.335 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.437     ; 13.420     ;
; -15.322 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.115     ; 12.229     ;
; -15.280 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.603     ; 12.199     ;
; -14.728 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.053     ; 12.197     ;
; -14.698 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.208     ; 13.512     ;
; -14.605 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.207     ; 13.420     ;
; -14.550 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.373     ; 12.199     ;
; -14.507 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.830     ; 12.199     ;
; -14.438 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.598     ; 6.728      ;
; -14.391 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.714     ; 12.199     ;
; -14.372 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.347     ; 5.413      ;
; -14.345 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.597     ; 6.636      ;
; -14.198 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 13.720     ;
; -14.182 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.147     ; 5.423      ;
; -14.139 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.104     ; 5.423      ;
; -14.135 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.440     ; 12.217     ;
; -14.007 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.977     ; 5.418      ;
; -13.998 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.823     ; 12.197     ;
; -13.998 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.967     ; 5.419      ;
; -13.962 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.940     ; 5.410      ;
; -13.777 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.600     ; 12.199     ;
; -13.592 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.885     ; 12.229     ;
; -13.468 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.230      ; 13.720     ;
; -13.468 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.761     ; 12.229     ;
; -13.405 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.210     ; 12.217     ;
; -13.208 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.160     ; 6.936      ;
; -13.167 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.122     ; 5.433      ;
; -13.055 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.533     ; 5.410      ;
; -13.054 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.519     ; 5.423      ;
; -12.910 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.385     ; 5.413      ;
; -12.892 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.362     ; 5.418      ;
; -12.883 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.352     ; 5.419      ;
; -12.738 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.469      ; 12.229     ;
; -12.718 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.183     ; 5.423      ;
; -12.499 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.472     ; 5.415      ;
; -11.460 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.435     ; 5.413      ;
; -11.398 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.995     ; 1.261      ;
; -10.541 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 4.881      ; 14.444     ;
; -10.527 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.999     ; 1.651      ;
; -10.513 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.486     ; 5.415      ;
; -10.414 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.511     ; 1.261      ;
; -10.260 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.735     ; 5.413      ;
; -10.070 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.535     ; 5.423      ;
; -10.041 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 4.881      ; 14.444     ;
; -10.027 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.492     ; 5.423      ;
; -9.943  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.921     ; 5.410      ;
; -9.942  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.907     ; 5.423      ;
; -9.895  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.365     ; 5.418      ;
; -9.886  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.355     ; 5.419      ;
; -9.850  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.328     ; 5.410      ;
; -9.820  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.980     ; 6.728      ;
; -9.798  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.773     ; 5.413      ;
; -9.780  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.750     ; 5.418      ;
; -9.771  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.740     ; 5.419      ;
; -9.727  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.979     ; 6.636      ;
; -9.714  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.657     ; 5.445      ;
; -9.684  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.281     ; 1.261      ;
; -9.672  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -4.145     ; 5.415      ;
; -9.668  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.765     ; 1.261      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -8.748 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.009     ; 1.261      ;
; -8.353 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.004     ; 1.651      ;
; -8.088 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.111     ; 5.023      ;
; -7.588 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 13.111     ; 5.023      ;
; -7.037 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.798      ; 1.261      ;
; -6.643 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.794      ; 1.651      ;
; -6.290 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.230      ; 1.440      ;
; -5.832 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.772      ; 3.440      ;
; -5.560 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.000      ; 1.440      ;
; -3.512 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.940      ; 4.428      ;
; -3.464 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.415      ; 4.451      ;
; -3.332 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.263      ; 4.431      ;
; -3.252 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.185      ; 4.433      ;
; -3.250 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.183      ; 4.433      ;
; -3.241 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.678      ; 4.437      ;
; -3.124 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.560      ; 4.436      ;
; -2.993 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.996      ; 4.003      ;
; -2.915 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.348      ; 4.433      ;
; -2.817 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.268      ; 4.451      ;
; -2.720 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.160      ; 3.440      ;
; -2.680 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.111      ; 4.431      ;
; -2.649 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.090      ; 4.441      ;
; -2.501 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.429      ; 4.428      ;
; -2.493 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.996      ; 4.003      ;
; -2.388 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.324      ; 4.436      ;
; -2.339 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.780      ; 4.441      ;
; -2.225 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.162      ; 4.437      ;
; -2.075 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.016      ; 4.441      ;
; -2.036 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.467      ; 4.431      ;
; -1.884 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.317      ; 4.433      ;
; -1.809 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.793      ; 4.484      ;
; -1.802 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.792      ; 4.490      ;
; -1.639 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.642      ; 4.003      ;
; -1.569 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.510      ; 4.441      ;
; -1.566 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.657      ; 1.591      ;
; -1.306 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.237      ; 4.431      ;
; -1.139 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.642      ; 4.003      ;
; -1.079 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.563      ; 4.484      ;
; -1.072 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.562      ; 4.490      ;
; -0.712 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.303      ; 1.591      ;
; -0.273 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.635      ; 2.362      ;
; -0.018 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.779      ; 1.261      ;
; 0.142  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.881      ; 5.023      ;
; 0.377  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.774      ; 1.651      ;
; 0.387  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.475      ; 2.362      ;
; 0.642  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.881      ; 5.023      ;
; 0.693  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.568      ; 1.261      ;
; 1.087  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.564      ; 1.651      ;
; 1.241  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.121      ; 2.362      ;
; 1.440  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 1.440      ;
; 1.546  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.045      ; 1.591      ;
; 1.581  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.281      ; 2.362      ;
; 1.898  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.542      ; 3.440      ;
; 2.231  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.825      ; 4.056      ;
; 2.279  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.300      ; 4.079      ;
; 2.411  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.148      ; 4.059      ;
; 2.491  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.070      ; 4.061      ;
; 2.493  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.068      ; 4.061      ;
; 2.502  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.563      ; 4.065      ;
; 2.619  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.445      ; 4.064      ;
; 2.773  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.115      ; 4.388      ;
; 2.828  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.233      ; 4.061      ;
; 2.926  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.153      ; 4.079      ;
; 3.063  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.996      ; 4.059      ;
; 3.094  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.975      ; 4.069      ;
; 3.133  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.946      ; 4.079      ;
; 3.170  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -1.230     ; 1.440      ;
; 3.242  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.314      ; 4.056      ;
; 3.265  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.794      ; 4.059      ;
; 3.345  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.716      ; 4.061      ;
; 3.347  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.714      ; 4.061      ;
; 3.355  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.209      ; 4.064      ;
; 3.400  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -1.309     ; 1.591      ;
; 3.404  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.665      ; 4.069      ;
; 3.503  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.885      ; 4.388      ;
; 3.518  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.047      ; 4.065      ;
; 3.627  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.761      ; 4.388      ;
; 3.668  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.901      ; 4.069      ;
; 3.707  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.352      ; 4.059      ;
; 3.859  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.202      ; 4.061      ;
; 3.934  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.678      ; 4.112      ;
; 3.941  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.677      ; 4.118      ;
; 4.085  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.471      ; 4.056      ;
; 4.096  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.040     ; 4.056      ;
; 4.174  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.395      ; 4.069      ;
; 4.209  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.145     ; 4.064      ;
; 4.266  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.185      ; 4.451      ;
; 4.356  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.209      ; 4.065      ;
; 4.372  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.307     ; 4.065      ;
; 4.398  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.033      ; 4.431      ;
; 4.437  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.122      ; 4.059      ;
; 4.473  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.091      ; 4.064      ;
; 4.478  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.045     ; 4.433      ;
; 4.480  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.047     ; 4.433      ;
; 4.522  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.453     ; 4.069      ;
; 4.664  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.552     ; 4.112      ;
; 4.671  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.553     ; 4.118      ;
; 4.682  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.121     ; 4.061      ;
; 4.780  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.201     ; 4.079      ;
; 4.788  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.676     ; 4.112      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -24.333 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.004    ; 12.670     ;
; -24.240 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.003    ; 12.578     ;
; -23.623 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.794     ; 12.670     ;
; -23.530 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.793     ; 12.578     ;
; -23.472 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.010    ; 12.672     ;
; -23.379 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.009    ; 12.580     ;
; -23.103 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.566     ; 12.878     ;
; -22.761 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.799     ; 12.672     ;
; -22.668 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.798     ; 12.580     ;
; -22.393 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.356     ; 12.878     ;
; -22.242 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.572     ; 12.880     ;
; -21.531 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.361     ; 12.880     ;
; -21.279 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.853     ; 10.599     ;
; -21.199 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.701     ; 9.982      ;
; -21.186 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.852     ; 10.507     ;
; -21.106 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.700     ; 9.890      ;
; -20.805 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.621     ; 10.649     ;
; -20.712 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.620     ; 10.557     ;
; -20.583 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.623     ; 10.137     ;
; -20.490 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -9.622     ; 10.045     ;
; -20.232 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.116     ; 9.786      ;
; -20.216 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.600     ; 9.786      ;
; -20.155 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.141     ; 11.355     ;
; -20.139 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.115     ; 9.694      ;
; -20.123 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.599     ; 9.694      ;
; -20.049 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.415     ; 10.807     ;
; -19.969 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.263     ; 10.190     ;
; -19.965 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.941     ; 11.365     ;
; -19.922 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.898     ; 11.365     ;
; -19.838 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.327     ; 11.352     ;
; -19.837 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.313     ; 11.365     ;
; -19.790 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.771     ; 11.360     ;
; -19.781 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.761     ; 11.361     ;
; -19.745 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.734     ; 11.352     ;
; -19.693 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.179     ; 11.355     ;
; -19.675 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.156     ; 11.360     ;
; -19.666 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.146     ; 11.361     ;
; -19.632 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.706     ; 10.599     ;
; -19.575 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.183     ; 10.857     ;
; -19.560 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -10.028    ; 8.936      ;
; -19.547 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.549     ; 9.982      ;
; -19.539 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.705     ; 10.507     ;
; -19.501 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.977     ; 11.365     ;
; -19.467 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -10.027    ; 8.844      ;
; -19.454 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.548     ; 9.890      ;
; -19.445 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.931     ; 11.355     ;
; -19.353 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.185     ; 10.345     ;
; -19.294 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.147     ; 11.357     ;
; -19.255 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.731     ; 11.365     ;
; -19.246 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.786     ; 10.137     ;
; -19.231 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.454     ; 10.039     ;
; -19.220 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.188    ; 8.936      ;
; -19.212 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.688     ; 11.365     ;
; -19.153 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.785     ; 10.045     ;
; -19.139 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.762     ; 9.796      ;
; -19.138 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.453     ; 9.947      ;
; -19.127 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -10.187    ; 8.844      ;
; -19.104 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.947     ; 11.367     ;
; -19.080 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.561     ; 11.360     ;
; -19.076 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.378     ; 9.667      ;
; -19.071 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.551     ; 11.361     ;
; -19.065 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.867     ; 9.667      ;
; -19.061 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.904     ; 11.367     ;
; -19.046 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.761     ; 9.704      ;
; -19.035 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.524     ; 11.352     ;
; -19.002 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.678     ; 9.994      ;
; -18.986 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.162     ; 9.994      ;
; -18.983 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -9.377     ; 9.575      ;
; -18.977 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.333     ; 11.354     ;
; -18.976 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.319     ; 11.367     ;
; -18.972 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.866     ; 9.575      ;
; -18.950 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.916     ; 11.375     ;
; -18.929 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.777     ; 11.362     ;
; -18.920 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.767     ; 11.363     ;
; -18.884 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -6.740     ; 11.354     ;
; -18.875 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.998     ; 9.796      ;
; -18.832 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.185     ; 11.357     ;
; -18.814 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.162     ; 11.362     ;
; -18.805 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.528     ; 10.039     ;
; -18.805 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -6.152     ; 11.363     ;
; -18.782 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.997     ; 9.704      ;
; -18.712 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -8.527     ; 9.947      ;
; -18.640 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.983     ; 11.367     ;
; -18.583 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.936     ; 11.357     ;
; -18.439 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.755     ; 10.649     ;
; -18.402 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.268     ; 10.807     ;
; -18.393 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.736     ; 11.367     ;
; -18.388 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.948     ; 10.106     ;
; -18.378 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.675     ; 9.933      ;
; -18.350 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.693     ; 11.367     ;
; -18.346 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.754     ; 10.557     ;
; -18.330 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -8.590     ; 9.144      ;
; -18.317 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -7.111     ; 10.190     ;
; -18.295 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.947     ; 10.014     ;
; -18.285 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -7.674     ; 9.841      ;
; -18.282 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -5.266     ; 11.357     ;
; -18.240 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.706     ; 11.375     ;
; -18.218 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.566     ; 11.362     ;
; -18.209 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.556     ; 11.363     ;
; -18.173 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -5.529     ; 11.354     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -9.430 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 14.318     ; 4.888      ;
; -9.423 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 14.313     ; 4.890      ;
; -8.946 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.834     ; 4.888      ;
; -8.939 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 13.829     ; 4.890      ;
; -8.930 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 14.318     ; 4.888      ;
; -8.923 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 14.313     ; 4.890      ;
; -8.446 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 13.834     ; 4.888      ;
; -8.439 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 13.829     ; 4.890      ;
; -6.951 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.495     ; 3.544      ;
; -6.935 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 10.979     ; 3.544      ;
; -6.518 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.490     ; 3.972      ;
; -6.517 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.953      ; 2.436      ;
; -6.510 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.948      ; 2.438      ;
; -6.502 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 10.974     ; 3.972      ;
; -6.501 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.437      ; 2.436      ;
; -6.494 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.432      ; 2.438      ;
; -5.771 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.207      ; 2.436      ;
; -5.764 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.202      ; 2.438      ;
; -5.713 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.511      ; 1.798      ;
; -5.697 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.995      ; 1.798      ;
; -5.613 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.686     ; 6.073      ;
; -5.555 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.279     ; 5.724      ;
; -5.552 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.510      ; 1.958      ;
; -5.536 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.994      ; 1.958      ;
; -5.459 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.515      ; 2.056      ;
; -5.443 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.999      ; 2.056      ;
; -5.212 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.147      ; 3.935      ;
; -5.205 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.142      ; 3.937      ;
; -5.180 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.138      ; 3.958      ;
; -5.173 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 9.133      ; 3.960      ;
; -5.172 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.443     ; 6.271      ;
; -5.164 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.622      ; 3.958      ;
; -5.157 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.617      ; 3.960      ;
; -5.148 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.872     ; 5.724      ;
; -5.122 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.486     ; 6.364      ;
; -5.113 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 11.686     ; 6.073      ;
; -5.063 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.306     ; 6.243      ;
; -5.055 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 11.279     ; 5.724      ;
; -5.048 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.986      ; 3.938      ;
; -5.041 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.981      ; 3.940      ;
; -5.032 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.470      ; 3.938      ;
; -5.030 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 11.316     ; 6.286      ;
; -5.025 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.465      ; 3.940      ;
; -4.968 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.908      ; 3.940      ;
; -4.967 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.765      ; 1.798      ;
; -4.966 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.906      ; 3.940      ;
; -4.961 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.903      ; 3.942      ;
; -4.959 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.901      ; 3.942      ;
; -4.952 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.392      ; 3.940      ;
; -4.950 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.390      ; 3.940      ;
; -4.945 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.387      ; 3.942      ;
; -4.943 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 9.385      ; 3.942      ;
; -4.941 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.885      ; 3.944      ;
; -4.934 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.880      ; 3.946      ;
; -4.824 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.767      ; 3.943      ;
; -4.817 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.762      ; 3.945      ;
; -4.806 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.764      ; 1.958      ;
; -4.787 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.723      ; 2.436      ;
; -4.780 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 7.718      ; 2.438      ;
; -4.713 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 6.769      ; 2.056      ;
; -4.672 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 11.443     ; 6.271      ;
; -4.651 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.724     ; 6.073      ;
; -4.648 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 10.872     ; 5.724      ;
; -4.622 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 11.486     ; 6.364      ;
; -4.615 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.555      ; 3.940      ;
; -4.608 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.550      ; 3.942      ;
; -4.587 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.858     ; 6.271      ;
; -4.563 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 11.306     ; 6.243      ;
; -4.530 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 11.316     ; 6.286      ;
; -4.517 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.475      ; 3.958      ;
; -4.510 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.470      ; 3.960      ;
; -4.448 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.691     ; 6.243      ;
; -4.415 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.701     ; 6.286      ;
; -4.380 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.318      ; 3.938      ;
; -4.373 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.313      ; 3.940      ;
; -4.349 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.297      ; 3.948      ;
; -4.342 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.292      ; 3.950      ;
; -4.228 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.663      ; 3.935      ;
; -4.221 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.658      ; 3.937      ;
; -4.217 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.152      ; 3.935      ;
; -4.210 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.147      ; 3.937      ;
; -4.201 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.636      ; 3.935      ;
; -4.194 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.631      ; 3.937      ;
; -4.158 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 10.522     ; 6.364      ;
; -4.151 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 10.724     ; 6.073      ;
; -4.104 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.047      ; 3.943      ;
; -4.097 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 8.042      ; 3.945      ;
; -4.088 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.531      ; 3.943      ;
; -4.087 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 10.858     ; 6.271      ;
; -4.081 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.526      ; 3.945      ;
; -4.039 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.987      ; 3.948      ;
; -4.032 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.982      ; 3.950      ;
; -3.983 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 6.281      ; 1.798      ;
; -3.957 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.401      ; 3.944      ;
; -3.950 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.396      ; 3.946      ;
; -3.948 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 10.691     ; 6.243      ;
; -3.941 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.885      ; 3.944      ;
; -3.934 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 7.880      ; 3.946      ;
; -3.925 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.369      ; 3.944      ;
; -3.918 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 8.364      ; 3.946      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -9.274 ; -9.274       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -9.274 ; -9.274       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -9.274 ; -9.274       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -9.274 ; -9.274       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -9.274 ; -9.274       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -9.274 ; -9.274       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -9.273 ; -9.273       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -9.273 ; -9.273       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -9.273 ; -9.273       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -9.273 ; -9.273       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -9.273 ; -9.273       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -9.273 ; -9.273       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -8.214 ; -8.214       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout                                                                                        ;
; -8.214 ; -8.214       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout                                                                                        ;
; -8.214 ; -8.214       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -8.214 ; -8.214       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -8.214 ; -8.214       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -8.214 ; -8.214       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -8.214 ; -8.214       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad                                                                                        ;
; -8.214 ; -8.214       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad                                                                                        ;
; -8.214 ; -8.214       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -8.214 ; -8.214       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -7.579 ; -7.579       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -7.579 ; -7.579       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -7.579 ; -7.579       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -7.579 ; -7.579       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -7.579 ; -7.579       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -7.579 ; -7.579       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -7.579 ; -7.579       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -7.579 ; -7.579       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -7.579 ; -7.579       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -7.579 ; -7.579       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -7.579 ; -7.579       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -7.579 ; -7.579       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -7.579 ; -7.579       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -7.579 ; -7.579       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -7.579 ; -7.579       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -7.579 ; -7.579       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -7.579 ; -7.579       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -7.579 ; -7.579       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -7.286 ; -7.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout                                                                                        ;
; -7.286 ; -7.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout                                                                                        ;
; -7.286 ; -7.286       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad                                                                                        ;
; -7.286 ; -7.286       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad                                                                                        ;
; -6.500 ; -6.500       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -6.500 ; -6.500       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -6.500 ; -6.500       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -6.500 ; -6.500       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -6.500 ; -6.500       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -6.500 ; -6.500       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -6.500 ; -6.500       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output|combout                                                                                                        ;
; -6.500 ; -6.500       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output|combout                                                                                                        ;
; -6.500 ; -6.500       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output~clkctrl|inclk[0]                                                                                               ;
; -6.500 ; -6.500       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output~clkctrl|inclk[0]                                                                                               ;
; -6.500 ; -6.500       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output~clkctrl|outclk                                                                                                 ;
; -6.500 ; -6.500       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output~clkctrl|outclk                                                                                                 ;
; -6.500 ; -6.500       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datab                                                                                          ;
; -6.500 ; -6.500       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datab                                                                                          ;
; -6.500 ; -6.500       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datac                                                                                        ;
; -6.500 ; -6.500       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datac                                                                                        ;
; -6.500 ; -6.500       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                                          ;
; -6.500 ; -6.500       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                                          ;
; -6.500 ; -6.500       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                                          ;
; -6.500 ; -6.500       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                                          ;
; -5.608 ; -5.608       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -5.608 ; -5.608       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -5.608 ; -5.608       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -5.608 ; -5.608       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -5.608 ; -5.608       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -5.608 ; -5.608       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -5.373 ; -5.373       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -5.373 ; -5.373       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -5.373 ; -5.373       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -5.373 ; -5.373       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -5.373 ; -5.373       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -5.373 ; -5.373       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -5.265 ; -5.265       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -5.265 ; -5.265       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -5.265 ; -5.265       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -5.265 ; -5.265       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -5.265 ; -5.265       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -5.265 ; -5.265       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -4.961 ; -4.961       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|control_matrix|LOAD[1]~5|combout                                                                                                                                  ;
; -4.961 ; -4.961       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|control_matrix|LOAD[1]~5|combout                                                                                                                                  ;
; -4.961 ; -4.961       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datad                                                                                          ;
; -4.961 ; -4.961       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datad                                                                                          ;
; -4.927 ; -4.927       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[1]~5|combout                                                                                                                                  ;
; -4.927 ; -4.927       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[1]~5|combout                                                                                                                                  ;
; -4.927 ; -4.927       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datad                                                                                          ;
; -4.927 ; -4.927       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datad                                                                                          ;
; -4.922 ; -4.922       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -4.922 ; -4.922       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -4.922 ; -4.922       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datac                                                                                                                        ;
; -4.922 ; -4.922       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datac                                                                                                                        ;
; -4.922 ; -4.922       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -4.922 ; -4.922       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -4.919 ; -4.919       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[0]~6|combout                                                                                                                                  ;
; -4.919 ; -4.919       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[0]~6|combout                                                                                                                                  ;
; -4.919 ; -4.919       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                                        ;
; -4.919 ; -4.919       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datac                                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 9.811  ; 9.811  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 9.669  ; 9.669  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 13.608 ; 13.608 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 14.222 ; 14.222 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 13.954 ; 13.954 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 12.220 ; 12.220 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 11.967 ; 11.967 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 9.663  ; 9.663  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; -1.697 ; -1.697 ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 2.835  ; 2.835  ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 15.299 ; 15.299 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 14.388 ; 14.388 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 13.923 ; 13.923 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 14.388 ; 14.388 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 13.944 ; 13.944 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 14.222 ; 14.222 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 13.944 ; 13.944 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 14.300 ; 14.300 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 13.757 ; 13.757 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 13.907 ; 13.907 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 14.042 ; 14.042 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 14.031 ; 14.031 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 9.469  ; 9.469  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 9.625  ; 9.625  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 15.572 ; 15.572 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 11.041 ; 11.041 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 10.899 ; 10.899 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 14.838 ; 14.838 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 15.452 ; 15.452 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 15.184 ; 15.184 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 13.450 ; 13.450 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 13.197 ; 13.197 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 10.893 ; 10.893 ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.915  ; 1.915  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 6.447  ; 6.447  ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 16.529 ; 16.529 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 15.618 ; 15.618 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 15.153 ; 15.153 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 15.618 ; 15.618 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 15.174 ; 15.174 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 15.452 ; 15.452 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 15.174 ; 15.174 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 15.530 ; 15.530 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 14.987 ; 14.987 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 15.137 ; 15.137 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 15.272 ; 15.272 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 15.261 ; 15.261 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 10.699 ; 10.699 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 10.855 ; 10.855 ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 16.802 ; 16.802 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 8.088  ; 8.088  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 7.440  ; 7.440  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 2.640  ; 2.640  ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 2.033  ; 2.033  ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 2.291  ; 2.291  ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 7.053  ; 7.053  ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 7.190  ; 7.190  ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 8.572  ; 8.572  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 2.854  ; 2.854  ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.678 ; -1.678 ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 2.892  ; 2.892  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 6.775  ; 6.775  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 2.321  ; 2.321  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 1.856  ; 1.856  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 2.300  ; 2.300  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 2.022  ; 2.022  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 2.300  ; 2.300  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 1.944  ; 1.944  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 2.487  ; 2.487  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 2.337  ; 2.337  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 2.202  ; 2.202  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 2.213  ; 2.213  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 6.775  ; 6.775  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 6.619  ; 6.619  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 3.642  ; 3.642  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 1.639  ; 1.639  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 1.001  ; 1.001  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -4.457 ; -4.457 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -5.064 ; -5.064 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -4.806 ; -4.806 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -1.177 ; -1.177 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -1.040 ; -1.040 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.342  ; 0.342  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.500  ; 1.500  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -3.032 ; -3.032 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; -4.365 ; -4.365 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; -0.322 ; -0.322 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -4.776 ; -4.776 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -5.241 ; -5.241 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -4.797 ; -4.797 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -5.075 ; -5.075 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -4.797 ; -4.797 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -5.153 ; -5.153 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -4.610 ; -4.610 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -4.760 ; -4.760 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -4.895 ; -4.895 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -4.884 ; -4.884 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; -0.322 ; -0.322 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; -0.478 ; -0.478 ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; -3.546 ; -3.546 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 25.370 ; 25.370 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 11.583 ; 11.583 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 29.086 ; 29.086 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 28.473 ; 28.473 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 29.086 ; 29.086 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 28.279 ; 28.279 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 23.050 ; 23.050 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 22.703 ; 22.703 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 22.840 ; 22.840 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 27.923 ; 27.923 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 22.410 ; 22.410 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 25.422 ; 25.422 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 22.473 ; 22.473 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 22.939 ; 22.939 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 26.424 ; 26.424 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 25.459 ; 25.459 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 22.420 ; 22.420 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 22.449 ; 22.449 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 22.707 ; 22.707 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 23.235 ; 23.235 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 22.484 ; 22.484 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 22.933 ; 22.933 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 22.453 ; 22.453 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 21.894 ; 21.894 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 22.691 ; 22.691 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 24.130 ; 24.130 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 25.459 ; 25.459 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 21.832 ; 21.832 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 20.375 ; 20.375 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 10.229 ; 10.229 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 24.091 ; 24.091 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 23.478 ; 23.478 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 24.091 ; 24.091 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 23.284 ; 23.284 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 18.055 ; 18.055 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 17.708 ; 17.708 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 17.845 ; 17.845 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 22.928 ; 22.928 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 17.415 ; 17.415 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 20.427 ; 20.427 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 17.478 ; 17.478 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 17.944 ; 17.944 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 21.429 ; 21.429 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 20.464 ; 20.464 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 17.425 ; 17.425 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 17.454 ; 17.454 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 17.712 ; 17.712 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 18.240 ; 18.240 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 17.489 ; 17.489 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 17.938 ; 17.938 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 17.458 ; 17.458 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 16.899 ; 16.899 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 17.696 ; 17.696 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 19.135 ; 19.135 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 20.464 ; 20.464 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 16.837 ; 16.837 ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 7.915  ; 7.915  ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 11.538 ; 11.538 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 8.368  ; 8.368  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 9.561  ; 9.561  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 10.045 ; 10.045 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 9.908  ; 9.908  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 9.008  ; 9.008  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 8.661  ; 8.661  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 8.798  ; 8.798  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 13.881 ; 13.881 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 8.368  ; 8.368  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 11.380 ; 11.380 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 8.431  ; 8.431  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 8.897  ; 8.897  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 12.382 ; 12.382 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 7.790  ; 7.790  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 8.378  ; 8.378  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 8.407  ; 8.407  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 8.665  ; 8.665  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 9.193  ; 9.193  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 8.442  ; 8.442  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 8.891  ; 8.891  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 8.411  ; 8.411  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 7.852  ; 7.852  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 8.649  ; 8.649  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 10.088 ; 10.088 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 11.417 ; 11.417 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 7.790  ; 7.790  ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 7.915  ; 7.915  ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 7.926  ; 7.926  ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 8.368  ; 8.368  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 9.561  ; 9.561  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 10.045 ; 10.045 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 9.908  ; 9.908  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 9.008  ; 9.008  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 8.661  ; 8.661  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 8.798  ; 8.798  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 13.881 ; 13.881 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 8.368  ; 8.368  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 11.380 ; 11.380 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 8.431  ; 8.431  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 8.897  ; 8.897  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 12.382 ; 12.382 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 7.790  ; 7.790  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 8.378  ; 8.378  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 8.407  ; 8.407  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 8.665  ; 8.665  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 9.193  ; 9.193  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 8.442  ; 8.442  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 8.891  ; 8.891  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 8.411  ; 8.411  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 7.852  ; 7.852  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 8.649  ; 8.649  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 10.088 ; 10.088 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 11.417 ; 11.417 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 7.790  ; 7.790  ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Propagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 11.611 ; 10.271 ; 10.271 ; 11.611 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 14.714 ; 9.844  ; 9.844  ; 14.714 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 15.327 ; 13.848 ; 13.848 ; 15.327 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 14.520 ; 14.520 ; 14.520 ; 14.520 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 9.291  ; 9.291  ; 9.291  ; 9.291  ;
; END_STATE           ; mem_addr_bus_out[4]  ; 8.944  ; 8.944  ; 8.944  ; 8.944  ;
; END_STATE           ; mem_addr_bus_out[5]  ; 9.081  ; 9.081  ; 9.081  ; 9.081  ;
; END_STATE           ; mem_addr_bus_out[6]  ; 14.164 ;        ;        ; 14.164 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 8.651  ; 8.651  ; 8.651  ; 8.651  ;
; END_STATE           ; mem_addr_bus_out[8]  ; 11.663 ; 11.663 ; 11.663 ; 11.663 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 8.714  ; 8.714  ; 8.714  ; 8.714  ;
; END_STATE           ; mem_addr_bus_out[10] ; 9.180  ; 9.180  ; 9.180  ; 9.180  ;
; END_STATE           ; mem_addr_bus_out[11] ; 12.665 ; 12.665 ; 12.665 ; 12.665 ;
; END_STATE           ; mem_data_bus_out[0]  ; 8.661  ; 8.661  ; 8.661  ; 8.661  ;
; END_STATE           ; mem_data_bus_out[1]  ; 8.690  ; 8.690  ; 8.690  ; 8.690  ;
; END_STATE           ; mem_data_bus_out[2]  ; 8.948  ; 8.948  ; 8.948  ; 8.948  ;
; END_STATE           ; mem_data_bus_out[3]  ; 9.476  ; 9.476  ; 9.476  ; 9.476  ;
; END_STATE           ; mem_data_bus_out[4]  ; 8.725  ; 8.725  ; 8.725  ; 8.725  ;
; END_STATE           ; mem_data_bus_out[5]  ; 9.174  ; 9.174  ; 9.174  ; 9.174  ;
; END_STATE           ; mem_data_bus_out[6]  ; 8.694  ;        ;        ; 8.694  ;
; END_STATE           ; mem_data_bus_out[7]  ; 8.135  ;        ;        ; 8.135  ;
; END_STATE           ; mem_data_bus_out[8]  ; 8.932  ; 8.932  ; 8.932  ; 8.932  ;
; END_STATE           ; mem_data_bus_out[9]  ; 10.371 ; 10.371 ; 10.371 ; 10.371 ;
; END_STATE           ; mem_data_bus_out[10] ; 11.700 ; 11.700 ; 11.700 ; 11.700 ;
; END_STATE           ; mem_data_bus_out[11] ; 8.073  ; 8.073  ; 8.073  ; 8.073  ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 15.550 ; 14.210 ; 14.210 ; 15.550 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 18.653 ; 13.783 ; 13.783 ; 18.653 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 19.266 ; 17.787 ; 17.787 ; 19.266 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 18.459 ; 18.459 ; 18.459 ; 18.459 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 13.230 ; 13.230 ; 13.230 ; 13.230 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 12.883 ; 12.883 ; 12.883 ; 12.883 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 13.020 ; 13.020 ; 13.020 ; 13.020 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 18.103 ;        ;        ; 18.103 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 12.590 ; 12.590 ; 12.590 ; 12.590 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 15.602 ; 15.602 ; 15.602 ; 15.602 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 12.653 ; 12.653 ; 12.653 ; 12.653 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 13.119 ; 13.119 ; 13.119 ; 13.119 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 16.604 ; 16.604 ; 16.604 ; 16.604 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 12.600 ; 12.600 ; 12.600 ; 12.600 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 12.629 ; 12.629 ; 12.629 ; 12.629 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 12.887 ; 12.887 ; 12.887 ; 12.887 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 13.415 ; 13.415 ; 13.415 ; 13.415 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 12.664 ; 12.664 ; 12.664 ; 12.664 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 13.113 ; 13.113 ; 13.113 ; 13.113 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 12.633 ;        ;        ; 12.633 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 12.074 ;        ;        ; 12.074 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 12.871 ; 12.871 ; 12.871 ; 12.871 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 14.310 ; 14.310 ; 14.310 ; 14.310 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 15.639 ; 15.639 ; 15.639 ; 15.639 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
; FP_DEPOSIT          ; HLT_indicator        ; 16.164 ; 14.824 ; 14.824 ; 16.164 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 19.267 ; 14.397 ; 14.397 ; 19.267 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 19.880 ; 18.401 ; 18.401 ; 19.880 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 19.073 ; 19.073 ; 19.073 ; 19.073 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 13.844 ; 13.844 ; 13.844 ; 13.844 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 13.497 ; 13.497 ; 13.497 ; 13.497 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 13.634 ; 13.634 ; 13.634 ; 13.634 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 18.717 ;        ;        ; 18.717 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 13.204 ; 13.204 ; 13.204 ; 13.204 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 16.216 ; 16.216 ; 16.216 ; 16.216 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 13.733 ; 13.733 ; 13.733 ; 13.733 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 17.218 ; 17.218 ; 17.218 ; 17.218 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 13.214 ; 13.214 ; 13.214 ; 13.214 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 13.243 ; 13.243 ; 13.243 ; 13.243 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 13.501 ; 13.501 ; 13.501 ; 13.501 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 14.029 ; 14.029 ; 14.029 ; 14.029 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 13.278 ; 13.278 ; 13.278 ; 13.278 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 13.727 ; 13.727 ; 13.727 ; 13.727 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 13.247 ;        ;        ; 13.247 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 12.688 ;        ;        ; 12.688 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 13.485 ; 13.485 ; 13.485 ; 13.485 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 14.924 ; 14.924 ; 14.924 ; 14.924 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 16.253 ; 16.253 ; 16.253 ; 16.253 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 12.626 ; 12.626 ; 12.626 ; 12.626 ;
; FP_EXAMINE          ; HLT_indicator        ; 15.896 ; 14.556 ; 14.556 ; 15.896 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 18.999 ; 14.129 ; 14.129 ; 18.999 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 19.612 ; 18.133 ; 18.133 ; 19.612 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 18.805 ; 18.805 ; 18.805 ; 18.805 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 13.576 ; 13.576 ; 13.576 ; 13.576 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 13.229 ; 13.229 ; 13.229 ; 13.229 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 13.366 ; 13.366 ; 13.366 ; 13.366 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 18.449 ;        ;        ; 18.449 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 12.936 ; 12.936 ; 12.936 ; 12.936 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 15.948 ; 15.948 ; 15.948 ; 15.948 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 12.999 ; 12.999 ; 12.999 ; 12.999 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 13.465 ; 13.465 ; 13.465 ; 13.465 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 16.950 ; 16.950 ; 16.950 ; 16.950 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 12.946 ; 12.946 ; 12.946 ; 12.946 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 12.975 ; 12.975 ; 12.975 ; 12.975 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 13.233 ; 13.233 ; 13.233 ; 13.233 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 13.761 ; 13.761 ; 13.761 ; 13.761 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 13.010 ; 13.010 ; 13.010 ; 13.010 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 13.459 ; 13.459 ; 13.459 ; 13.459 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 12.979 ;        ;        ; 12.979 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 12.420 ;        ;        ; 12.420 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 13.217 ; 13.217 ; 13.217 ; 13.217 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 14.656 ; 14.656 ; 14.656 ; 14.656 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 15.985 ; 15.985 ; 15.985 ; 15.985 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 12.358 ; 12.358 ; 12.358 ; 12.358 ;
; IRQ                 ; HLT_indicator        ; 14.162 ; 12.822 ; 12.822 ; 14.162 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 17.262 ; 12.453 ; 12.453 ; 17.262 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 17.875 ; 16.399 ; 16.399 ; 17.875 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 17.071 ; 17.071 ; 17.071 ; 17.071 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 11.842 ; 11.842 ; 11.842 ; 11.842 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 11.495 ; 11.495 ; 11.495 ; 11.495 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 11.632 ; 11.632 ; 11.632 ; 11.632 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 16.715 ;        ;        ; 16.715 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 11.202 ; 11.202 ; 11.202 ; 11.202 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 14.214 ; 14.214 ; 14.214 ; 14.214 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 11.265 ; 11.265 ; 11.265 ; 11.265 ;
; IRQ                 ; mem_addr_bus_out[10] ; 11.731 ; 11.731 ; 11.731 ; 11.731 ;
; IRQ                 ; mem_addr_bus_out[11] ; 15.216 ; 15.216 ; 15.216 ; 15.216 ;
; IRQ                 ; mem_data_bus_out[0]  ; 11.212 ; 11.212 ; 11.212 ; 11.212 ;
; IRQ                 ; mem_data_bus_out[1]  ; 11.241 ; 11.241 ; 11.241 ; 11.241 ;
; IRQ                 ; mem_data_bus_out[2]  ; 11.499 ; 11.499 ; 11.499 ; 11.499 ;
; IRQ                 ; mem_data_bus_out[3]  ; 12.027 ; 12.027 ; 12.027 ; 12.027 ;
; IRQ                 ; mem_data_bus_out[4]  ; 11.276 ; 11.276 ; 11.276 ; 11.276 ;
; IRQ                 ; mem_data_bus_out[5]  ; 11.725 ; 11.725 ; 11.725 ; 11.725 ;
; IRQ                 ; mem_data_bus_out[6]  ; 11.245 ;        ;        ; 11.245 ;
; IRQ                 ; mem_data_bus_out[7]  ; 10.686 ;        ;        ; 10.686 ;
; IRQ                 ; mem_data_bus_out[8]  ; 11.483 ; 11.483 ; 11.483 ; 11.483 ;
; IRQ                 ; mem_data_bus_out[9]  ; 12.922 ; 12.922 ; 12.922 ; 12.922 ;
; IRQ                 ; mem_data_bus_out[10] ; 14.251 ; 14.251 ; 14.251 ; 14.251 ;
; IRQ                 ; mem_data_bus_out[11] ; 10.624 ; 10.624 ; 10.624 ; 10.624 ;
; IRQ_ON              ; HLT_indicator        ; 13.909 ; 12.569 ; 12.569 ; 13.909 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 17.009 ; 12.200 ; 12.200 ; 17.009 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 17.622 ; 16.146 ; 16.146 ; 17.622 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 16.818 ; 16.818 ; 16.818 ; 16.818 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 11.589 ; 11.589 ; 11.589 ; 11.589 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 11.242 ; 11.242 ; 11.242 ; 11.242 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 11.379 ; 11.379 ; 11.379 ; 11.379 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 16.462 ;        ;        ; 16.462 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 13.961 ; 13.961 ; 13.961 ; 13.961 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 11.012 ; 11.012 ; 11.012 ; 11.012 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 11.478 ; 11.478 ; 11.478 ; 11.478 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 14.963 ; 14.963 ; 14.963 ; 14.963 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 10.959 ; 10.959 ; 10.959 ; 10.959 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 10.988 ; 10.988 ; 10.988 ; 10.988 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 11.246 ; 11.246 ; 11.246 ; 11.246 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 11.774 ; 11.774 ; 11.774 ; 11.774 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 11.023 ; 11.023 ; 11.023 ; 11.023 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 11.472 ; 11.472 ; 11.472 ; 11.472 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 10.992 ;        ;        ; 10.992 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 10.433 ;        ;        ; 10.433 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 11.230 ; 11.230 ; 11.230 ; 11.230 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 12.669 ; 12.669 ; 12.669 ; 12.669 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 13.998 ; 13.998 ; 13.998 ; 13.998 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 10.371 ; 10.371 ; 10.371 ; 10.371 ;
; NEXT_STATE          ; HLT_indicator        ; 11.605 ; 10.265 ; 10.265 ; 11.605 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 14.708 ; 9.838  ; 9.838  ; 14.708 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 15.321 ; 13.842 ; 13.842 ; 15.321 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 14.514 ; 14.514 ; 14.514 ; 14.514 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 9.285  ; 9.285  ; 9.285  ; 9.285  ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 8.938  ; 8.938  ; 8.938  ; 8.938  ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 9.075  ; 9.075  ; 9.075  ; 9.075  ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 14.158 ;        ;        ; 14.158 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 8.645  ; 8.645  ; 8.645  ; 8.645  ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 11.657 ; 11.657 ; 11.657 ; 11.657 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 8.708  ; 8.708  ; 8.708  ; 8.708  ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 9.174  ; 9.174  ; 9.174  ; 9.174  ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 12.659 ; 12.659 ; 12.659 ; 12.659 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 8.655  ; 8.655  ; 8.655  ; 8.655  ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 8.684  ; 8.684  ; 8.684  ; 8.684  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 8.942  ; 8.942  ; 8.942  ; 8.942  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 9.470  ; 9.470  ; 9.470  ; 9.470  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 8.719  ; 8.719  ; 8.719  ; 8.719  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 8.688  ;        ;        ; 8.688  ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 8.129  ;        ;        ; 8.129  ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 8.926  ; 8.926  ; 8.926  ; 8.926  ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 10.365 ; 10.365 ; 10.365 ; 10.365 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 11.694 ; 11.694 ; 11.694 ; 11.694 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 8.067  ; 8.067  ; 8.067  ; 8.067  ;
; clk_in              ; HLT_indicator        ; 17.241 ; 15.901 ; 15.901 ; 17.241 ;
; clk_in              ; mem_addr_bus_out[0]  ; 20.344 ; 15.474 ; 15.474 ; 20.344 ;
; clk_in              ; mem_addr_bus_out[1]  ; 20.957 ; 19.478 ; 19.478 ; 20.957 ;
; clk_in              ; mem_addr_bus_out[2]  ; 20.150 ; 20.150 ; 20.150 ; 20.150 ;
; clk_in              ; mem_addr_bus_out[3]  ; 14.921 ; 14.921 ; 14.921 ; 14.921 ;
; clk_in              ; mem_addr_bus_out[4]  ; 14.574 ; 14.574 ; 14.574 ; 14.574 ;
; clk_in              ; mem_addr_bus_out[5]  ; 14.711 ; 14.711 ; 14.711 ; 14.711 ;
; clk_in              ; mem_addr_bus_out[6]  ; 19.794 ; 12.239 ; 12.239 ; 19.794 ;
; clk_in              ; mem_addr_bus_out[7]  ; 14.281 ; 14.281 ; 14.281 ; 14.281 ;
; clk_in              ; mem_addr_bus_out[8]  ; 17.293 ; 17.293 ; 17.293 ; 17.293 ;
; clk_in              ; mem_addr_bus_out[9]  ; 14.344 ; 14.344 ; 14.344 ; 14.344 ;
; clk_in              ; mem_addr_bus_out[10] ; 14.810 ; 14.810 ; 14.810 ; 14.810 ;
; clk_in              ; mem_addr_bus_out[11] ; 18.295 ; 18.295 ; 18.295 ; 18.295 ;
; clk_in              ; mem_data_bus_out[0]  ; 14.291 ; 14.291 ; 14.291 ; 14.291 ;
; clk_in              ; mem_data_bus_out[1]  ; 14.320 ; 14.320 ; 14.320 ; 14.320 ;
; clk_in              ; mem_data_bus_out[2]  ; 14.578 ; 14.578 ; 14.578 ; 14.578 ;
; clk_in              ; mem_data_bus_out[3]  ; 15.106 ; 15.106 ; 15.106 ; 15.106 ;
; clk_in              ; mem_data_bus_out[4]  ; 14.355 ; 14.355 ; 14.355 ; 14.355 ;
; clk_in              ; mem_data_bus_out[5]  ; 14.804 ; 14.804 ; 14.804 ; 14.804 ;
; clk_in              ; mem_data_bus_out[6]  ; 14.324 ; 12.096 ; 12.096 ; 14.324 ;
; clk_in              ; mem_data_bus_out[7]  ; 13.765 ; 12.202 ; 12.202 ; 13.765 ;
; clk_in              ; mem_data_bus_out[8]  ; 14.562 ; 14.562 ; 14.562 ; 14.562 ;
; clk_in              ; mem_data_bus_out[9]  ; 16.001 ; 16.001 ; 16.001 ; 16.001 ;
; clk_in              ; mem_data_bus_out[10] ; 17.330 ; 17.330 ; 17.330 ; 17.330 ;
; clk_in              ; mem_data_bus_out[11] ; 13.703 ; 13.703 ; 13.703 ; 13.703 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 15.865 ; 14.525 ; 14.525 ; 15.865 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 18.968 ; 14.098 ; 14.098 ; 18.968 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 19.581 ; 18.102 ; 18.102 ; 19.581 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 18.774 ; 18.774 ; 18.774 ; 18.774 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 13.545 ; 13.545 ; 13.545 ; 13.545 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 13.198 ; 13.198 ; 13.198 ; 13.198 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 13.335 ; 13.335 ; 13.335 ; 13.335 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 18.418 ;        ;        ; 18.418 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 12.905 ; 12.905 ; 12.905 ; 12.905 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 15.917 ; 15.917 ; 15.917 ; 15.917 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 12.968 ; 12.968 ; 12.968 ; 12.968 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 13.434 ; 13.434 ; 13.434 ; 13.434 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 16.919 ; 16.919 ; 16.919 ; 16.919 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 12.915 ; 12.915 ; 12.915 ; 12.915 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.944 ; 12.944 ; 12.944 ; 12.944 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 13.202 ; 13.202 ; 13.202 ; 13.202 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 13.730 ; 13.730 ; 13.730 ; 13.730 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 12.979 ; 12.979 ; 12.979 ; 12.979 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 13.428 ; 13.428 ; 13.428 ; 13.428 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.948 ;        ;        ; 12.948 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.389 ;        ;        ; 12.389 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 13.186 ; 13.186 ; 13.186 ; 13.186 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 14.625 ; 14.625 ; 14.625 ; 14.625 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 15.954 ; 15.954 ; 15.954 ; 15.954 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 12.327 ; 12.327 ; 12.327 ; 12.327 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 16.330 ; 14.990 ; 14.990 ; 16.330 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 19.433 ; 14.563 ; 14.563 ; 19.433 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 20.046 ; 18.567 ; 18.567 ; 20.046 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 19.239 ; 19.239 ; 19.239 ; 19.239 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 14.010 ; 14.010 ; 14.010 ; 14.010 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 13.663 ; 13.663 ; 13.663 ; 13.663 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 13.800 ; 13.800 ; 13.800 ; 13.800 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 18.883 ;        ;        ; 18.883 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 13.370 ; 13.370 ; 13.370 ; 13.370 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 16.382 ; 16.382 ; 16.382 ; 16.382 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 13.433 ; 13.433 ; 13.433 ; 13.433 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 13.899 ; 13.899 ; 13.899 ; 13.899 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 17.384 ; 17.384 ; 17.384 ; 17.384 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 13.380 ; 13.380 ; 13.380 ; 13.380 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 13.409 ; 13.409 ; 13.409 ; 13.409 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 13.667 ; 13.667 ; 13.667 ; 13.667 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 14.195 ; 14.195 ; 14.195 ; 14.195 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 13.444 ; 13.444 ; 13.444 ; 13.444 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 13.893 ; 13.893 ; 13.893 ; 13.893 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 13.413 ;        ;        ; 13.413 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 12.854 ;        ;        ; 12.854 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 13.651 ; 13.651 ; 13.651 ; 13.651 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 15.090 ; 15.090 ; 15.090 ; 15.090 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 16.419 ; 16.419 ; 16.419 ; 16.419 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 12.792 ; 12.792 ; 12.792 ; 12.792 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 15.886 ; 14.546 ; 14.546 ; 15.886 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 18.989 ; 14.119 ; 14.119 ; 18.989 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 19.602 ; 18.123 ; 18.123 ; 19.602 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 18.795 ; 18.795 ; 18.795 ; 18.795 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 13.566 ; 13.566 ; 13.566 ; 13.566 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 13.219 ; 13.219 ; 13.219 ; 13.219 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 18.439 ;        ;        ; 18.439 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 12.926 ; 12.926 ; 12.926 ; 12.926 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 13.455 ; 13.455 ; 13.455 ; 13.455 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 16.940 ; 16.940 ; 16.940 ; 16.940 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 12.936 ; 12.936 ; 12.936 ; 12.936 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 13.751 ; 13.751 ; 13.751 ; 13.751 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 13.449 ; 13.449 ; 13.449 ; 13.449 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.969 ;        ;        ; 12.969 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 12.410 ;        ;        ; 12.410 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 13.207 ; 13.207 ; 13.207 ; 13.207 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 14.646 ; 14.646 ; 14.646 ; 14.646 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 15.975 ; 15.975 ; 15.975 ; 15.975 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 16.164 ; 14.824 ; 14.824 ; 16.164 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 19.267 ; 14.397 ; 14.397 ; 19.267 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 19.880 ; 18.401 ; 18.401 ; 19.880 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 19.073 ; 19.073 ; 19.073 ; 19.073 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 13.844 ; 13.844 ; 13.844 ; 13.844 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 13.497 ; 13.497 ; 13.497 ; 13.497 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 13.634 ; 13.634 ; 13.634 ; 13.634 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 18.717 ;        ;        ; 18.717 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 13.204 ; 13.204 ; 13.204 ; 13.204 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 16.216 ; 16.216 ; 16.216 ; 16.216 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 13.733 ; 13.733 ; 13.733 ; 13.733 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 17.218 ; 17.218 ; 17.218 ; 17.218 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 13.214 ; 13.214 ; 13.214 ; 13.214 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 13.243 ; 13.243 ; 13.243 ; 13.243 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 13.501 ; 13.501 ; 13.501 ; 13.501 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 14.029 ; 14.029 ; 14.029 ; 14.029 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 13.278 ; 13.278 ; 13.278 ; 13.278 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 13.727 ; 13.727 ; 13.727 ; 13.727 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 13.247 ;        ;        ; 13.247 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 12.688 ;        ;        ; 12.688 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 13.485 ; 13.485 ; 13.485 ; 13.485 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 14.924 ; 14.924 ; 14.924 ; 14.924 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 16.253 ; 16.253 ; 16.253 ; 16.253 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 12.626 ; 12.626 ; 12.626 ; 12.626 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 15.886 ; 14.546 ; 14.546 ; 15.886 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 18.989 ; 14.119 ; 14.119 ; 18.989 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 19.602 ; 18.123 ; 18.123 ; 19.602 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 18.795 ; 18.795 ; 18.795 ; 18.795 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 13.566 ; 13.566 ; 13.566 ; 13.566 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 13.219 ; 13.219 ; 13.219 ; 13.219 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 18.439 ;        ;        ; 18.439 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 12.926 ; 12.926 ; 12.926 ; 12.926 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 13.455 ; 13.455 ; 13.455 ; 13.455 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 16.940 ; 16.940 ; 16.940 ; 16.940 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 12.936 ; 12.936 ; 12.936 ; 12.936 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 13.751 ; 13.751 ; 13.751 ; 13.751 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 13.449 ; 13.449 ; 13.449 ; 13.449 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 12.969 ;        ;        ; 12.969 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 12.410 ;        ;        ; 12.410 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 13.207 ; 13.207 ; 13.207 ; 13.207 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 14.646 ; 14.646 ; 14.646 ; 14.646 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 15.975 ; 15.975 ; 15.975 ; 15.975 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 16.242 ; 14.902 ; 14.902 ; 16.242 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 19.345 ; 14.475 ; 14.475 ; 19.345 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 19.958 ; 18.479 ; 18.479 ; 19.958 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 19.151 ; 19.151 ; 19.151 ; 19.151 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 13.922 ; 13.922 ; 13.922 ; 13.922 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 13.575 ; 13.575 ; 13.575 ; 13.575 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 13.712 ; 13.712 ; 13.712 ; 13.712 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 18.795 ;        ;        ; 18.795 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 13.282 ; 13.282 ; 13.282 ; 13.282 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 16.294 ; 16.294 ; 16.294 ; 16.294 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 13.345 ; 13.345 ; 13.345 ; 13.345 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 13.811 ; 13.811 ; 13.811 ; 13.811 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 17.296 ; 17.296 ; 17.296 ; 17.296 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 13.292 ; 13.292 ; 13.292 ; 13.292 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 13.321 ; 13.321 ; 13.321 ; 13.321 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 13.579 ; 13.579 ; 13.579 ; 13.579 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 14.107 ; 14.107 ; 14.107 ; 14.107 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 13.805 ; 13.805 ; 13.805 ; 13.805 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 13.325 ;        ;        ; 13.325 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 12.766 ;        ;        ; 12.766 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 13.563 ; 13.563 ; 13.563 ; 13.563 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 15.002 ; 15.002 ; 15.002 ; 15.002 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 16.331 ; 16.331 ; 16.331 ; 16.331 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 12.704 ; 12.704 ; 12.704 ; 12.704 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 15.699 ; 14.359 ; 14.359 ; 15.699 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 18.802 ; 13.932 ; 13.932 ; 18.802 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 19.415 ; 17.936 ; 17.936 ; 19.415 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 18.608 ; 18.608 ; 18.608 ; 18.608 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 13.379 ; 13.379 ; 13.379 ; 13.379 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 13.032 ; 13.032 ; 13.032 ; 13.032 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 13.169 ; 13.169 ; 13.169 ; 13.169 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 18.252 ;        ;        ; 18.252 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 12.739 ; 12.739 ; 12.739 ; 12.739 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 15.751 ; 15.751 ; 15.751 ; 15.751 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 12.802 ; 12.802 ; 12.802 ; 12.802 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 13.268 ; 13.268 ; 13.268 ; 13.268 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 16.753 ; 16.753 ; 16.753 ; 16.753 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 12.749 ; 12.749 ; 12.749 ; 12.749 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 12.778 ; 12.778 ; 12.778 ; 12.778 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 13.036 ; 13.036 ; 13.036 ; 13.036 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 13.564 ; 13.564 ; 13.564 ; 13.564 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 12.813 ; 12.813 ; 12.813 ; 12.813 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 13.262 ; 13.262 ; 13.262 ; 13.262 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 12.782 ;        ;        ; 12.782 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 12.223 ;        ;        ; 12.223 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 13.020 ; 13.020 ; 13.020 ; 13.020 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 14.459 ; 14.459 ; 14.459 ; 14.459 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 15.788 ; 15.788 ; 15.788 ; 15.788 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 12.161 ; 12.161 ; 12.161 ; 12.161 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 15.849 ; 14.509 ; 14.509 ; 15.849 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 18.952 ; 14.082 ; 14.082 ; 18.952 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 19.565 ; 18.086 ; 18.086 ; 19.565 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 18.758 ; 18.758 ; 18.758 ; 18.758 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 13.529 ; 13.529 ; 13.529 ; 13.529 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 13.182 ; 13.182 ; 13.182 ; 13.182 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 13.319 ; 13.319 ; 13.319 ; 13.319 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 18.402 ;        ;        ; 18.402 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 12.889 ; 12.889 ; 12.889 ; 12.889 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 15.901 ; 15.901 ; 15.901 ; 15.901 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 12.952 ; 12.952 ; 12.952 ; 12.952 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 13.418 ; 13.418 ; 13.418 ; 13.418 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 16.903 ; 16.903 ; 16.903 ; 16.903 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.928 ; 12.928 ; 12.928 ; 12.928 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 13.186 ; 13.186 ; 13.186 ; 13.186 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 13.714 ; 13.714 ; 13.714 ; 13.714 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 12.963 ; 12.963 ; 12.963 ; 12.963 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 13.412 ; 13.412 ; 13.412 ; 13.412 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 12.932 ;        ;        ; 12.932 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 12.373 ;        ;        ; 12.373 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 13.170 ; 13.170 ; 13.170 ; 13.170 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 14.609 ; 14.609 ; 14.609 ; 14.609 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 12.311 ; 12.311 ; 12.311 ; 12.311 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 15.984 ; 14.644 ; 14.644 ; 15.984 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 19.087 ; 14.217 ; 14.217 ; 19.087 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 19.700 ; 18.221 ; 18.221 ; 19.700 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 18.893 ; 18.893 ; 18.893 ; 18.893 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 13.664 ; 13.664 ; 13.664 ; 13.664 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 13.317 ; 13.317 ; 13.317 ; 13.317 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 13.454 ; 13.454 ; 13.454 ; 13.454 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 18.537 ;        ;        ; 18.537 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 13.024 ; 13.024 ; 13.024 ; 13.024 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 16.036 ; 16.036 ; 16.036 ; 16.036 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 13.087 ; 13.087 ; 13.087 ; 13.087 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 17.038 ; 17.038 ; 17.038 ; 17.038 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 13.034 ; 13.034 ; 13.034 ; 13.034 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 13.063 ; 13.063 ; 13.063 ; 13.063 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 13.321 ; 13.321 ; 13.321 ; 13.321 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.849 ; 13.849 ; 13.849 ; 13.849 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 13.547 ; 13.547 ; 13.547 ; 13.547 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 13.067 ;        ;        ; 13.067 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 12.508 ;        ;        ; 12.508 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 13.305 ; 13.305 ; 13.305 ; 13.305 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 14.744 ; 14.744 ; 14.744 ; 14.744 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 16.073 ; 16.073 ; 16.073 ; 16.073 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 15.973 ; 14.633 ; 14.633 ; 15.973 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 19.076 ; 14.206 ; 14.206 ; 19.076 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 19.689 ; 18.210 ; 18.210 ; 19.689 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 18.882 ; 18.882 ; 18.882 ; 18.882 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 13.653 ; 13.653 ; 13.653 ; 13.653 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 13.306 ; 13.306 ; 13.306 ; 13.306 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 13.443 ; 13.443 ; 13.443 ; 13.443 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 18.526 ;        ;        ; 18.526 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 13.013 ; 13.013 ; 13.013 ; 13.013 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 16.025 ; 16.025 ; 16.025 ; 16.025 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 13.542 ; 13.542 ; 13.542 ; 13.542 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 17.027 ; 17.027 ; 17.027 ; 17.027 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 13.023 ; 13.023 ; 13.023 ; 13.023 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 13.052 ; 13.052 ; 13.052 ; 13.052 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 13.310 ; 13.310 ; 13.310 ; 13.310 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 13.838 ; 13.838 ; 13.838 ; 13.838 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 13.087 ; 13.087 ; 13.087 ; 13.087 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 13.536 ; 13.536 ; 13.536 ; 13.536 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 13.056 ;        ;        ; 13.056 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 12.497 ;        ;        ; 12.497 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 14.733 ; 14.733 ; 14.733 ; 14.733 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 16.062 ; 16.062 ; 16.062 ; 16.062 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 12.435 ; 12.435 ; 12.435 ; 12.435 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 11.411 ; 10.071 ; 10.071 ; 11.411 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 14.514 ; 9.644  ; 9.644  ; 14.514 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 15.127 ; 13.648 ; 13.648 ; 15.127 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 14.320 ; 14.320 ; 14.320 ; 14.320 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 9.091  ; 9.091  ; 9.091  ; 9.091  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 8.744  ; 8.744  ; 8.744  ; 8.744  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 8.881  ; 8.881  ; 8.881  ; 8.881  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 13.964 ;        ;        ; 13.964 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 8.451  ; 8.451  ; 8.451  ; 8.451  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 11.463 ; 11.463 ; 11.463 ; 11.463 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 8.514  ; 8.514  ; 8.514  ; 8.514  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 8.980  ; 8.980  ; 8.980  ; 8.980  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 12.465 ; 12.465 ; 12.465 ; 12.465 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 8.461  ; 8.461  ; 8.461  ; 8.461  ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 8.490  ; 8.490  ; 8.490  ; 8.490  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 8.748  ; 8.748  ; 8.748  ; 8.748  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 9.276  ; 9.276  ; 9.276  ; 9.276  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 8.525  ; 8.525  ; 8.525  ; 8.525  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 8.974  ; 8.974  ; 8.974  ; 8.974  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 8.494  ;        ;        ; 8.494  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 7.935  ;        ;        ; 7.935  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 8.732  ; 8.732  ; 8.732  ; 8.732  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 10.171 ; 10.171 ; 10.171 ; 10.171 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 11.500 ; 11.500 ; 11.500 ; 11.500 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 7.873  ; 7.873  ; 7.873  ; 7.873  ;
; mem_data_bus_in[11] ; HLT_indicator        ; 11.567 ; 10.227 ; 10.227 ; 11.567 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 14.670 ; 9.800  ; 9.800  ; 14.670 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 15.283 ; 13.804 ; 13.804 ; 15.283 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 14.476 ; 14.476 ; 14.476 ; 14.476 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 9.247  ; 9.247  ; 9.247  ; 9.247  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 8.900  ; 8.900  ; 8.900  ; 8.900  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 9.037  ; 9.037  ; 9.037  ; 9.037  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 14.120 ;        ;        ; 14.120 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 8.607  ; 8.607  ; 8.607  ; 8.607  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 11.619 ; 11.619 ; 11.619 ; 11.619 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 8.670  ; 8.670  ; 8.670  ; 8.670  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 9.136  ; 9.136  ; 9.136  ; 9.136  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 12.621 ; 12.621 ; 12.621 ; 12.621 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 8.617  ; 8.617  ; 8.617  ; 8.617  ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 8.646  ; 8.646  ; 8.646  ; 8.646  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 8.904  ; 8.904  ; 8.904  ; 8.904  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 9.432  ; 9.432  ; 9.432  ; 9.432  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 8.681  ; 8.681  ; 8.681  ; 8.681  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 9.130  ; 9.130  ; 9.130  ; 9.130  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 8.650  ;        ;        ; 8.650  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 8.091  ;        ;        ; 8.091  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 8.888  ; 8.888  ; 8.888  ; 8.888  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 10.327 ; 10.327 ; 10.327 ; 10.327 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 11.656 ; 11.656 ; 11.656 ; 11.656 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 8.029  ; 8.029  ; 8.029  ; 8.029  ;
; not_reset           ; HLT_indicator        ; 17.514 ; 16.174 ; 16.174 ; 17.514 ;
; not_reset           ; mem_addr_bus_out[0]  ; 20.617 ; 15.747 ; 15.747 ; 20.617 ;
; not_reset           ; mem_addr_bus_out[1]  ; 21.230 ; 19.751 ; 19.751 ; 21.230 ;
; not_reset           ; mem_addr_bus_out[2]  ; 20.423 ; 20.423 ; 20.423 ; 20.423 ;
; not_reset           ; mem_addr_bus_out[3]  ; 15.194 ; 15.194 ; 15.194 ; 15.194 ;
; not_reset           ; mem_addr_bus_out[4]  ; 14.847 ; 14.847 ; 14.847 ; 14.847 ;
; not_reset           ; mem_addr_bus_out[5]  ; 14.984 ; 14.984 ; 14.984 ; 14.984 ;
; not_reset           ; mem_addr_bus_out[6]  ; 20.067 ;        ;        ; 20.067 ;
; not_reset           ; mem_addr_bus_out[7]  ; 14.554 ; 14.554 ; 14.554 ; 14.554 ;
; not_reset           ; mem_addr_bus_out[8]  ; 17.566 ; 17.566 ; 17.566 ; 17.566 ;
; not_reset           ; mem_addr_bus_out[9]  ; 14.617 ; 14.617 ; 14.617 ; 14.617 ;
; not_reset           ; mem_addr_bus_out[10] ; 15.083 ; 15.083 ; 15.083 ; 15.083 ;
; not_reset           ; mem_addr_bus_out[11] ; 18.568 ; 18.568 ; 18.568 ; 18.568 ;
; not_reset           ; mem_data_bus_out[0]  ; 14.564 ; 14.564 ; 14.564 ; 14.564 ;
; not_reset           ; mem_data_bus_out[1]  ; 14.593 ; 14.593 ; 14.593 ; 14.593 ;
; not_reset           ; mem_data_bus_out[2]  ; 14.851 ; 14.851 ; 14.851 ; 14.851 ;
; not_reset           ; mem_data_bus_out[3]  ; 15.379 ; 15.379 ; 15.379 ; 15.379 ;
; not_reset           ; mem_data_bus_out[4]  ; 14.628 ; 14.628 ; 14.628 ; 14.628 ;
; not_reset           ; mem_data_bus_out[5]  ; 15.077 ; 15.077 ; 15.077 ; 15.077 ;
; not_reset           ; mem_data_bus_out[6]  ; 14.597 ;        ;        ; 14.597 ;
; not_reset           ; mem_data_bus_out[7]  ; 14.038 ;        ;        ; 14.038 ;
; not_reset           ; mem_data_bus_out[8]  ; 14.835 ; 14.835 ; 14.835 ; 14.835 ;
; not_reset           ; mem_data_bus_out[9]  ; 16.274 ; 16.274 ; 16.274 ; 16.274 ;
; not_reset           ; mem_data_bus_out[10] ; 17.603 ; 17.603 ; 17.603 ; 17.603 ;
; not_reset           ; mem_data_bus_out[11] ; 13.976 ; 13.976 ; 13.976 ; 13.976 ;
+---------------------+----------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                      ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 8.553  ; 8.771  ; 8.771  ; 8.553  ;
; END_STATE           ; mem_addr_bus_out[0]  ; 9.727  ; 9.727  ; 9.727  ; 9.727  ;
; END_STATE           ; mem_addr_bus_out[1]  ; 10.211 ; 10.211 ; 10.211 ; 10.211 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 10.074 ; 10.074 ; 10.074 ; 10.074 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 9.174  ; 9.174  ; 9.174  ; 9.174  ;
; END_STATE           ; mem_addr_bus_out[4]  ; 8.827  ; 8.827  ; 8.827  ; 8.827  ;
; END_STATE           ; mem_addr_bus_out[5]  ; 8.964  ; 8.964  ; 8.964  ; 8.964  ;
; END_STATE           ; mem_addr_bus_out[6]  ; 14.047 ;        ;        ; 14.047 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 8.534  ; 8.534  ; 8.534  ; 8.534  ;
; END_STATE           ; mem_addr_bus_out[8]  ; 11.546 ; 11.546 ; 11.546 ; 11.546 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 8.597  ; 8.597  ; 8.597  ; 8.597  ;
; END_STATE           ; mem_addr_bus_out[10] ; 9.063  ; 9.063  ; 9.063  ; 9.063  ;
; END_STATE           ; mem_addr_bus_out[11] ; 12.548 ; 12.548 ; 12.548 ; 12.548 ;
; END_STATE           ; mem_data_bus_out[0]  ; 8.544  ; 8.544  ; 8.544  ; 8.544  ;
; END_STATE           ; mem_data_bus_out[1]  ; 8.573  ; 8.573  ; 8.573  ; 8.573  ;
; END_STATE           ; mem_data_bus_out[2]  ; 8.831  ; 8.831  ; 8.831  ; 8.831  ;
; END_STATE           ; mem_data_bus_out[3]  ; 9.359  ; 9.359  ; 9.359  ; 9.359  ;
; END_STATE           ; mem_data_bus_out[4]  ; 8.608  ; 8.608  ; 8.608  ; 8.608  ;
; END_STATE           ; mem_data_bus_out[5]  ; 9.057  ; 9.057  ; 9.057  ; 9.057  ;
; END_STATE           ; mem_data_bus_out[6]  ; 8.577  ;        ;        ; 8.577  ;
; END_STATE           ; mem_data_bus_out[7]  ; 8.018  ;        ;        ; 8.018  ;
; END_STATE           ; mem_data_bus_out[8]  ; 8.815  ; 8.815  ; 8.815  ; 8.815  ;
; END_STATE           ; mem_data_bus_out[9]  ; 10.254 ; 10.254 ; 10.254 ; 10.254 ;
; END_STATE           ; mem_data_bus_out[10] ; 11.583 ; 11.583 ; 11.583 ; 11.583 ;
; END_STATE           ; mem_data_bus_out[11] ; 7.956  ; 7.956  ; 7.956  ; 7.956  ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 12.823 ; 12.823 ; 12.823 ; 12.823 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 13.779 ; 13.779 ; 13.779 ; 13.779 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 14.263 ; 14.263 ; 14.263 ; 14.263 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 14.126 ; 14.126 ; 14.126 ; 14.126 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 13.226 ; 13.226 ; 13.226 ; 13.226 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 12.879 ; 12.879 ; 12.879 ; 12.879 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 13.016 ; 13.016 ; 13.016 ; 13.016 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 18.099 ;        ;        ; 18.099 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 12.586 ; 12.586 ; 12.586 ; 12.586 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 15.598 ; 15.598 ; 15.598 ; 15.598 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 12.649 ; 12.649 ; 12.649 ; 12.649 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 13.115 ; 13.115 ; 13.115 ; 13.115 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 16.600 ; 16.600 ; 16.600 ; 16.600 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 12.596 ; 12.596 ; 12.596 ; 12.596 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 12.625 ; 12.625 ; 12.625 ; 12.625 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 12.883 ; 12.883 ; 12.883 ; 12.883 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 13.411 ; 13.411 ; 13.411 ; 13.411 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 12.660 ; 12.660 ; 12.660 ; 12.660 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 13.109 ; 13.109 ; 13.109 ; 13.109 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 12.629 ;        ;        ; 12.629 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 12.070 ;        ;        ; 12.070 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 12.867 ; 12.867 ; 12.867 ; 12.867 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 14.306 ; 14.306 ; 14.306 ; 14.306 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 15.635 ; 15.635 ; 15.635 ; 15.635 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 12.008 ; 12.008 ; 12.008 ; 12.008 ;
; FP_DEPOSIT          ; HLT_indicator        ; 13.430 ; 13.430 ; 13.430 ; 13.430 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 14.386 ; 14.386 ; 14.386 ; 14.386 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 14.870 ; 14.870 ; 14.870 ; 14.870 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 14.733 ; 14.733 ; 14.733 ; 14.733 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 13.833 ; 13.833 ; 13.833 ; 13.833 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 13.486 ; 13.486 ; 13.486 ; 13.486 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 13.623 ; 13.623 ; 13.623 ; 13.623 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 18.706 ;        ;        ; 18.706 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 13.193 ; 13.193 ; 13.193 ; 13.193 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 16.205 ; 16.205 ; 16.205 ; 16.205 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 13.256 ; 13.256 ; 13.256 ; 13.256 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 13.722 ; 13.722 ; 13.722 ; 13.722 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 17.207 ; 17.207 ; 17.207 ; 17.207 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 13.203 ; 13.203 ; 13.203 ; 13.203 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 13.232 ; 13.232 ; 13.232 ; 13.232 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 13.490 ; 13.490 ; 13.490 ; 13.490 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 14.018 ; 14.018 ; 14.018 ; 14.018 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 13.716 ; 13.716 ; 13.716 ; 13.716 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 13.236 ;        ;        ; 13.236 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 12.677 ;        ;        ; 12.677 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 13.474 ; 13.474 ; 13.474 ; 13.474 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 14.913 ; 14.913 ; 14.913 ; 14.913 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 16.242 ; 16.242 ; 16.242 ; 16.242 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 12.615 ; 12.615 ; 12.615 ; 12.615 ;
; FP_EXAMINE          ; HLT_indicator        ; 13.172 ; 13.172 ; 13.172 ; 13.172 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 14.128 ; 14.128 ; 14.128 ; 14.128 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 14.612 ; 14.612 ; 14.612 ; 14.612 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 14.475 ; 14.475 ; 14.475 ; 14.475 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 13.575 ; 13.575 ; 13.575 ; 13.575 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 13.228 ; 13.228 ; 13.228 ; 13.228 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 13.365 ; 13.365 ; 13.365 ; 13.365 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 18.448 ;        ;        ; 18.448 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 12.935 ; 12.935 ; 12.935 ; 12.935 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 15.947 ; 15.947 ; 15.947 ; 15.947 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 12.998 ; 12.998 ; 12.998 ; 12.998 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 13.464 ; 13.464 ; 13.464 ; 13.464 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 16.949 ; 16.949 ; 16.949 ; 16.949 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 12.945 ; 12.945 ; 12.945 ; 12.945 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 12.974 ; 12.974 ; 12.974 ; 12.974 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 13.232 ; 13.232 ; 13.232 ; 13.232 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 13.760 ; 13.760 ; 13.760 ; 13.760 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 13.009 ; 13.009 ; 13.009 ; 13.009 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 13.458 ; 13.458 ; 13.458 ; 13.458 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 12.978 ;        ;        ; 12.978 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 12.419 ;        ;        ; 12.419 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 13.216 ; 13.216 ; 13.216 ; 13.216 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 14.655 ; 14.655 ; 14.655 ; 14.655 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 15.984 ; 15.984 ; 15.984 ; 15.984 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 12.357 ; 12.357 ; 12.357 ; 12.357 ;
; IRQ                 ; HLT_indicator        ; 11.022 ; 11.022 ; 11.022 ; 11.022 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 11.978 ; 11.978 ; 11.978 ; 11.978 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 12.462 ; 12.462 ; 12.462 ; 12.462 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 12.325 ; 12.325 ; 12.325 ; 12.325 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 11.425 ; 11.425 ; 11.425 ; 11.425 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 11.078 ; 11.078 ; 11.078 ; 11.078 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 11.215 ; 11.215 ; 11.215 ; 11.215 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 16.298 ;        ;        ; 16.298 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 10.785 ; 10.785 ; 10.785 ; 10.785 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 13.797 ; 13.797 ; 13.797 ; 13.797 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 10.848 ; 10.848 ; 10.848 ; 10.848 ;
; IRQ                 ; mem_addr_bus_out[10] ; 11.314 ; 11.314 ; 11.314 ; 11.314 ;
; IRQ                 ; mem_addr_bus_out[11] ; 14.799 ; 14.799 ; 14.799 ; 14.799 ;
; IRQ                 ; mem_data_bus_out[0]  ; 10.795 ; 10.795 ; 10.795 ; 10.795 ;
; IRQ                 ; mem_data_bus_out[1]  ; 10.824 ; 10.824 ; 10.824 ; 10.824 ;
; IRQ                 ; mem_data_bus_out[2]  ; 11.082 ; 11.082 ; 11.082 ; 11.082 ;
; IRQ                 ; mem_data_bus_out[3]  ; 11.610 ; 11.610 ; 11.610 ; 11.610 ;
; IRQ                 ; mem_data_bus_out[4]  ; 10.859 ; 10.859 ; 10.859 ; 10.859 ;
; IRQ                 ; mem_data_bus_out[5]  ; 11.308 ; 11.308 ; 11.308 ; 11.308 ;
; IRQ                 ; mem_data_bus_out[6]  ; 10.828 ;        ;        ; 10.828 ;
; IRQ                 ; mem_data_bus_out[7]  ; 10.269 ;        ;        ; 10.269 ;
; IRQ                 ; mem_data_bus_out[8]  ; 11.066 ; 11.066 ; 11.066 ; 11.066 ;
; IRQ                 ; mem_data_bus_out[9]  ; 12.505 ; 12.505 ; 12.505 ; 12.505 ;
; IRQ                 ; mem_data_bus_out[10] ; 13.834 ; 13.834 ; 13.834 ; 13.834 ;
; IRQ                 ; mem_data_bus_out[11] ; 10.207 ; 10.207 ; 10.207 ; 10.207 ;
; IRQ_ON              ; HLT_indicator        ; 10.769 ; 10.769 ; 10.769 ; 10.769 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 11.725 ; 11.725 ; 11.725 ; 11.725 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 12.209 ; 12.209 ; 12.209 ; 12.209 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 12.072 ; 12.072 ; 12.072 ; 12.072 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 11.172 ; 11.172 ; 11.172 ; 11.172 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 10.825 ; 10.825 ; 10.825 ; 10.825 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 10.962 ; 10.962 ; 10.962 ; 10.962 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 16.045 ;        ;        ; 16.045 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 10.532 ; 10.532 ; 10.532 ; 10.532 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 13.544 ; 13.544 ; 13.544 ; 13.544 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 10.595 ; 10.595 ; 10.595 ; 10.595 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 11.061 ; 11.061 ; 11.061 ; 11.061 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 14.546 ; 14.546 ; 14.546 ; 14.546 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 10.542 ; 10.542 ; 10.542 ; 10.542 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 10.571 ; 10.571 ; 10.571 ; 10.571 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 10.829 ; 10.829 ; 10.829 ; 10.829 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 11.357 ; 11.357 ; 11.357 ; 11.357 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 10.606 ; 10.606 ; 10.606 ; 10.606 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 11.055 ; 11.055 ; 11.055 ; 11.055 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 10.575 ;        ;        ; 10.575 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 10.016 ;        ;        ; 10.016 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 10.813 ; 10.813 ; 10.813 ; 10.813 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 12.252 ; 12.252 ; 12.252 ; 12.252 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 13.581 ; 13.581 ; 13.581 ; 13.581 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 9.954  ; 9.954  ; 9.954  ; 9.954  ;
; NEXT_STATE          ; HLT_indicator        ; 8.864  ; 8.864  ; 8.864  ; 8.864  ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 9.820  ; 9.820  ; 9.820  ; 9.820  ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 10.304 ; 10.304 ; 10.304 ; 10.304 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 10.167 ; 10.167 ; 10.167 ; 10.167 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 9.267  ; 9.267  ; 9.267  ; 9.267  ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 8.920  ; 8.920  ; 8.920  ; 8.920  ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 9.057  ; 9.057  ; 9.057  ; 9.057  ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 14.140 ;        ;        ; 14.140 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 8.627  ; 8.627  ; 8.627  ; 8.627  ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 11.639 ; 11.639 ; 11.639 ; 11.639 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 8.690  ; 8.690  ; 8.690  ; 8.690  ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 9.156  ; 9.156  ; 9.156  ; 9.156  ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 12.641 ; 12.641 ; 12.641 ; 12.641 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 8.637  ; 8.637  ; 8.637  ; 8.637  ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 8.666  ; 8.666  ; 8.666  ; 8.666  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 8.924  ; 8.924  ; 8.924  ; 8.924  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 9.452  ; 9.452  ; 9.452  ; 9.452  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 8.701  ; 8.701  ; 8.701  ; 8.701  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 9.150  ; 9.150  ; 9.150  ; 9.150  ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 8.670  ;        ;        ; 8.670  ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 8.111  ;        ;        ; 8.111  ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 8.908  ; 8.908  ; 8.908  ; 8.908  ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 10.347 ; 10.347 ; 10.347 ; 10.347 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 11.676 ; 11.676 ; 11.676 ; 11.676 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 8.049  ; 8.049  ; 8.049  ; 8.049  ;
; clk_in              ; HLT_indicator        ; 12.731 ; 12.731 ; 12.731 ; 12.731 ;
; clk_in              ; mem_addr_bus_out[0]  ; 12.963 ; 12.963 ; 12.963 ; 12.963 ;
; clk_in              ; mem_addr_bus_out[1]  ; 13.454 ; 13.454 ; 13.454 ; 13.454 ;
; clk_in              ; mem_addr_bus_out[2]  ; 12.184 ; 12.184 ; 12.184 ; 12.184 ;
; clk_in              ; mem_addr_bus_out[3]  ; 12.309 ; 12.309 ; 12.309 ; 12.309 ;
; clk_in              ; mem_addr_bus_out[4]  ; 13.244 ; 13.244 ; 13.244 ; 13.244 ;
; clk_in              ; mem_addr_bus_out[5]  ; 12.392 ; 12.392 ; 12.392 ; 12.392 ;
; clk_in              ; mem_addr_bus_out[6]  ; 12.239 ; 12.239 ; 12.239 ; 12.239 ;
; clk_in              ; mem_addr_bus_out[7]  ; 12.248 ; 12.248 ; 12.248 ; 12.248 ;
; clk_in              ; mem_addr_bus_out[8]  ; 15.300 ; 15.300 ; 15.300 ; 15.300 ;
; clk_in              ; mem_addr_bus_out[9]  ; 12.173 ; 12.173 ; 12.173 ; 12.173 ;
; clk_in              ; mem_addr_bus_out[10] ; 12.053 ; 12.053 ; 12.053 ; 12.053 ;
; clk_in              ; mem_addr_bus_out[11] ; 11.829 ; 11.829 ; 11.829 ; 11.829 ;
; clk_in              ; mem_data_bus_out[0]  ; 12.961 ; 12.961 ; 12.961 ; 12.961 ;
; clk_in              ; mem_data_bus_out[1]  ; 12.990 ; 12.990 ; 12.990 ; 12.990 ;
; clk_in              ; mem_data_bus_out[2]  ; 12.687 ; 12.687 ; 12.687 ; 12.687 ;
; clk_in              ; mem_data_bus_out[3]  ; 11.980 ; 11.980 ; 11.980 ; 11.980 ;
; clk_in              ; mem_data_bus_out[4]  ; 13.025 ; 13.025 ; 13.025 ; 13.025 ;
; clk_in              ; mem_data_bus_out[5]  ; 12.082 ; 12.082 ; 12.082 ; 12.082 ;
; clk_in              ; mem_data_bus_out[6]  ; 12.096 ; 12.096 ; 12.096 ; 12.096 ;
; clk_in              ; mem_data_bus_out[7]  ; 12.202 ; 12.202 ; 12.202 ; 12.202 ;
; clk_in              ; mem_data_bus_out[8]  ; 12.002 ; 12.002 ; 12.002 ; 12.002 ;
; clk_in              ; mem_data_bus_out[9]  ; 11.590 ; 11.590 ; 11.590 ; 11.590 ;
; clk_in              ; mem_data_bus_out[10] ; 11.434 ; 11.434 ; 11.434 ; 11.434 ;
; clk_in              ; mem_data_bus_out[11] ; 11.756 ; 11.756 ; 11.756 ; 11.756 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 13.142 ; 13.142 ; 13.142 ; 13.142 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 14.098 ; 14.098 ; 14.098 ; 14.098 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 14.582 ; 14.582 ; 14.582 ; 14.582 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 14.445 ; 14.445 ; 14.445 ; 14.445 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 13.545 ; 13.545 ; 13.545 ; 13.545 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 13.198 ; 13.198 ; 13.198 ; 13.198 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 13.335 ; 13.335 ; 13.335 ; 13.335 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 18.418 ;        ;        ; 18.418 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 12.905 ; 12.905 ; 12.905 ; 12.905 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 15.917 ; 15.917 ; 15.917 ; 15.917 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 12.968 ; 12.968 ; 12.968 ; 12.968 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 13.434 ; 13.434 ; 13.434 ; 13.434 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 16.919 ; 16.919 ; 16.919 ; 16.919 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 12.915 ; 12.915 ; 12.915 ; 12.915 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.944 ; 12.944 ; 12.944 ; 12.944 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 13.202 ; 13.202 ; 13.202 ; 13.202 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 13.730 ; 13.730 ; 13.730 ; 13.730 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 12.979 ; 12.979 ; 12.979 ; 12.979 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 13.428 ; 13.428 ; 13.428 ; 13.428 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.948 ;        ;        ; 12.948 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.389 ;        ;        ; 12.389 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 13.186 ; 13.186 ; 13.186 ; 13.186 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 14.625 ; 14.625 ; 14.625 ; 14.625 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 15.954 ; 15.954 ; 15.954 ; 15.954 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 12.327 ; 12.327 ; 12.327 ; 12.327 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 13.607 ; 13.607 ; 13.607 ; 13.607 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 14.563 ; 14.563 ; 14.563 ; 14.563 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 15.047 ; 15.047 ; 15.047 ; 15.047 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 14.910 ; 14.910 ; 14.910 ; 14.910 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 14.010 ; 14.010 ; 14.010 ; 14.010 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 13.663 ; 13.663 ; 13.663 ; 13.663 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 13.800 ; 13.800 ; 13.800 ; 13.800 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 18.883 ;        ;        ; 18.883 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 13.370 ; 13.370 ; 13.370 ; 13.370 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 16.382 ; 16.382 ; 16.382 ; 16.382 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 13.433 ; 13.433 ; 13.433 ; 13.433 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 13.899 ; 13.899 ; 13.899 ; 13.899 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 17.384 ; 17.384 ; 17.384 ; 17.384 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 13.380 ; 13.380 ; 13.380 ; 13.380 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 13.409 ; 13.409 ; 13.409 ; 13.409 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 13.667 ; 13.667 ; 13.667 ; 13.667 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 14.195 ; 14.195 ; 14.195 ; 14.195 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 13.444 ; 13.444 ; 13.444 ; 13.444 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 13.893 ; 13.893 ; 13.893 ; 13.893 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 13.413 ;        ;        ; 13.413 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 12.854 ;        ;        ; 12.854 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 13.651 ; 13.651 ; 13.651 ; 13.651 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 15.090 ; 15.090 ; 15.090 ; 15.090 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 16.419 ; 16.419 ; 16.419 ; 16.419 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 12.792 ; 12.792 ; 12.792 ; 12.792 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 13.163 ; 13.163 ; 13.163 ; 13.163 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 14.119 ; 14.119 ; 14.119 ; 14.119 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 14.603 ; 14.603 ; 14.603 ; 14.603 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 14.466 ; 14.466 ; 14.466 ; 14.466 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 13.566 ; 13.566 ; 13.566 ; 13.566 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 13.219 ; 13.219 ; 13.219 ; 13.219 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 18.439 ;        ;        ; 18.439 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 12.926 ; 12.926 ; 12.926 ; 12.926 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 13.455 ; 13.455 ; 13.455 ; 13.455 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 16.940 ; 16.940 ; 16.940 ; 16.940 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 12.936 ; 12.936 ; 12.936 ; 12.936 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 13.751 ; 13.751 ; 13.751 ; 13.751 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 13.449 ; 13.449 ; 13.449 ; 13.449 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.969 ;        ;        ; 12.969 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 12.410 ;        ;        ; 12.410 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 13.207 ; 13.207 ; 13.207 ; 13.207 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 14.646 ; 14.646 ; 14.646 ; 14.646 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 15.975 ; 15.975 ; 15.975 ; 15.975 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 13.441 ; 13.441 ; 13.441 ; 13.441 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 14.397 ; 14.397 ; 14.397 ; 14.397 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 14.881 ; 14.881 ; 14.881 ; 14.881 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 14.744 ; 14.744 ; 14.744 ; 14.744 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 13.844 ; 13.844 ; 13.844 ; 13.844 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 13.497 ; 13.497 ; 13.497 ; 13.497 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 13.634 ; 13.634 ; 13.634 ; 13.634 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 18.717 ;        ;        ; 18.717 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 13.204 ; 13.204 ; 13.204 ; 13.204 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 16.216 ; 16.216 ; 16.216 ; 16.216 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 13.733 ; 13.733 ; 13.733 ; 13.733 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 17.218 ; 17.218 ; 17.218 ; 17.218 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 13.214 ; 13.214 ; 13.214 ; 13.214 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 13.243 ; 13.243 ; 13.243 ; 13.243 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 13.501 ; 13.501 ; 13.501 ; 13.501 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 14.029 ; 14.029 ; 14.029 ; 14.029 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 13.278 ; 13.278 ; 13.278 ; 13.278 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 13.727 ; 13.727 ; 13.727 ; 13.727 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 13.247 ;        ;        ; 13.247 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 12.688 ;        ;        ; 12.688 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 13.485 ; 13.485 ; 13.485 ; 13.485 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 14.924 ; 14.924 ; 14.924 ; 14.924 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 16.253 ; 16.253 ; 16.253 ; 16.253 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 12.626 ; 12.626 ; 12.626 ; 12.626 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 13.163 ; 13.163 ; 13.163 ; 13.163 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 14.119 ; 14.119 ; 14.119 ; 14.119 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 14.603 ; 14.603 ; 14.603 ; 14.603 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 14.466 ; 14.466 ; 14.466 ; 14.466 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 13.566 ; 13.566 ; 13.566 ; 13.566 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 13.219 ; 13.219 ; 13.219 ; 13.219 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 18.439 ;        ;        ; 18.439 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 12.926 ; 12.926 ; 12.926 ; 12.926 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 13.455 ; 13.455 ; 13.455 ; 13.455 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 16.940 ; 16.940 ; 16.940 ; 16.940 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 12.936 ; 12.936 ; 12.936 ; 12.936 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 13.751 ; 13.751 ; 13.751 ; 13.751 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 13.449 ; 13.449 ; 13.449 ; 13.449 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 12.969 ;        ;        ; 12.969 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 12.410 ;        ;        ; 12.410 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 13.207 ; 13.207 ; 13.207 ; 13.207 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 14.646 ; 14.646 ; 14.646 ; 14.646 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 15.975 ; 15.975 ; 15.975 ; 15.975 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 13.519 ; 13.519 ; 13.519 ; 13.519 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 14.475 ; 14.475 ; 14.475 ; 14.475 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 14.959 ; 14.959 ; 14.959 ; 14.959 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 14.822 ; 14.822 ; 14.822 ; 14.822 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 13.922 ; 13.922 ; 13.922 ; 13.922 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 13.575 ; 13.575 ; 13.575 ; 13.575 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 13.712 ; 13.712 ; 13.712 ; 13.712 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 18.795 ;        ;        ; 18.795 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 13.282 ; 13.282 ; 13.282 ; 13.282 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 16.294 ; 16.294 ; 16.294 ; 16.294 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 13.345 ; 13.345 ; 13.345 ; 13.345 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 13.811 ; 13.811 ; 13.811 ; 13.811 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 17.296 ; 17.296 ; 17.296 ; 17.296 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 13.292 ; 13.292 ; 13.292 ; 13.292 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 13.321 ; 13.321 ; 13.321 ; 13.321 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 13.579 ; 13.579 ; 13.579 ; 13.579 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 14.107 ; 14.107 ; 14.107 ; 14.107 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 13.805 ; 13.805 ; 13.805 ; 13.805 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 13.325 ;        ;        ; 13.325 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 12.766 ;        ;        ; 12.766 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 13.563 ; 13.563 ; 13.563 ; 13.563 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 15.002 ; 15.002 ; 15.002 ; 15.002 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 16.331 ; 16.331 ; 16.331 ; 16.331 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 12.704 ; 12.704 ; 12.704 ; 12.704 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 12.976 ; 12.976 ; 12.976 ; 12.976 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 13.932 ; 13.932 ; 13.932 ; 13.932 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 14.416 ; 14.416 ; 14.416 ; 14.416 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 14.279 ; 14.279 ; 14.279 ; 14.279 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 13.379 ; 13.379 ; 13.379 ; 13.379 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 13.032 ; 13.032 ; 13.032 ; 13.032 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 13.169 ; 13.169 ; 13.169 ; 13.169 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 18.252 ;        ;        ; 18.252 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 12.739 ; 12.739 ; 12.739 ; 12.739 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 15.751 ; 15.751 ; 15.751 ; 15.751 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 12.802 ; 12.802 ; 12.802 ; 12.802 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 13.268 ; 13.268 ; 13.268 ; 13.268 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 16.753 ; 16.753 ; 16.753 ; 16.753 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 12.749 ; 12.749 ; 12.749 ; 12.749 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 12.778 ; 12.778 ; 12.778 ; 12.778 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 13.036 ; 13.036 ; 13.036 ; 13.036 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 13.564 ; 13.564 ; 13.564 ; 13.564 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 12.813 ; 12.813 ; 12.813 ; 12.813 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 13.262 ; 13.262 ; 13.262 ; 13.262 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 12.782 ;        ;        ; 12.782 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 12.223 ;        ;        ; 12.223 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 13.020 ; 13.020 ; 13.020 ; 13.020 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 14.459 ; 14.459 ; 14.459 ; 14.459 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 15.788 ; 15.788 ; 15.788 ; 15.788 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 12.161 ; 12.161 ; 12.161 ; 12.161 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 13.126 ; 13.126 ; 13.126 ; 13.126 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 14.082 ; 14.082 ; 14.082 ; 14.082 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 14.566 ; 14.566 ; 14.566 ; 14.566 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 14.429 ; 14.429 ; 14.429 ; 14.429 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 13.529 ; 13.529 ; 13.529 ; 13.529 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 13.182 ; 13.182 ; 13.182 ; 13.182 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 13.319 ; 13.319 ; 13.319 ; 13.319 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 18.402 ;        ;        ; 18.402 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 12.889 ; 12.889 ; 12.889 ; 12.889 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 15.901 ; 15.901 ; 15.901 ; 15.901 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 12.952 ; 12.952 ; 12.952 ; 12.952 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 13.418 ; 13.418 ; 13.418 ; 13.418 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 16.903 ; 16.903 ; 16.903 ; 16.903 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.928 ; 12.928 ; 12.928 ; 12.928 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 13.186 ; 13.186 ; 13.186 ; 13.186 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 13.714 ; 13.714 ; 13.714 ; 13.714 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 12.963 ; 12.963 ; 12.963 ; 12.963 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 13.412 ; 13.412 ; 13.412 ; 13.412 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 12.932 ;        ;        ; 12.932 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 12.373 ;        ;        ; 12.373 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 13.170 ; 13.170 ; 13.170 ; 13.170 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 14.609 ; 14.609 ; 14.609 ; 14.609 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 12.311 ; 12.311 ; 12.311 ; 12.311 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 13.261 ; 13.261 ; 13.261 ; 13.261 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 14.217 ; 14.217 ; 14.217 ; 14.217 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 14.701 ; 14.701 ; 14.701 ; 14.701 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 14.564 ; 14.564 ; 14.564 ; 14.564 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 13.664 ; 13.664 ; 13.664 ; 13.664 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 13.317 ; 13.317 ; 13.317 ; 13.317 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 13.454 ; 13.454 ; 13.454 ; 13.454 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 18.537 ;        ;        ; 18.537 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 13.024 ; 13.024 ; 13.024 ; 13.024 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 16.036 ; 16.036 ; 16.036 ; 16.036 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 13.087 ; 13.087 ; 13.087 ; 13.087 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 17.038 ; 17.038 ; 17.038 ; 17.038 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 13.034 ; 13.034 ; 13.034 ; 13.034 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 13.063 ; 13.063 ; 13.063 ; 13.063 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 13.321 ; 13.321 ; 13.321 ; 13.321 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.849 ; 13.849 ; 13.849 ; 13.849 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 13.547 ; 13.547 ; 13.547 ; 13.547 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 13.067 ;        ;        ; 13.067 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 12.508 ;        ;        ; 12.508 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 13.305 ; 13.305 ; 13.305 ; 13.305 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 14.744 ; 14.744 ; 14.744 ; 14.744 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 16.073 ; 16.073 ; 16.073 ; 16.073 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 13.250 ; 13.250 ; 13.250 ; 13.250 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 14.206 ; 14.206 ; 14.206 ; 14.206 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 14.690 ; 14.690 ; 14.690 ; 14.690 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 14.553 ; 14.553 ; 14.553 ; 14.553 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 13.653 ; 13.653 ; 13.653 ; 13.653 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 13.306 ; 13.306 ; 13.306 ; 13.306 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 13.443 ; 13.443 ; 13.443 ; 13.443 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 18.526 ;        ;        ; 18.526 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 13.013 ; 13.013 ; 13.013 ; 13.013 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 16.025 ; 16.025 ; 16.025 ; 16.025 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 13.542 ; 13.542 ; 13.542 ; 13.542 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 17.027 ; 17.027 ; 17.027 ; 17.027 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 13.023 ; 13.023 ; 13.023 ; 13.023 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 13.052 ; 13.052 ; 13.052 ; 13.052 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 13.310 ; 13.310 ; 13.310 ; 13.310 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 13.838 ; 13.838 ; 13.838 ; 13.838 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 13.087 ; 13.087 ; 13.087 ; 13.087 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 13.536 ; 13.536 ; 13.536 ; 13.536 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 13.056 ;        ;        ; 13.056 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 12.497 ;        ;        ; 12.497 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 14.733 ; 14.733 ; 14.733 ; 14.733 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 16.062 ; 16.062 ; 16.062 ; 16.062 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 12.435 ; 12.435 ; 12.435 ; 12.435 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 8.688  ; 8.688  ; 8.688  ; 8.688  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 9.644  ; 9.644  ; 9.644  ; 9.644  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 10.128 ; 10.128 ; 10.128 ; 10.128 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 9.991  ; 9.991  ; 9.991  ; 9.991  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 9.091  ; 9.091  ; 9.091  ; 9.091  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 8.744  ; 8.744  ; 8.744  ; 8.744  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 8.881  ; 8.881  ; 8.881  ; 8.881  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 13.964 ;        ;        ; 13.964 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 8.451  ; 8.451  ; 8.451  ; 8.451  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 11.463 ; 11.463 ; 11.463 ; 11.463 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 8.514  ; 8.514  ; 8.514  ; 8.514  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 8.980  ; 8.980  ; 8.980  ; 8.980  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 12.465 ; 12.465 ; 12.465 ; 12.465 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 8.461  ; 8.461  ; 8.461  ; 8.461  ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 8.490  ; 8.490  ; 8.490  ; 8.490  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 8.748  ; 8.748  ; 8.748  ; 8.748  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 9.276  ; 9.276  ; 9.276  ; 9.276  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 8.525  ; 8.525  ; 8.525  ; 8.525  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 8.974  ; 8.974  ; 8.974  ; 8.974  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 8.494  ;        ;        ; 8.494  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 7.935  ;        ;        ; 7.935  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 8.732  ; 8.732  ; 8.732  ; 8.732  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 10.171 ; 10.171 ; 10.171 ; 10.171 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 11.500 ; 11.500 ; 11.500 ; 11.500 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 7.873  ; 7.873  ; 7.873  ; 7.873  ;
; mem_data_bus_in[11] ; HLT_indicator        ; 8.844  ; 8.844  ; 8.844  ; 8.844  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 9.800  ; 9.800  ; 9.800  ; 9.800  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 10.284 ; 10.284 ; 10.284 ; 10.284 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 10.147 ; 10.147 ; 10.147 ; 10.147 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 9.247  ; 9.247  ; 9.247  ; 9.247  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 8.900  ; 8.900  ; 8.900  ; 8.900  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 9.037  ; 9.037  ; 9.037  ; 9.037  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 14.120 ;        ;        ; 14.120 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 8.607  ; 8.607  ; 8.607  ; 8.607  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 11.619 ; 11.619 ; 11.619 ; 11.619 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 8.670  ; 8.670  ; 8.670  ; 8.670  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 9.136  ; 9.136  ; 9.136  ; 9.136  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 12.621 ; 12.621 ; 12.621 ; 12.621 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 8.617  ; 8.617  ; 8.617  ; 8.617  ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 8.646  ; 8.646  ; 8.646  ; 8.646  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 8.904  ; 8.904  ; 8.904  ; 8.904  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 9.432  ; 9.432  ; 9.432  ; 9.432  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 8.681  ; 8.681  ; 8.681  ; 8.681  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 9.130  ; 9.130  ; 9.130  ; 9.130  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 8.650  ;        ;        ; 8.650  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 8.091  ;        ;        ; 8.091  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 8.888  ; 8.888  ; 8.888  ; 8.888  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 10.327 ; 10.327 ; 10.327 ; 10.327 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 11.656 ; 11.656 ; 11.656 ; 11.656 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 8.029  ; 8.029  ; 8.029  ; 8.029  ;
; not_reset           ; HLT_indicator        ; 13.088 ; 13.088 ; 13.088 ; 13.088 ;
; not_reset           ; mem_addr_bus_out[0]  ; 13.216 ; 14.044 ; 14.044 ; 13.216 ;
; not_reset           ; mem_addr_bus_out[1]  ; 13.275 ; 14.528 ; 14.528 ; 13.275 ;
; not_reset           ; mem_addr_bus_out[2]  ; 13.938 ; 14.391 ; 14.391 ; 13.938 ;
; not_reset           ; mem_addr_bus_out[3]  ; 13.491 ; 13.491 ; 13.491 ; 13.491 ;
; not_reset           ; mem_addr_bus_out[4]  ; 13.144 ; 13.144 ; 13.144 ; 13.144 ;
; not_reset           ; mem_addr_bus_out[5]  ; 13.281 ; 13.281 ; 13.281 ; 13.281 ;
; not_reset           ; mem_addr_bus_out[6]  ; 18.364 ;        ;        ; 18.364 ;
; not_reset           ; mem_addr_bus_out[7]  ; 12.851 ; 12.851 ; 12.851 ; 12.851 ;
; not_reset           ; mem_addr_bus_out[8]  ; 15.863 ; 15.863 ; 15.863 ; 15.863 ;
; not_reset           ; mem_addr_bus_out[9]  ; 12.914 ; 12.914 ; 12.914 ; 12.914 ;
; not_reset           ; mem_addr_bus_out[10] ; 13.380 ; 13.380 ; 13.380 ; 13.380 ;
; not_reset           ; mem_addr_bus_out[11] ; 16.865 ; 16.865 ; 16.865 ; 16.865 ;
; not_reset           ; mem_data_bus_out[0]  ; 12.861 ; 12.861 ; 12.861 ; 12.861 ;
; not_reset           ; mem_data_bus_out[1]  ; 12.890 ; 12.890 ; 12.890 ; 12.890 ;
; not_reset           ; mem_data_bus_out[2]  ; 13.148 ; 13.148 ; 13.148 ; 13.148 ;
; not_reset           ; mem_data_bus_out[3]  ; 13.676 ; 13.676 ; 13.676 ; 13.676 ;
; not_reset           ; mem_data_bus_out[4]  ; 12.925 ; 12.925 ; 12.925 ; 12.925 ;
; not_reset           ; mem_data_bus_out[5]  ; 13.374 ; 13.374 ; 13.374 ; 13.374 ;
; not_reset           ; mem_data_bus_out[6]  ; 12.894 ;        ;        ; 12.894 ;
; not_reset           ; mem_data_bus_out[7]  ; 12.335 ;        ;        ; 12.335 ;
; not_reset           ; mem_data_bus_out[8]  ; 13.132 ; 13.132 ; 13.132 ; 13.132 ;
; not_reset           ; mem_data_bus_out[9]  ; 14.571 ; 14.571 ; 14.571 ; 14.571 ;
; not_reset           ; mem_data_bus_out[10] ; 15.900 ; 15.900 ; 15.900 ; 15.900 ;
; not_reset           ; mem_data_bus_out[11] ; 12.273 ; 12.273 ; 12.273 ; 12.273 ;
+---------------------+----------------------+--------+--------+--------+--------+


+-----------------------------------------+
; Fast Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -8.429 ; -21.427       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -3.448 ; -10.725       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Recovery Summary             ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -8.384 ; -93.138       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Removal Summary              ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -3.374 ; -18.352       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; ASSERT_CONTROL ; -2.979 ; -289.612      ;
+----------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -8.429 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.745     ; 4.718      ;
; -8.383 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.745     ; 4.672      ;
; -7.712 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.946     ; 4.800      ;
; -7.511 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.327     ; 4.718      ;
; -7.465 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.327     ; 4.672      ;
; -6.794 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.528     ; 4.800      ;
; -6.494 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.262     ; 4.266      ;
; -6.457 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.285     ; 2.314      ;
; -6.429 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.189     ; 4.274      ;
; -6.426 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.185     ; 4.275      ;
; -6.411 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -4.285     ; 2.268      ;
; -6.393 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.155     ; 4.272      ;
; -6.386 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.150     ; 4.270      ;
; -6.370 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.136     ; 4.268      ;
; -6.124 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.882     ; 4.276      ;
; -5.907 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.667     ; 4.274      ;
; -5.895 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.661     ; 4.268      ;
; -5.853 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.617     ; 4.270      ;
; -5.852 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.614     ; 4.272      ;
; -5.846 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.610     ; 4.270      ;
; -5.837 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.605     ; 4.266      ;
; -5.825 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.085     ; 4.274      ;
; -5.813 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.079     ; 4.268      ;
; -5.770 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.032     ; 4.272      ;
; -5.768 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.527     ; 4.275      ;
; -5.764 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.028     ; 4.270      ;
; -5.755 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.023     ; 4.266      ;
; -5.740 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.486     ; 2.396      ;
; -5.686 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.945     ; 4.275      ;
; -5.576 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.844     ; 4.266      ;
; -5.511 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.771     ; 4.274      ;
; -5.508 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.767     ; 4.275      ;
; -5.506 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.273     ; 4.267      ;
; -5.475 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.737     ; 4.272      ;
; -5.468 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.732     ; 4.270      ;
; -5.452 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.718     ; 4.268      ;
; -5.206 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.464     ; 4.276      ;
; -5.200 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.966     ; 4.268      ;
; -5.065 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.381     ; 4.718      ;
; -5.030 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.781     ; 4.283      ;
; -5.019 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.381     ; 4.672      ;
; -4.983 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.799     ; 4.718      ;
; -4.937 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.799     ; 4.672      ;
; -4.935 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.199     ; 4.270      ;
; -4.665 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.429     ; 4.270      ;
; -4.658 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.986     ; 2.314      ;
; -4.612 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.986     ; 2.268      ;
; -4.588 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.855     ; 4.267      ;
; -4.583 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.847     ; 4.270      ;
; -4.522 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.802     ; 1.862      ;
; -4.492 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.259     ; 4.267      ;
; -4.457 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.729     ; 1.870      ;
; -4.454 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.725     ; 1.871      ;
; -4.429 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.195     ; 4.268      ;
; -4.421 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.695     ; 1.868      ;
; -4.414 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.690     ; 1.866      ;
; -4.410 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.677     ; 4.267      ;
; -4.398 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.676     ; 1.864      ;
; -4.348 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.418      ; 4.800      ;
; -4.347 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.613     ; 4.268      ;
; -4.341 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -0.099     ; 4.276      ;
; -4.282 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.548     ; 4.268      ;
; -4.266 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 4.800      ;
; -4.259 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.517     ; 4.276      ;
; -4.152 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.422     ; 1.872      ;
; -4.112 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.363     ; 4.283      ;
; -4.078 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 0.171      ; 4.283      ;
; -3.996 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.247     ; 4.283      ;
; -3.941 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.187     ; 2.396      ;
; -3.881 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.157     ; 1.866      ;
; -3.853 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.625     ; 1.870      ;
; -3.841 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.619     ; 1.864      ;
; -3.798 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.572     ; 1.868      ;
; -3.792 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.568     ; 1.866      ;
; -3.783 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.563     ; 1.862      ;
; -3.714 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.485     ; 1.871      ;
; -3.534 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.813     ; 1.863      ;
; -3.437 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.558     ; 0.419      ;
; -3.365 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 1.888      ; 5.287      ;
; -3.228 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.506     ; 1.864      ;
; -3.104 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.561     ; 0.591      ;
; -3.058 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.321     ; 1.879      ;
; -3.054 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.326     ; 1.870      ;
; -3.042 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.320     ; 1.864      ;
; -3.011 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.339     ; 2.314      ;
; -2.999 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.273     ; 1.868      ;
; -2.993 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.269     ; 1.866      ;
; -2.984 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.264     ; 1.862      ;
; -2.965 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.339     ; 2.268      ;
; -2.947 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.306      ; 5.287      ;
; -2.915 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.186     ; 1.871      ;
; -2.865 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 1.888      ; 5.287      ;
; -2.841 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.962     ; 0.419      ;
; -2.759 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.380     ; 0.419      ;
; -2.723 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.503     ; 1.862      ;
; -2.658 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.430     ; 1.870      ;
; -2.655 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.426     ; 1.871      ;
; -2.622 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.396     ; 1.868      ;
; -2.615 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.391     ; 1.866      ;
; -2.611 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -1.387     ; 1.866      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -3.448 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.867      ; 0.419      ;
; -3.273 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.864      ; 0.591      ;
; -2.897 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.834      ; 1.937      ;
; -2.523 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.442      ; 0.419      ;
; -2.397 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.834      ; 1.937      ;
; -2.348 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.439      ; 0.591      ;
; -2.067 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.528      ; 0.461      ;
; -1.985 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.946      ; 0.461      ;
; -1.793 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.486      ; 1.193      ;
; -1.350 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.852      ; 1.502      ;
; -1.271 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.775      ; 1.504      ;
; -1.219 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.725      ; 1.506      ;
; -1.162 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.664      ; 1.502      ;
; -1.107 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.669      ; 1.562      ;
; -1.106 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.616      ; 1.510      ;
; -1.088 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.589      ; 1.501      ;
; -1.068 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.576      ; 1.508      ;
; -0.994 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.187      ; 1.193      ;
; -0.991 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.001      ; 1.510      ;
; -0.981 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.490      ; 1.509      ;
; -0.952 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.953      ; 1.501      ;
; -0.927 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.929      ; 1.502      ;
; -0.927 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.931      ; 1.504      ;
; -0.868 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.368      ; 1.500      ;
; -0.822 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.326      ; 1.504      ;
; -0.693 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.695      ; 1.502      ;
; -0.645 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.651      ; 1.506      ;
; -0.611 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.615      ; 1.504      ;
; -0.607 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.669      ; 1.562      ;
; -0.573 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.135      ; 1.562      ;
; -0.560 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.568      ; 1.508      ;
; -0.396 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.405      ; 1.509      ;
; -0.313 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.321      ; 0.508      ;
; -0.294 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.294      ; 1.500      ;
; -0.279 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.787      ; 0.508      ;
; -0.215 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.986      ; 0.771      ;
; -0.203 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.729      ; 1.526      ;
; -0.197 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.729      ; 1.532      ;
; -0.121 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.147      ; 1.526      ;
; -0.115 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.147      ; 1.532      ;
; -0.077 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.496      ; 0.419      ;
; -0.073 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.135      ; 1.562      ;
; -0.002 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.921      ; 0.419      ;
; 0.049  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 1.888      ; 1.937      ;
; 0.098  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.493      ; 0.591      ;
; 0.173  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.918      ; 0.591      ;
; 0.343  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.928      ; 0.771      ;
; 0.377  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.394      ; 0.771      ;
; 0.461  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 0.461      ;
; 0.486  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.022      ; 0.508      ;
; 0.549  ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 1.888      ; 1.937      ;
; 0.643  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.687      ; 1.330      ;
; 0.653  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.540      ; 1.193      ;
; 0.722  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.610      ; 1.332      ;
; 0.774  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.560      ; 1.334      ;
; 0.819  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.452      ; 0.771      ;
; 0.831  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.499      ; 1.330      ;
; 0.887  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.451      ; 1.338      ;
; 0.905  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.424      ; 1.329      ;
; 0.925  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.411      ; 1.336      ;
; 1.002  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.836      ; 1.338      ;
; 1.012  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.325      ; 1.337      ;
; 1.036  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.302      ; 1.338      ;
; 1.041  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.788      ; 1.329      ;
; 1.066  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.764      ; 1.330      ;
; 1.066  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.766      ; 1.332      ;
; 1.075  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.254      ; 1.329      ;
; 1.088  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.363      ; 1.451      ;
; 1.100  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.230      ; 1.330      ;
; 1.100  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.232      ; 1.332      ;
; 1.125  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.203      ; 1.328      ;
; 1.170  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.781      ; 1.451      ;
; 1.171  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.161      ; 1.332      ;
; 1.204  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.247      ; 1.451      ;
; 1.300  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.530      ; 1.330      ;
; 1.334  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.004     ; 1.330      ;
; 1.348  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.486      ; 1.334      ;
; 1.379  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.418     ; 0.461      ;
; 1.382  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.450      ; 1.332      ;
; 1.382  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.048     ; 1.334      ;
; 1.416  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.084     ; 1.332      ;
; 1.433  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.403      ; 1.336      ;
; 1.455  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.055      ; 1.510      ;
; 1.467  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.131     ; 1.336      ;
; 1.494  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.007      ; 1.501      ;
; 1.519  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.017     ; 1.502      ;
; 1.519  ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.015     ; 1.504      ;
; 1.520  ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; -0.512     ; 0.508      ;
; 1.597  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.240      ; 1.337      ;
; 1.631  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.294     ; 1.337      ;
; 1.677  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.153      ; 1.330      ;
; 1.699  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.129      ; 1.328      ;
; 1.733  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.405     ; 1.328      ;
; 1.753  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.251     ; 1.502      ;
; 1.756  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.076      ; 1.332      ;
; 1.790  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.436     ; 1.354      ;
; 1.796  ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.436     ; 1.360      ;
; 1.801  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.295     ; 1.506      ;
; 1.808  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 0.026      ; 1.334      ;
; 1.835  ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.331     ; 1.504      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -8.384 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.439     ; 4.429      ;
; -8.338 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.439     ; 4.383      ;
; -8.309 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.864     ; 4.429      ;
; -8.263 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.864     ; 4.383      ;
; -7.978 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.442     ; 4.432      ;
; -7.932 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.442     ; 4.386      ;
; -7.903 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.867     ; 4.432      ;
; -7.857 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.867     ; 4.386      ;
; -7.667 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.640     ; 4.511      ;
; -7.592 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.065     ; 4.511      ;
; -7.488 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.752     ; 3.579      ;
; -7.442 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.752     ; 3.533      ;
; -7.301 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.800     ; 3.581      ;
; -7.274 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.730     ; 3.718      ;
; -7.261 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.643     ; 4.514      ;
; -7.255 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.800     ; 3.535      ;
; -7.228 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.730     ; 3.672      ;
; -7.190 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.728     ; 3.544      ;
; -7.189 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.414     ; 3.501      ;
; -7.186 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.068     ; 4.514      ;
; -7.144 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.728     ; 3.498      ;
; -7.143 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.414     ; 3.455      ;
; -6.885 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.367     ; 3.621      ;
; -6.849 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.574     ; 3.501      ;
; -6.849 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.892     ; 3.110      ;
; -6.839 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.367     ; 3.575      ;
; -6.803 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.574     ; 3.455      ;
; -6.803 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.892     ; 3.064      ;
; -6.771 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.953     ; 3.661      ;
; -6.738 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.494     ; 3.419      ;
; -6.705 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.204     ; 3.985      ;
; -6.693 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.198     ; 3.979      ;
; -6.692 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.494     ; 3.373      ;
; -6.691 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.450     ; 3.401      ;
; -6.650 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.151     ; 3.983      ;
; -6.645 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.450     ; 3.355      ;
; -6.644 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.147     ; 3.981      ;
; -6.635 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.142     ; 3.977      ;
; -6.624 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.388     ; 3.579      ;
; -6.590 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.204     ; 3.620      ;
; -6.584 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.001     ; 3.663      ;
; -6.581 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.093     ; 3.584      ;
; -6.578 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.388     ; 3.533      ;
; -6.566 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.064     ; 3.986      ;
; -6.557 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.931     ; 3.800      ;
; -6.544 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.204     ; 3.574      ;
; -6.535 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.093     ; 3.538      ;
; -6.473 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.929     ; 3.626      ;
; -6.472 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.615     ; 3.583      ;
; -6.449 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.956     ; 3.977      ;
; -6.425 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.463     ; 3.544      ;
; -6.416 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.415     ; 3.581      ;
; -6.407 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.950     ; 3.110      ;
; -6.395 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.651     ; 3.419      ;
; -6.393 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.375     ; 3.621      ;
; -6.384 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.883     ; 3.985      ;
; -6.381 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.879     ; 3.986      ;
; -6.379 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.463     ; 3.498      ;
; -6.374 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.381     ; 3.977      ;
; -6.370 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.415     ; 3.535      ;
; -6.361 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.950     ; 3.064      ;
; -6.349 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.651     ; 3.373      ;
; -6.348 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.849     ; 3.983      ;
; -6.347 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.375     ; 3.575      ;
; -6.341 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.844     ; 3.981      ;
; -6.325 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.830     ; 3.979      ;
; -6.309 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.308     ; 3.985      ;
; -6.306 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.304     ; 3.986      ;
; -6.299 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.207     ; 3.988      ;
; -6.287 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.201     ; 3.982      ;
; -6.273 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.274     ; 3.983      ;
; -6.266 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.269     ; 3.981      ;
; -6.265 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.524     ; 3.401      ;
; -6.250 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.255     ; 3.979      ;
; -6.244 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.154     ; 3.986      ;
; -6.238 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.150     ; 3.984      ;
; -6.229 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.145     ; 3.980      ;
; -6.219 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.524     ; 3.355      ;
; -6.175 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.289     ; 3.620      ;
; -6.169 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.125     ; 3.718      ;
; -6.168 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.568     ; 3.703      ;
; -6.160 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.067     ; 3.989      ;
; -6.155 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.167     ; 3.584      ;
; -6.132 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.775     ; 3.583      ;
; -6.132 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~3                                                                 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -3.093     ; 3.192      ;
; -6.129 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.289     ; 3.574      ;
; -6.123 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.125     ; 3.672      ;
; -6.109 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -3.167     ; 3.538      ;
; -6.079 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.576     ; 3.987      ;
; -6.043 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.959     ; 3.980      ;
; -6.021 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.695     ; 3.501      ;
; -6.004 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.001     ; 3.987      ;
; -5.978 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.886     ; 3.988      ;
; -5.975 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.882     ; 3.989      ;
; -5.974 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -2.651     ; 3.483      ;
; -5.968 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.384     ; 3.980      ;
; -5.942 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.852     ; 3.986      ;
; -5.935 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.847     ; 3.984      ;
; -5.919 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; -1.833     ; 3.982      ;
; -5.907 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -2.589     ; 3.661      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -3.374 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.248      ; 1.874      ;
; -3.368 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.245      ; 1.877      ;
; -3.210 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.084      ; 1.874      ;
; -3.190 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.067      ; 1.877      ;
; -2.874 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.248      ; 1.874      ;
; -2.868 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.245      ; 1.877      ;
; -2.710 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.084      ; 1.874      ;
; -2.690 ; ASSERT_CONTROL                                                                                                                                                                        ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.067      ; 1.877      ;
; -2.490 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.736      ; 1.246      ;
; -2.369 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.719      ; 1.350      ;
; -2.367 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.196      ; 0.829      ;
; -2.347 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.179      ; 0.832      ;
; -2.154 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.900      ; 1.246      ;
; -2.113 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.942      ; 0.829      ;
; -2.107 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.939      ; 0.832      ;
; -2.047 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.897      ; 1.350      ;
; -2.031 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.360      ; 0.829      ;
; -2.025 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.357      ; 0.832      ;
; -1.934 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.266      ; 1.332      ;
; -1.928 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.263      ; 1.335      ;
; -1.911 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.251      ; 1.340      ;
; -1.894 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.150      ; 2.256      ;
; -1.891 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.234      ; 1.343      ;
; -1.885 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.024      ; 2.139      ;
; -1.872 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.203      ; 1.331      ;
; -1.855 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.189      ; 1.334      ;
; -1.852 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.186      ; 1.334      ;
; -1.849 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.186      ; 1.337      ;
; -1.847 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.179      ; 1.332      ;
; -1.847 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.181      ; 1.334      ;
; -1.828 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.967      ; 2.139      ;
; -1.827 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.162      ; 1.335      ;
; -1.827 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.164      ; 1.337      ;
; -1.803 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.139      ; 1.336      ;
; -1.797 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.136      ; 1.339      ;
; -1.756 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.380      ; 0.624      ;
; -1.746 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.078      ; 1.332      ;
; -1.740 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.075      ; 1.335      ;
; -1.720 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.077      ; 2.357      ;
; -1.719 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.043      ; 2.324      ;
; -1.711 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.397      ; 0.686      ;
; -1.699 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.380      ; 0.681      ;
; -1.690 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.030      ; 1.340      ;
; -1.684 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.027      ; 1.343      ;
; -1.683 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.038      ; 2.355      ;
; -1.672 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.003      ; 1.331      ;
; -1.666 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.000      ; 1.334      ;
; -1.661 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 4.073      ; 2.412      ;
; -1.655 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.911      ; 2.256      ;
; -1.652 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.990      ; 1.338      ;
; -1.646 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.987      ; 1.341      ;
; -1.616 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.973      ; 2.357      ;
; -1.613 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.945      ; 1.332      ;
; -1.596 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.920      ; 2.324      ;
; -1.593 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.928      ; 1.335      ;
; -1.575 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.415      ; 1.340      ;
; -1.569 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.412      ; 1.343      ;
; -1.565 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.904      ; 1.339      ;
; -1.565 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.901      ; 1.336      ;
; -1.561 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.916      ; 2.355      ;
; -1.559 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.901      ; 1.342      ;
; -1.545 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.884      ; 1.339      ;
; -1.536 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.367      ; 1.331      ;
; -1.531 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.865      ; 1.334      ;
; -1.530 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.364      ; 1.334      ;
; -1.516 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.140      ; 0.624      ;
; -1.511 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.343      ; 1.332      ;
; -1.511 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.345      ; 1.334      ;
; -1.511 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.848      ; 1.337      ;
; -1.505 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.340      ; 1.335      ;
; -1.505 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.342      ; 1.337      ;
; -1.480 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.818      ; 1.338      ;
; -1.460 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.801      ; 1.341      ;
; -1.459 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.140      ; 0.681      ;
; -1.457 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.143      ; 0.686      ;
; -1.452 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.782      ; 1.330      ;
; -1.449 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.778      ; 0.829      ;
; -1.446 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.779      ; 1.333      ;
; -1.434 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.558      ; 0.624      ;
; -1.429 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.761      ; 0.832      ;
; -1.421 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 3.833      ; 2.412      ;
; -1.406 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.740      ; 1.334      ;
; -1.400 ; register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.737      ; 1.337      ;
; -1.394 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1|output~1                                                                       ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.150      ; 2.256      ;
; -1.385 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.024      ; 2.139      ;
; -1.377 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.558      ; 0.681      ;
; -1.375 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.561      ; 0.686      ;
; -1.355 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.601      ; 1.246      ;
; -1.328 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.967      ; 2.139      ;
; -1.318 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.619      ; 1.301      ;
; -1.316 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.655      ; 1.339      ;
; -1.296 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1|output~1                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.638      ; 1.342      ;
; -1.277 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.109      ; 1.332      ;
; -1.271 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.106      ; 1.335      ;
; -1.270 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.102      ; 1.332      ;
; -1.250 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.085      ; 1.335      ;
; -1.248 ; control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.598      ; 1.350      ;
; -1.229 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.065      ; 1.336      ;
; -1.223 ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 3.062      ; 1.339      ;
; -1.220 ; ASSERT_CONTROL                                                                                                                                                                        ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 4.077      ; 2.357      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.979 ; -2.979       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -2.979 ; -2.979       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -2.979 ; -2.979       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -2.979 ; -2.979       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -2.979 ; -2.979       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -2.979 ; -2.979       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -2.979 ; -2.979       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -2.979 ; -2.979       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -2.979 ; -2.979       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -2.979 ; -2.979       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -2.979 ; -2.979       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -2.979 ; -2.979       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -2.624 ; -2.624       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout                                                                                        ;
; -2.624 ; -2.624       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout                                                                                        ;
; -2.624 ; -2.624       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -2.624 ; -2.624       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -2.624 ; -2.624       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -2.624 ; -2.624       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -2.624 ; -2.624       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad                                                                                        ;
; -2.624 ; -2.624       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad                                                                                        ;
; -2.624 ; -2.624       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -2.624 ; -2.624       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -2.390 ; -2.390       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -2.390 ; -2.390       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~2 ;
; -2.390 ; -2.390       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -2.390 ; -2.390       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~2|datac                                                                                          ;
; -2.390 ; -2.390       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -2.390 ; -2.390       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|combout                                                                                      ;
; -2.376 ; -2.376       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -2.376 ; -2.376       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1|output~1 ;
; -2.376 ; -2.376       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -2.376 ; -2.376       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datad                                                                                        ;
; -2.376 ; -2.376       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -2.376 ; -2.376       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~1|datac                                                                                          ;
; -2.376 ; -2.376       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -2.376 ; -2.376       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|combout                                                                                      ;
; -2.376 ; -2.376       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -2.376 ; -2.376       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|combout                                                                                      ;
; -2.376 ; -2.376       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -2.376 ; -2.376       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~1|datad                                                                                        ;
; -2.268 ; -2.268       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout                                                                                        ;
; -2.268 ; -2.268       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|combout                                                                                        ;
; -2.268 ; -2.268       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad                                                                                        ;
; -2.268 ; -2.268       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_1|output~0|datad                                                                                        ;
; -2.028 ; -2.028       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -2.028 ; -2.028       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; -2.028 ; -2.028       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -2.028 ; -2.028       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; -2.028 ; -2.028       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -2.028 ; -2.028       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; -2.028 ; -2.028       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output|combout                                                                                                        ;
; -2.028 ; -2.028       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output|combout                                                                                                        ;
; -2.028 ; -2.028       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output~clkctrl|inclk[0]                                                                                               ;
; -2.028 ; -2.028       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output~clkctrl|inclk[0]                                                                                               ;
; -2.028 ; -2.028       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output~clkctrl|outclk                                                                                                 ;
; -2.028 ; -2.028       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|and_0|output~clkctrl|outclk                                                                                                 ;
; -2.028 ; -2.028       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datab                                                                                          ;
; -2.028 ; -2.028       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datab                                                                                          ;
; -2.028 ; -2.028       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datac                                                                                        ;
; -2.028 ; -2.028       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~0|datac                                                                                        ;
; -2.028 ; -2.028       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                                          ;
; -2.028 ; -2.028       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                                          ;
; -2.028 ; -2.028       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                                          ;
; -2.028 ; -2.028       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datad                                                                                          ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -1.542 ; -1.542       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -1.542 ; -1.542       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -1.499 ; -1.499       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|control_matrix|LOAD[1]~5|combout                                                                                                                                  ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|control_matrix|LOAD[1]~5|combout                                                                                                                                  ;
; -1.499 ; -1.499       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datad                                                                                          ;
; -1.499 ; -1.499       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~1|datad                                                                                          ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1|output~1                                                                       ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datad                                                                                                                         ;
; -1.479 ; -1.479       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -1.479 ; -1.479       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_6|nand_3_3|output~1|combout                                                                                                                     ;
; -1.434 ; -1.434       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -1.434 ; -1.434       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1|output~4                                                                       ;
; -1.434 ; -1.434       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -1.434 ; -1.434       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~3|combout                                                                                                                       ;
; -1.434 ; -1.434       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -1.434 ; -1.434       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_5|nand_1|output~4|datad                                                                                                                         ;
; -1.328 ; -1.328       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -1.328 ; -1.328       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1|output~1                                                                      ;
; -1.328 ; -1.328       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -1.328 ; -1.328       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datad                                                                                                                        ;
; -1.328 ; -1.328       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -1.328 ; -1.328       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; register_array_0|PC_register|ms_jk_ff_11|nand_3_3|output~1|combout                                                                                                                    ;
; -1.319 ; -1.319       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -1.319 ; -1.319       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1|output~1                                                                      ;
; -1.319 ; -1.319       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datac                                                                                                                        ;
; -1.319 ; -1.319       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datac                                                                                                                        ;
; -1.319 ; -1.319       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -1.319 ; -1.319       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; register_array_0|PC_register|ms_jk_ff_10|nand_3_3|output~1|combout                                                                                                                    ;
; -1.311 ; -1.311       ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[1]~5|combout                                                                                                                                  ;
; -1.311 ; -1.311       ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; control_subsystem_0|control_matrix|LOAD[1]~5|combout                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 3.447  ; 3.447  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 3.378  ; 3.378  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 5.508  ; 5.508  ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 5.728  ; 5.728  ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 5.642  ; 5.642  ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 4.320  ; 4.320  ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 4.185  ; 4.185  ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 3.377  ; 3.377  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; -0.687 ; -0.687 ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 1.661  ; 1.661  ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 6.157  ; 6.157  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 5.820  ; 5.820  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 5.631  ; 5.631  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 5.820  ; 5.820  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 5.625  ; 5.625  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 5.732  ; 5.732  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 5.638  ; 5.638  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 5.768  ; 5.768  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 5.565  ; 5.565  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 5.615  ; 5.615  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 5.701  ; 5.701  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 5.703  ; 5.703  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 3.274  ; 3.274  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 3.357  ; 3.357  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 6.245  ; 6.245  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 3.865  ; 3.865  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 3.796  ; 3.796  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 5.926  ; 5.926  ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 6.146  ; 6.146  ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 6.060  ; 6.060  ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 4.738  ; 4.738  ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 4.603  ; 4.603  ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 3.795  ; 3.795  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.612  ; 0.612  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 2.960  ; 2.960  ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 6.575  ; 6.575  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 6.238  ; 6.238  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 6.049  ; 6.049  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 6.238  ; 6.238  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 6.043  ; 6.043  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 6.150  ; 6.150  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 6.056  ; 6.056  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 6.186  ; 6.186  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 5.983  ; 5.983  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 6.033  ; 6.033  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 6.119  ; 6.119  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 6.121  ; 6.121  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 3.692  ; 3.692  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 3.775  ; 3.775  ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 6.663  ; 6.663  ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 2.897  ; 2.897  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 2.687  ; 2.687  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 0.255  ; 0.255  ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 0.038  ; 0.038  ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 0.120  ; 0.120  ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 2.588  ; 2.588  ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 2.661  ; 2.661  ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 3.091  ; 3.091  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.067  ; 1.067  ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.281 ; -1.281 ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 0.292  ; 0.292  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 2.486  ; 2.486  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 0.129  ; 0.129  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -0.060 ; -0.060 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 0.135  ; 0.135  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 0.028  ; 0.028  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 0.122  ; 0.122  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -0.008 ; -0.008 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 0.195  ; 0.195  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 0.145  ; 0.145  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 0.059  ; 0.059  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 0.057  ; 0.057  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 2.486  ; 2.486  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 2.403  ; 2.403  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 0.535  ; 0.535  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 0.573  ; 0.573  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 0.361  ; 0.361  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -2.272 ; -2.272 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -2.489 ; -2.489 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -2.407 ; -2.407 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -0.358 ; -0.358 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -0.285 ; -0.285 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.145  ; 0.145  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 0.533  ; 0.533  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.815 ; -1.815 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; -2.300 ; -2.300 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; -0.041 ; -0.041 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -2.398 ; -2.398 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -2.587 ; -2.587 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -2.392 ; -2.392 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -2.499 ; -2.499 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -2.405 ; -2.405 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -2.535 ; -2.535 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -2.332 ; -2.332 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -2.382 ; -2.382 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -2.468 ; -2.468 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -2.470 ; -2.470 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; -0.041 ; -0.041 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; -0.124 ; -0.124 ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; -2.038 ; -2.038 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 9.793  ; 9.793  ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 4.694  ; 4.694  ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 10.992 ; 10.992 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 10.710 ; 10.710 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 10.992 ; 10.992 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 10.763 ; 10.763 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 8.929  ; 8.929  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 8.803  ; 8.803  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 8.921  ; 8.921  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 10.741 ; 10.741 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 8.710  ; 8.710  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 9.913  ; 9.913  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 8.698  ; 8.698  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 8.903  ; 8.903  ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 9.982  ; 9.982  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 9.777  ; 9.777  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 8.776  ; 8.776  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 8.800  ; 8.800  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 8.865  ; 8.865  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 8.987  ; 8.987  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 8.793  ; 8.793  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 8.900  ; 8.900  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 8.698  ; 8.698  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 8.518  ; 8.518  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 8.869  ; 8.869  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 9.238  ; 9.238  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 9.777  ; 9.777  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 8.564  ; 8.564  ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 7.689  ; 7.689  ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 4.160  ; 4.160  ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 8.888  ; 8.888  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 8.606  ; 8.606  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 8.888  ; 8.888  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 8.659  ; 8.659  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 6.825  ; 6.825  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 6.699  ; 6.699  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 6.817  ; 6.817  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 8.637  ; 8.637  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 6.606  ; 6.606  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 7.809  ; 7.809  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 6.594  ; 6.594  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 6.799  ; 6.799  ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 7.878  ; 7.878  ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 7.673  ; 7.673  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 6.672  ; 6.672  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 6.696  ; 6.696  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 6.761  ; 6.761  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 6.883  ; 6.883  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 6.689  ; 6.689  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 6.796  ; 6.796  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 6.594  ; 6.594  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 6.414  ; 6.414  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 6.765  ; 6.765  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 7.134  ; 7.134  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 7.673  ; 7.673  ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 6.460  ; 6.460  ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 3.367 ; 3.367 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 4.672 ; 4.672 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 3.863 ; 3.863 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.103 ; 4.103 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 4.054 ; 4.054 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 3.699 ; 3.699 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.573 ; 3.573 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 3.691 ; 3.691 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 5.511 ; 5.511 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.480 ; 3.480 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.683 ; 4.683 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.673 ; 3.673 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 4.752 ; 4.752 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.288 ; 3.288 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 3.546 ; 3.546 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.570 ; 3.570 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.635 ; 3.635 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.757 ; 3.757 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.563 ; 3.563 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.670 ; 3.670 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.288 ; 3.288 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.639 ; 3.639 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 4.008 ; 4.008 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 4.547 ; 4.547 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.334 ; 3.334 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 3.367 ; 3.367 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 3.373 ; 3.373 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 3.863 ; 3.863 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.103 ; 4.103 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 4.054 ; 4.054 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 3.699 ; 3.699 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.573 ; 3.573 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 3.691 ; 3.691 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 5.511 ; 5.511 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.480 ; 3.480 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.683 ; 4.683 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.673 ; 3.673 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 4.752 ; 4.752 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.288 ; 3.288 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 3.546 ; 3.546 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.570 ; 3.570 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.635 ; 3.635 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.757 ; 3.757 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.563 ; 3.563 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.670 ; 3.670 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.288 ; 3.288 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.639 ; 3.639 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 4.008 ; 4.008 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 4.547 ; 4.547 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.334 ; 3.334 ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 4.660 ; 4.142 ; 4.142 ; 4.660 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 5.577 ; 3.960 ; 3.960 ; 5.577 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 5.859 ; 5.413 ; 5.413 ; 5.859 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 5.630 ; 5.630 ; 5.630 ; 5.630 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 3.796 ; 3.796 ; 3.796 ; 3.796 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 3.670 ; 3.670 ; 3.670 ; 3.670 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 3.788 ; 3.788 ; 3.788 ; 3.788 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 5.608 ;       ;       ; 5.608 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 3.577 ; 3.577 ; 3.577 ; 3.577 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 4.780 ; 4.780 ; 4.780 ; 4.780 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 3.565 ; 3.565 ; 3.565 ; 3.565 ;
; END_STATE           ; mem_addr_bus_out[10] ; 3.770 ; 3.770 ; 3.770 ; 3.770 ;
; END_STATE           ; mem_addr_bus_out[11] ; 4.849 ; 4.849 ; 4.849 ; 4.849 ;
; END_STATE           ; mem_data_bus_out[0]  ; 3.643 ; 3.643 ; 3.643 ; 3.643 ;
; END_STATE           ; mem_data_bus_out[1]  ; 3.667 ; 3.667 ; 3.667 ; 3.667 ;
; END_STATE           ; mem_data_bus_out[2]  ; 3.732 ; 3.732 ; 3.732 ; 3.732 ;
; END_STATE           ; mem_data_bus_out[3]  ; 3.854 ; 3.854 ; 3.854 ; 3.854 ;
; END_STATE           ; mem_data_bus_out[4]  ; 3.660 ; 3.660 ; 3.660 ; 3.660 ;
; END_STATE           ; mem_data_bus_out[5]  ; 3.767 ; 3.767 ; 3.767 ; 3.767 ;
; END_STATE           ; mem_data_bus_out[6]  ; 3.565 ;       ;       ; 3.565 ;
; END_STATE           ; mem_data_bus_out[7]  ; 3.385 ;       ;       ; 3.385 ;
; END_STATE           ; mem_data_bus_out[8]  ; 3.736 ; 3.736 ; 3.736 ; 3.736 ;
; END_STATE           ; mem_data_bus_out[9]  ; 4.105 ; 4.105 ; 4.105 ; 4.105 ;
; END_STATE           ; mem_data_bus_out[10] ; 4.644 ; 4.644 ; 4.644 ; 4.644 ;
; END_STATE           ; mem_data_bus_out[11] ; 3.431 ; 3.431 ; 3.431 ; 3.431 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 6.790 ; 6.272 ; 6.272 ; 6.790 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 7.707 ; 6.090 ; 6.090 ; 7.707 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 7.989 ; 7.543 ; 7.543 ; 7.989 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 7.760 ; 7.760 ; 7.760 ; 7.760 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 5.926 ; 5.926 ; 5.926 ; 5.926 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 5.800 ; 5.800 ; 5.800 ; 5.800 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 5.918 ; 5.918 ; 5.918 ; 5.918 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 7.738 ;       ;       ; 7.738 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 5.707 ; 5.707 ; 5.707 ; 5.707 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 6.910 ; 6.910 ; 6.910 ; 6.910 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 5.695 ; 5.695 ; 5.695 ; 5.695 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 6.979 ; 6.979 ; 6.979 ; 6.979 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 5.797 ; 5.797 ; 5.797 ; 5.797 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 5.862 ; 5.862 ; 5.862 ; 5.862 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 5.984 ; 5.984 ; 5.984 ; 5.984 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 5.790 ; 5.790 ; 5.790 ; 5.790 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 5.897 ; 5.897 ; 5.897 ; 5.897 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 5.695 ;       ;       ; 5.695 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 5.515 ;       ;       ; 5.515 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 5.866 ; 5.866 ; 5.866 ; 5.866 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 6.235 ; 6.235 ; 6.235 ; 6.235 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 6.774 ; 6.774 ; 6.774 ; 6.774 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 5.561 ; 5.561 ; 5.561 ; 5.561 ;
; FP_DEPOSIT          ; HLT_indicator        ; 7.010 ; 6.492 ; 6.492 ; 7.010 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 7.927 ; 6.310 ; 6.310 ; 7.927 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 8.209 ; 7.763 ; 7.763 ; 8.209 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 7.980 ; 7.980 ; 7.980 ; 7.980 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 6.146 ; 6.146 ; 6.146 ; 6.146 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 6.020 ; 6.020 ; 6.020 ; 6.020 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 6.138 ; 6.138 ; 6.138 ; 6.138 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 7.958 ;       ;       ; 7.958 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 5.927 ; 5.927 ; 5.927 ; 5.927 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 7.130 ; 7.130 ; 7.130 ; 7.130 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 5.915 ; 5.915 ; 5.915 ; 5.915 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 6.120 ; 6.120 ; 6.120 ; 6.120 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 7.199 ; 7.199 ; 7.199 ; 7.199 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 5.993 ; 5.993 ; 5.993 ; 5.993 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 6.017 ; 6.017 ; 6.017 ; 6.017 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 6.082 ; 6.082 ; 6.082 ; 6.082 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 6.204 ; 6.204 ; 6.204 ; 6.204 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 6.117 ; 6.117 ; 6.117 ; 6.117 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 5.915 ;       ;       ; 5.915 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 5.735 ;       ;       ; 5.735 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 6.455 ; 6.455 ; 6.455 ; 6.455 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 6.994 ; 6.994 ; 6.994 ; 6.994 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; FP_EXAMINE          ; HLT_indicator        ; 6.924 ; 6.406 ; 6.406 ; 6.924 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 7.841 ; 6.224 ; 6.224 ; 7.841 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 8.123 ; 7.677 ; 7.677 ; 8.123 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 7.894 ; 7.894 ; 7.894 ; 7.894 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 6.060 ; 6.060 ; 6.060 ; 6.060 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 5.934 ; 5.934 ; 5.934 ; 5.934 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 6.052 ; 6.052 ; 6.052 ; 6.052 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 7.872 ;       ;       ; 7.872 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 5.841 ; 5.841 ; 5.841 ; 5.841 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 7.044 ; 7.044 ; 7.044 ; 7.044 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 5.829 ; 5.829 ; 5.829 ; 5.829 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 6.034 ; 6.034 ; 6.034 ; 6.034 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 7.113 ; 7.113 ; 7.113 ; 7.113 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 5.931 ; 5.931 ; 5.931 ; 5.931 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 5.996 ; 5.996 ; 5.996 ; 5.996 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 6.118 ; 6.118 ; 6.118 ; 6.118 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 6.031 ; 6.031 ; 6.031 ; 6.031 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 5.829 ;       ;       ; 5.829 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 5.649 ;       ;       ; 5.649 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 6.000 ; 6.000 ; 6.000 ; 6.000 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 6.369 ; 6.369 ; 6.369 ; 6.369 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 6.908 ; 6.908 ; 6.908 ; 6.908 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 5.695 ; 5.695 ; 5.695 ; 5.695 ;
; IRQ                 ; HLT_indicator        ; 5.602 ; 5.084 ; 5.084 ; 5.602 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 6.519 ; 4.902 ; 4.902 ; 6.519 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 6.801 ; 6.355 ; 6.355 ; 6.801 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 6.572 ; 6.572 ; 6.572 ; 6.572 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 4.738 ; 4.738 ; 4.738 ; 4.738 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 4.612 ; 4.612 ; 4.612 ; 4.612 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 4.730 ; 4.730 ; 4.730 ; 4.730 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 6.550 ;       ;       ; 6.550 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 4.519 ; 4.519 ; 4.519 ; 4.519 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 5.722 ; 5.722 ; 5.722 ; 5.722 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 4.507 ; 4.507 ; 4.507 ; 4.507 ;
; IRQ                 ; mem_addr_bus_out[10] ; 4.712 ; 4.712 ; 4.712 ; 4.712 ;
; IRQ                 ; mem_addr_bus_out[11] ; 5.791 ; 5.791 ; 5.791 ; 5.791 ;
; IRQ                 ; mem_data_bus_out[0]  ; 4.585 ; 4.585 ; 4.585 ; 4.585 ;
; IRQ                 ; mem_data_bus_out[1]  ; 4.609 ; 4.609 ; 4.609 ; 4.609 ;
; IRQ                 ; mem_data_bus_out[2]  ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; IRQ                 ; mem_data_bus_out[3]  ; 4.796 ; 4.796 ; 4.796 ; 4.796 ;
; IRQ                 ; mem_data_bus_out[4]  ; 4.602 ; 4.602 ; 4.602 ; 4.602 ;
; IRQ                 ; mem_data_bus_out[5]  ; 4.709 ; 4.709 ; 4.709 ; 4.709 ;
; IRQ                 ; mem_data_bus_out[6]  ; 4.507 ;       ;       ; 4.507 ;
; IRQ                 ; mem_data_bus_out[7]  ; 4.327 ;       ;       ; 4.327 ;
; IRQ                 ; mem_data_bus_out[8]  ; 4.678 ; 4.678 ; 4.678 ; 4.678 ;
; IRQ                 ; mem_data_bus_out[9]  ; 5.047 ; 5.047 ; 5.047 ; 5.047 ;
; IRQ                 ; mem_data_bus_out[10] ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; IRQ                 ; mem_data_bus_out[11] ; 4.373 ; 4.373 ; 4.373 ; 4.373 ;
; IRQ_ON              ; HLT_indicator        ; 5.467 ; 4.949 ; 4.949 ; 5.467 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 6.384 ; 4.767 ; 4.767 ; 6.384 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 6.666 ; 6.220 ; 6.220 ; 6.666 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 6.437 ; 6.437 ; 6.437 ; 6.437 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 4.603 ; 4.603 ; 4.603 ; 4.603 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 4.477 ; 4.477 ; 4.477 ; 4.477 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 4.595 ; 4.595 ; 4.595 ; 4.595 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 6.415 ;       ;       ; 6.415 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 4.384 ; 4.384 ; 4.384 ; 4.384 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 5.587 ; 5.587 ; 5.587 ; 5.587 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 4.372 ; 4.372 ; 4.372 ; 4.372 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 4.577 ; 4.577 ; 4.577 ; 4.577 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 5.656 ; 5.656 ; 5.656 ; 5.656 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 4.450 ; 4.450 ; 4.450 ; 4.450 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 4.474 ; 4.474 ; 4.474 ; 4.474 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 4.539 ; 4.539 ; 4.539 ; 4.539 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 4.661 ; 4.661 ; 4.661 ; 4.661 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 4.467 ; 4.467 ; 4.467 ; 4.467 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 4.574 ; 4.574 ; 4.574 ; 4.574 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 4.372 ;       ;       ; 4.372 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 4.192 ;       ;       ; 4.192 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 4.543 ; 4.543 ; 4.543 ; 4.543 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 4.912 ; 4.912 ; 4.912 ; 4.912 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 5.451 ; 5.451 ; 5.451 ; 5.451 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 4.238 ; 4.238 ; 4.238 ; 4.238 ;
; NEXT_STATE          ; HLT_indicator        ; 4.659 ; 4.141 ; 4.141 ; 4.659 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 5.576 ; 3.959 ; 3.959 ; 5.576 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 5.858 ; 5.412 ; 5.412 ; 5.858 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 5.629 ; 5.629 ; 5.629 ; 5.629 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 3.795 ; 3.795 ; 3.795 ; 3.795 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 3.669 ; 3.669 ; 3.669 ; 3.669 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 3.787 ; 3.787 ; 3.787 ; 3.787 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 5.607 ;       ;       ; 5.607 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 3.576 ; 3.576 ; 3.576 ; 3.576 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.779 ; 4.779 ; 4.779 ; 4.779 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 3.564 ; 3.564 ; 3.564 ; 3.564 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 3.769 ; 3.769 ; 3.769 ; 3.769 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 4.848 ; 4.848 ; 4.848 ; 4.848 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 3.642 ; 3.642 ; 3.642 ; 3.642 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 3.666 ; 3.666 ; 3.666 ; 3.666 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.731 ; 3.731 ; 3.731 ; 3.731 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.853 ; 3.853 ; 3.853 ; 3.853 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.659 ; 3.659 ; 3.659 ; 3.659 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 3.766 ; 3.766 ; 3.766 ; 3.766 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 3.564 ;       ;       ; 3.564 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 3.384 ;       ;       ; 3.384 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 3.735 ; 3.735 ; 3.735 ; 3.735 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 4.104 ; 4.104 ; 4.104 ; 4.104 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 4.643 ; 4.643 ; 4.643 ; 4.643 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 3.430 ; 3.430 ; 3.430 ; 3.430 ;
; clk_in              ; HLT_indicator        ; 7.439 ; 6.921 ; 6.921 ; 7.439 ;
; clk_in              ; mem_addr_bus_out[0]  ; 8.356 ; 6.739 ; 6.739 ; 8.356 ;
; clk_in              ; mem_addr_bus_out[1]  ; 8.638 ; 8.192 ; 8.192 ; 8.638 ;
; clk_in              ; mem_addr_bus_out[2]  ; 8.409 ; 8.409 ; 8.409 ; 8.409 ;
; clk_in              ; mem_addr_bus_out[3]  ; 6.575 ; 6.575 ; 6.575 ; 6.575 ;
; clk_in              ; mem_addr_bus_out[4]  ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; clk_in              ; mem_addr_bus_out[5]  ; 6.567 ; 6.567 ; 6.567 ; 6.567 ;
; clk_in              ; mem_addr_bus_out[6]  ; 8.387 ; 5.685 ; 5.685 ; 8.387 ;
; clk_in              ; mem_addr_bus_out[7]  ; 6.356 ; 6.356 ; 6.356 ; 6.356 ;
; clk_in              ; mem_addr_bus_out[8]  ; 7.559 ; 7.559 ; 7.559 ; 7.559 ;
; clk_in              ; mem_addr_bus_out[9]  ; 6.344 ; 6.344 ; 6.344 ; 6.344 ;
; clk_in              ; mem_addr_bus_out[10] ; 6.549 ; 6.549 ; 6.549 ; 6.549 ;
; clk_in              ; mem_addr_bus_out[11] ; 7.628 ; 7.628 ; 7.628 ; 7.628 ;
; clk_in              ; mem_data_bus_out[0]  ; 6.422 ; 6.422 ; 6.422 ; 6.422 ;
; clk_in              ; mem_data_bus_out[1]  ; 6.446 ; 6.446 ; 6.446 ; 6.446 ;
; clk_in              ; mem_data_bus_out[2]  ; 6.511 ; 6.511 ; 6.511 ; 6.511 ;
; clk_in              ; mem_data_bus_out[3]  ; 6.633 ; 6.633 ; 6.633 ; 6.633 ;
; clk_in              ; mem_data_bus_out[4]  ; 6.439 ; 6.439 ; 6.439 ; 6.439 ;
; clk_in              ; mem_data_bus_out[5]  ; 6.546 ; 6.546 ; 6.546 ; 6.546 ;
; clk_in              ; mem_data_bus_out[6]  ; 6.344 ; 5.572 ; 5.572 ; 6.344 ;
; clk_in              ; mem_data_bus_out[7]  ; 6.164 ; 5.576 ; 5.576 ; 6.164 ;
; clk_in              ; mem_data_bus_out[8]  ; 6.515 ; 6.515 ; 6.515 ; 6.515 ;
; clk_in              ; mem_data_bus_out[9]  ; 6.884 ; 6.884 ; 6.884 ; 6.884 ;
; clk_in              ; mem_data_bus_out[10] ; 7.423 ; 7.423 ; 7.423 ; 7.423 ;
; clk_in              ; mem_data_bus_out[11] ; 6.210 ; 6.210 ; 6.210 ; 6.210 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 6.913 ; 6.395 ; 6.395 ; 6.913 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 7.830 ; 6.213 ; 6.213 ; 7.830 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 8.112 ; 7.666 ; 7.666 ; 8.112 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 7.883 ; 7.883 ; 7.883 ; 7.883 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 6.049 ; 6.049 ; 6.049 ; 6.049 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 5.923 ; 5.923 ; 5.923 ; 5.923 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 7.861 ;       ;       ; 7.861 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 7.033 ; 7.033 ; 7.033 ; 7.033 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 5.818 ; 5.818 ; 5.818 ; 5.818 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 6.023 ; 6.023 ; 6.023 ; 6.023 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 7.102 ; 7.102 ; 7.102 ; 7.102 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 5.896 ; 5.896 ; 5.896 ; 5.896 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.920 ; 5.920 ; 5.920 ; 5.920 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.985 ; 5.985 ; 5.985 ; 5.985 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 6.107 ; 6.107 ; 6.107 ; 6.107 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 6.020 ; 6.020 ; 6.020 ; 6.020 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.818 ;       ;       ; 5.818 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.638 ;       ;       ; 5.638 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 5.989 ; 5.989 ; 5.989 ; 5.989 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 6.358 ; 6.358 ; 6.358 ; 6.358 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 6.897 ; 6.897 ; 6.897 ; 6.897 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 5.684 ; 5.684 ; 5.684 ; 5.684 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 7.102 ; 6.584 ; 6.584 ; 7.102 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 8.019 ; 6.402 ; 6.402 ; 8.019 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 8.301 ; 7.855 ; 7.855 ; 8.301 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 8.072 ; 8.072 ; 8.072 ; 8.072 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 6.238 ; 6.238 ; 6.238 ; 6.238 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.112 ; 6.112 ; 6.112 ; 6.112 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 8.050 ;       ;       ; 8.050 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 6.019 ; 6.019 ; 6.019 ; 6.019 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 7.222 ; 7.222 ; 7.222 ; 7.222 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 6.007 ; 6.007 ; 6.007 ; 6.007 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 6.212 ; 6.212 ; 6.212 ; 6.212 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 7.291 ; 7.291 ; 7.291 ; 7.291 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.085 ; 6.085 ; 6.085 ; 6.085 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 6.109 ; 6.109 ; 6.109 ; 6.109 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 6.174 ; 6.174 ; 6.174 ; 6.174 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 6.296 ; 6.296 ; 6.296 ; 6.296 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 6.102 ; 6.102 ; 6.102 ; 6.102 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 6.007 ;       ;       ; 6.007 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 5.827 ;       ;       ; 5.827 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.178 ; 6.178 ; 6.178 ; 6.178 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.547 ; 6.547 ; 6.547 ; 6.547 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 7.086 ; 7.086 ; 7.086 ; 7.086 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 5.873 ; 5.873 ; 5.873 ; 5.873 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 6.907 ; 6.389 ; 6.389 ; 6.907 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 7.824 ; 6.207 ; 6.207 ; 7.824 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 8.106 ; 7.660 ; 7.660 ; 8.106 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 7.877 ; 7.877 ; 7.877 ; 7.877 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 6.043 ; 6.043 ; 6.043 ; 6.043 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 5.917 ; 5.917 ; 5.917 ; 5.917 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 6.035 ; 6.035 ; 6.035 ; 6.035 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 7.855 ;       ;       ; 7.855 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 5.824 ; 5.824 ; 5.824 ; 5.824 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 7.027 ; 7.027 ; 7.027 ; 7.027 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 5.812 ; 5.812 ; 5.812 ; 5.812 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 6.017 ; 6.017 ; 6.017 ; 6.017 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 7.096 ; 7.096 ; 7.096 ; 7.096 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 5.890 ; 5.890 ; 5.890 ; 5.890 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.979 ; 5.979 ; 5.979 ; 5.979 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 6.101 ; 6.101 ; 6.101 ; 6.101 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.812 ;       ;       ; 5.812 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.632 ;       ;       ; 5.632 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 6.352 ; 6.352 ; 6.352 ; 6.352 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 6.891 ; 6.891 ; 6.891 ; 6.891 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 7.014 ; 6.496 ; 6.496 ; 7.014 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 7.931 ; 6.314 ; 6.314 ; 7.931 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 8.213 ; 7.767 ; 7.767 ; 8.213 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 7.984 ; 7.984 ; 7.984 ; 7.984 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 6.150 ; 6.150 ; 6.150 ; 6.150 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 6.024 ; 6.024 ; 6.024 ; 6.024 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 6.142 ; 6.142 ; 6.142 ; 6.142 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 7.962 ;       ;       ; 7.962 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 5.931 ; 5.931 ; 5.931 ; 5.931 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 7.134 ; 7.134 ; 7.134 ; 7.134 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 6.124 ; 6.124 ; 6.124 ; 6.124 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 7.203 ; 7.203 ; 7.203 ; 7.203 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 6.208 ; 6.208 ; 6.208 ; 6.208 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 5.919 ;       ;       ; 5.919 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 5.739 ;       ;       ; 5.739 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 6.090 ; 6.090 ; 6.090 ; 6.090 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 6.998 ; 6.998 ; 6.998 ; 6.998 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 5.785 ; 5.785 ; 5.785 ; 5.785 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 6.920 ; 6.402 ; 6.402 ; 6.920 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 7.837 ; 6.220 ; 6.220 ; 7.837 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 8.119 ; 7.673 ; 7.673 ; 8.119 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 7.890 ; 7.890 ; 7.890 ; 7.890 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 6.056 ; 6.056 ; 6.056 ; 6.056 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 5.930 ; 5.930 ; 5.930 ; 5.930 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 7.868 ;       ;       ; 7.868 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 5.837 ; 5.837 ; 5.837 ; 5.837 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 7.040 ; 7.040 ; 7.040 ; 7.040 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 5.825 ; 5.825 ; 5.825 ; 5.825 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 6.030 ; 6.030 ; 6.030 ; 6.030 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 7.109 ; 7.109 ; 7.109 ; 7.109 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 5.903 ; 5.903 ; 5.903 ; 5.903 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.927 ; 5.927 ; 5.927 ; 5.927 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 6.114 ; 6.114 ; 6.114 ; 6.114 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.920 ; 5.920 ; 5.920 ; 5.920 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 6.027 ; 6.027 ; 6.027 ; 6.027 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 5.825 ;       ;       ; 5.825 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 5.645 ;       ;       ; 5.645 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 5.996 ; 5.996 ; 5.996 ; 5.996 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 6.365 ; 6.365 ; 6.365 ; 6.365 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 6.904 ; 6.904 ; 6.904 ; 6.904 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 5.691 ; 5.691 ; 5.691 ; 5.691 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 7.050 ; 6.532 ; 6.532 ; 7.050 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 7.967 ; 6.350 ; 6.350 ; 7.967 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 8.249 ; 7.803 ; 7.803 ; 8.249 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 8.020 ; 8.020 ; 8.020 ; 8.020 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 6.186 ; 6.186 ; 6.186 ; 6.186 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 6.060 ; 6.060 ; 6.060 ; 6.060 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 6.178 ; 6.178 ; 6.178 ; 6.178 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 7.998 ;       ;       ; 7.998 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 5.967 ; 5.967 ; 5.967 ; 5.967 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 7.170 ; 7.170 ; 7.170 ; 7.170 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 5.955 ; 5.955 ; 5.955 ; 5.955 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 6.160 ; 6.160 ; 6.160 ; 6.160 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 6.057 ; 6.057 ; 6.057 ; 6.057 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 6.122 ; 6.122 ; 6.122 ; 6.122 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 6.244 ; 6.244 ; 6.244 ; 6.244 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 6.050 ; 6.050 ; 6.050 ; 6.050 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 6.157 ; 6.157 ; 6.157 ; 6.157 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 5.955 ;       ;       ; 5.955 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 5.775 ;       ;       ; 5.775 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 6.126 ; 6.126 ; 6.126 ; 6.126 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 7.034 ; 7.034 ; 7.034 ; 7.034 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 5.821 ; 5.821 ; 5.821 ; 5.821 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 6.847 ; 6.329 ; 6.329 ; 6.847 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 7.764 ; 6.147 ; 6.147 ; 7.764 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 8.046 ; 7.600 ; 7.600 ; 8.046 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 7.817 ; 7.817 ; 7.817 ; 7.817 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 5.857 ; 5.857 ; 5.857 ; 5.857 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 5.975 ; 5.975 ; 5.975 ; 5.975 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 7.795 ;       ;       ; 7.795 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 5.764 ; 5.764 ; 5.764 ; 5.764 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.967 ; 6.967 ; 6.967 ; 6.967 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 5.752 ; 5.752 ; 5.752 ; 5.752 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 5.957 ; 5.957 ; 5.957 ; 5.957 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 7.036 ; 7.036 ; 7.036 ; 7.036 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.854 ; 5.854 ; 5.854 ; 5.854 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 5.847 ; 5.847 ; 5.847 ; 5.847 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 5.954 ; 5.954 ; 5.954 ; 5.954 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 5.752 ;       ;       ; 5.752 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 5.572 ;       ;       ; 5.572 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 5.923 ; 5.923 ; 5.923 ; 5.923 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.292 ; 6.292 ; 6.292 ; 6.292 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 6.831 ; 6.831 ; 6.831 ; 6.831 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 5.618 ; 5.618 ; 5.618 ; 5.618 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 6.897 ; 6.379 ; 6.379 ; 6.897 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 7.814 ; 6.197 ; 6.197 ; 7.814 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 8.096 ; 7.650 ; 7.650 ; 8.096 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 7.867 ; 7.867 ; 7.867 ; 7.867 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 6.025 ; 6.025 ; 6.025 ; 6.025 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 7.845 ;       ;       ; 7.845 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 5.814 ; 5.814 ; 5.814 ; 5.814 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 7.017 ; 7.017 ; 7.017 ; 7.017 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 6.007 ; 6.007 ; 6.007 ; 6.007 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 7.086 ; 7.086 ; 7.086 ; 7.086 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 5.880 ; 5.880 ; 5.880 ; 5.880 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.904 ; 5.904 ; 5.904 ; 5.904 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.969 ; 5.969 ; 5.969 ; 5.969 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 6.091 ; 6.091 ; 6.091 ; 6.091 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 5.897 ; 5.897 ; 5.897 ; 5.897 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.802 ;       ;       ; 5.802 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.622 ;       ;       ; 5.622 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 5.973 ; 5.973 ; 5.973 ; 5.973 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.342 ; 6.342 ; 6.342 ; 6.342 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 6.881 ; 6.881 ; 6.881 ; 6.881 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 5.668 ; 5.668 ; 5.668 ; 5.668 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 6.983 ; 6.465 ; 6.465 ; 6.983 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 7.900 ; 6.283 ; 6.283 ; 7.900 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 8.182 ; 7.736 ; 7.736 ; 8.182 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 7.953 ; 7.953 ; 7.953 ; 7.953 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 6.119 ; 6.119 ; 6.119 ; 6.119 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 5.993 ; 5.993 ; 5.993 ; 5.993 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 7.931 ;       ;       ; 7.931 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 7.103 ; 7.103 ; 7.103 ; 7.103 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 5.888 ; 5.888 ; 5.888 ; 5.888 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 6.093 ; 6.093 ; 6.093 ; 6.093 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 7.172 ; 7.172 ; 7.172 ; 7.172 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 5.966 ; 5.966 ; 5.966 ; 5.966 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 6.055 ; 6.055 ; 6.055 ; 6.055 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.177 ; 6.177 ; 6.177 ; 6.177 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 6.090 ; 6.090 ; 6.090 ; 6.090 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 5.888 ;       ;       ; 5.888 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 5.708 ;       ;       ; 5.708 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.428 ; 6.428 ; 6.428 ; 6.428 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.967 ; 6.967 ; 6.967 ; 6.967 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 5.754 ; 5.754 ; 5.754 ; 5.754 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 6.985 ; 6.467 ; 6.467 ; 6.985 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 7.902 ; 6.285 ; 6.285 ; 7.902 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 8.184 ; 7.738 ; 7.738 ; 8.184 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 7.955 ; 7.955 ; 7.955 ; 7.955 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 6.113 ; 6.113 ; 6.113 ; 6.113 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 7.933 ;       ;       ; 7.933 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 5.902 ; 5.902 ; 5.902 ; 5.902 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 7.105 ; 7.105 ; 7.105 ; 7.105 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 5.890 ; 5.890 ; 5.890 ; 5.890 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 6.095 ; 6.095 ; 6.095 ; 6.095 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 7.174 ; 7.174 ; 7.174 ; 7.174 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 5.968 ; 5.968 ; 5.968 ; 5.968 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 6.057 ; 6.057 ; 6.057 ; 6.057 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 6.179 ; 6.179 ; 6.179 ; 6.179 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 5.985 ; 5.985 ; 5.985 ; 5.985 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.890 ;       ;       ; 5.890 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.710 ;       ;       ; 5.710 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.061 ; 6.061 ; 6.061 ; 6.061 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.430 ; 6.430 ; 6.430 ; 6.430 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 6.969 ; 6.969 ; 6.969 ; 6.969 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 5.756 ; 5.756 ; 5.756 ; 5.756 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 4.556 ; 4.038 ; 4.038 ; 4.556 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 5.473 ; 3.856 ; 3.856 ; 5.473 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 5.755 ; 5.309 ; 5.309 ; 5.755 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 5.526 ; 5.526 ; 5.526 ; 5.526 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 3.692 ; 3.692 ; 3.692 ; 3.692 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 3.566 ; 3.566 ; 3.566 ; 3.566 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 3.684 ; 3.684 ; 3.684 ; 3.684 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 5.504 ;       ;       ; 5.504 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 3.473 ; 3.473 ; 3.473 ; 3.473 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.676 ; 4.676 ; 4.676 ; 4.676 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 3.461 ; 3.461 ; 3.461 ; 3.461 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 3.666 ; 3.666 ; 3.666 ; 3.666 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 4.745 ; 4.745 ; 4.745 ; 4.745 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 3.539 ; 3.539 ; 3.539 ; 3.539 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 3.563 ; 3.563 ; 3.563 ; 3.563 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.628 ; 3.628 ; 3.628 ; 3.628 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.750 ; 3.750 ; 3.750 ; 3.750 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.556 ; 3.556 ; 3.556 ; 3.556 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 3.663 ; 3.663 ; 3.663 ; 3.663 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 3.461 ;       ;       ; 3.461 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 3.281 ;       ;       ; 3.281 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 3.632 ; 3.632 ; 3.632 ; 3.632 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 4.001 ; 4.001 ; 4.001 ; 4.001 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 4.540 ; 4.540 ; 4.540 ; 4.540 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 3.327 ; 3.327 ; 3.327 ; 3.327 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 4.639 ; 4.121 ; 4.121 ; 4.639 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 5.556 ; 3.939 ; 3.939 ; 5.556 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 5.838 ; 5.392 ; 5.392 ; 5.838 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 3.775 ; 3.775 ; 3.775 ; 3.775 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 3.649 ; 3.649 ; 3.649 ; 3.649 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 3.767 ; 3.767 ; 3.767 ; 3.767 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 5.587 ;       ;       ; 5.587 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 3.556 ; 3.556 ; 3.556 ; 3.556 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.759 ; 4.759 ; 4.759 ; 4.759 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 3.544 ; 3.544 ; 3.544 ; 3.544 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 3.749 ; 3.749 ; 3.749 ; 3.749 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 4.828 ; 4.828 ; 4.828 ; 4.828 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 3.622 ; 3.622 ; 3.622 ; 3.622 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 3.646 ; 3.646 ; 3.646 ; 3.646 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.711 ; 3.711 ; 3.711 ; 3.711 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.833 ; 3.833 ; 3.833 ; 3.833 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.639 ; 3.639 ; 3.639 ; 3.639 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 3.746 ; 3.746 ; 3.746 ; 3.746 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 3.544 ;       ;       ; 3.544 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 3.364 ;       ;       ; 3.364 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 4.084 ; 4.084 ; 4.084 ; 4.084 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 4.623 ; 4.623 ; 4.623 ; 4.623 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 3.410 ; 3.410 ; 3.410 ; 3.410 ;
; not_reset           ; HLT_indicator        ; 7.527 ; 7.009 ; 7.009 ; 7.527 ;
; not_reset           ; mem_addr_bus_out[0]  ; 8.444 ; 6.827 ; 6.827 ; 8.444 ;
; not_reset           ; mem_addr_bus_out[1]  ; 8.726 ; 8.280 ; 8.280 ; 8.726 ;
; not_reset           ; mem_addr_bus_out[2]  ; 8.497 ; 8.497 ; 8.497 ; 8.497 ;
; not_reset           ; mem_addr_bus_out[3]  ; 6.663 ; 6.663 ; 6.663 ; 6.663 ;
; not_reset           ; mem_addr_bus_out[4]  ; 6.537 ; 6.537 ; 6.537 ; 6.537 ;
; not_reset           ; mem_addr_bus_out[5]  ; 6.655 ; 6.655 ; 6.655 ; 6.655 ;
; not_reset           ; mem_addr_bus_out[6]  ; 8.475 ;       ;       ; 8.475 ;
; not_reset           ; mem_addr_bus_out[7]  ; 6.444 ; 6.444 ; 6.444 ; 6.444 ;
; not_reset           ; mem_addr_bus_out[8]  ; 7.647 ; 7.647 ; 7.647 ; 7.647 ;
; not_reset           ; mem_addr_bus_out[9]  ; 6.432 ; 6.432 ; 6.432 ; 6.432 ;
; not_reset           ; mem_addr_bus_out[10] ; 6.637 ; 6.637 ; 6.637 ; 6.637 ;
; not_reset           ; mem_addr_bus_out[11] ; 7.716 ; 7.716 ; 7.716 ; 7.716 ;
; not_reset           ; mem_data_bus_out[0]  ; 6.510 ; 6.510 ; 6.510 ; 6.510 ;
; not_reset           ; mem_data_bus_out[1]  ; 6.534 ; 6.534 ; 6.534 ; 6.534 ;
; not_reset           ; mem_data_bus_out[2]  ; 6.599 ; 6.599 ; 6.599 ; 6.599 ;
; not_reset           ; mem_data_bus_out[3]  ; 6.721 ; 6.721 ; 6.721 ; 6.721 ;
; not_reset           ; mem_data_bus_out[4]  ; 6.527 ; 6.527 ; 6.527 ; 6.527 ;
; not_reset           ; mem_data_bus_out[5]  ; 6.634 ; 6.634 ; 6.634 ; 6.634 ;
; not_reset           ; mem_data_bus_out[6]  ; 6.432 ;       ;       ; 6.432 ;
; not_reset           ; mem_data_bus_out[7]  ; 6.252 ;       ;       ; 6.252 ;
; not_reset           ; mem_data_bus_out[8]  ; 6.603 ; 6.603 ; 6.603 ; 6.603 ;
; not_reset           ; mem_data_bus_out[9]  ; 6.972 ; 6.972 ; 6.972 ; 6.972 ;
; not_reset           ; mem_data_bus_out[10] ; 7.511 ; 7.511 ; 7.511 ; 7.511 ;
; not_reset           ; mem_data_bus_out[11] ; 6.298 ; 6.298 ; 6.298 ; 6.298 ;
+---------------------+----------------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 3.579 ; 3.650 ; 3.650 ; 3.579 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 3.911 ; 3.911 ; 3.911 ; 3.911 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 4.151 ; 4.151 ; 4.151 ; 4.151 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 4.102 ; 4.102 ; 4.102 ; 4.102 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 3.747 ; 3.747 ; 3.747 ; 3.747 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 3.621 ; 3.621 ; 3.621 ; 3.621 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 3.739 ; 3.739 ; 3.739 ; 3.739 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 5.559 ;       ;       ; 5.559 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 3.528 ; 3.528 ; 3.528 ; 3.528 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 4.731 ; 4.731 ; 4.731 ; 4.731 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 3.516 ; 3.516 ; 3.516 ; 3.516 ;
; END_STATE           ; mem_addr_bus_out[10] ; 3.721 ; 3.721 ; 3.721 ; 3.721 ;
; END_STATE           ; mem_addr_bus_out[11] ; 4.800 ; 4.800 ; 4.800 ; 4.800 ;
; END_STATE           ; mem_data_bus_out[0]  ; 3.594 ; 3.594 ; 3.594 ; 3.594 ;
; END_STATE           ; mem_data_bus_out[1]  ; 3.618 ; 3.618 ; 3.618 ; 3.618 ;
; END_STATE           ; mem_data_bus_out[2]  ; 3.683 ; 3.683 ; 3.683 ; 3.683 ;
; END_STATE           ; mem_data_bus_out[3]  ; 3.805 ; 3.805 ; 3.805 ; 3.805 ;
; END_STATE           ; mem_data_bus_out[4]  ; 3.611 ; 3.611 ; 3.611 ; 3.611 ;
; END_STATE           ; mem_data_bus_out[5]  ; 3.718 ; 3.718 ; 3.718 ; 3.718 ;
; END_STATE           ; mem_data_bus_out[6]  ; 3.516 ;       ;       ; 3.516 ;
; END_STATE           ; mem_data_bus_out[7]  ; 3.336 ;       ;       ; 3.336 ;
; END_STATE           ; mem_data_bus_out[8]  ; 3.687 ; 3.687 ; 3.687 ; 3.687 ;
; END_STATE           ; mem_data_bus_out[9]  ; 4.056 ; 4.056 ; 4.056 ; 4.056 ;
; END_STATE           ; mem_data_bus_out[10] ; 4.595 ; 4.595 ; 4.595 ; 4.595 ;
; END_STATE           ; mem_data_bus_out[11] ; 3.382 ; 3.382 ; 3.382 ; 3.382 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 6.087 ; 6.087 ; 6.087 ; 6.087 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 6.327 ; 6.327 ; 6.327 ; 6.327 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 6.278 ; 6.278 ; 6.278 ; 6.278 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 5.923 ; 5.923 ; 5.923 ; 5.923 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 5.797 ; 5.797 ; 5.797 ; 5.797 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 5.915 ; 5.915 ; 5.915 ; 5.915 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 7.735 ;       ;       ; 7.735 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 5.704 ; 5.704 ; 5.704 ; 5.704 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 6.907 ; 6.907 ; 6.907 ; 6.907 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 5.692 ; 5.692 ; 5.692 ; 5.692 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 5.897 ; 5.897 ; 5.897 ; 5.897 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 6.976 ; 6.976 ; 6.976 ; 6.976 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 5.770 ; 5.770 ; 5.770 ; 5.770 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 5.794 ; 5.794 ; 5.794 ; 5.794 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 5.859 ; 5.859 ; 5.859 ; 5.859 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 5.981 ; 5.981 ; 5.981 ; 5.981 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 5.787 ; 5.787 ; 5.787 ; 5.787 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 5.894 ; 5.894 ; 5.894 ; 5.894 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 5.692 ;       ;       ; 5.692 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 5.512 ;       ;       ; 5.512 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 5.863 ; 5.863 ; 5.863 ; 5.863 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 6.771 ; 6.771 ; 6.771 ; 6.771 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 5.558 ; 5.558 ; 5.558 ; 5.558 ;
; FP_DEPOSIT          ; HLT_indicator        ; 6.043 ; 6.043 ; 6.043 ; 6.043 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 6.304 ; 6.304 ; 6.304 ; 6.304 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 6.544 ; 6.544 ; 6.544 ; 6.544 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 6.140 ; 6.140 ; 6.140 ; 6.140 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 6.132 ; 6.132 ; 6.132 ; 6.132 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 7.952 ;       ;       ; 7.952 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 7.124 ; 7.124 ; 7.124 ; 7.124 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 5.909 ; 5.909 ; 5.909 ; 5.909 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 6.114 ; 6.114 ; 6.114 ; 6.114 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 7.193 ; 7.193 ; 7.193 ; 7.193 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 5.987 ; 5.987 ; 5.987 ; 5.987 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 6.011 ; 6.011 ; 6.011 ; 6.011 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 6.076 ; 6.076 ; 6.076 ; 6.076 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 6.198 ; 6.198 ; 6.198 ; 6.198 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 5.909 ;       ;       ; 5.909 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 5.729 ;       ;       ; 5.729 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 6.080 ; 6.080 ; 6.080 ; 6.080 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 6.988 ; 6.988 ; 6.988 ; 6.988 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 5.775 ; 5.775 ; 5.775 ; 5.775 ;
; FP_EXAMINE          ; HLT_indicator        ; 5.961 ; 5.961 ; 5.961 ; 5.961 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 6.222 ; 6.222 ; 6.222 ; 6.222 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 6.462 ; 6.462 ; 6.462 ; 6.462 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 6.413 ; 6.413 ; 6.413 ; 6.413 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 6.058 ; 6.058 ; 6.058 ; 6.058 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 5.932 ; 5.932 ; 5.932 ; 5.932 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 6.050 ; 6.050 ; 6.050 ; 6.050 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 7.870 ;       ;       ; 7.870 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 5.839 ; 5.839 ; 5.839 ; 5.839 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 7.042 ; 7.042 ; 7.042 ; 7.042 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 5.827 ; 5.827 ; 5.827 ; 5.827 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 6.032 ; 6.032 ; 6.032 ; 6.032 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 7.111 ; 7.111 ; 7.111 ; 7.111 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 5.905 ; 5.905 ; 5.905 ; 5.905 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 5.929 ; 5.929 ; 5.929 ; 5.929 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 5.994 ; 5.994 ; 5.994 ; 5.994 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 6.116 ; 6.116 ; 6.116 ; 6.116 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 5.922 ; 5.922 ; 5.922 ; 5.922 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 6.029 ; 6.029 ; 6.029 ; 6.029 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 5.827 ;       ;       ; 5.827 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 5.647 ;       ;       ; 5.647 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 5.998 ; 5.998 ; 5.998 ; 5.998 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 6.906 ; 6.906 ; 6.906 ; 6.906 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 5.693 ; 5.693 ; 5.693 ; 5.693 ;
; IRQ                 ; HLT_indicator        ; 4.514 ; 4.514 ; 4.514 ; 4.514 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 4.775 ; 4.775 ; 4.775 ; 4.775 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 5.015 ; 5.015 ; 5.015 ; 5.015 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 4.966 ; 4.966 ; 4.966 ; 4.966 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 4.611 ; 4.611 ; 4.611 ; 4.611 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 4.485 ; 4.485 ; 4.485 ; 4.485 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 4.603 ; 4.603 ; 4.603 ; 4.603 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 6.423 ;       ;       ; 6.423 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 4.392 ; 4.392 ; 4.392 ; 4.392 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 5.595 ; 5.595 ; 5.595 ; 5.595 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 4.380 ; 4.380 ; 4.380 ; 4.380 ;
; IRQ                 ; mem_addr_bus_out[10] ; 4.585 ; 4.585 ; 4.585 ; 4.585 ;
; IRQ                 ; mem_addr_bus_out[11] ; 5.664 ; 5.664 ; 5.664 ; 5.664 ;
; IRQ                 ; mem_data_bus_out[0]  ; 4.458 ; 4.458 ; 4.458 ; 4.458 ;
; IRQ                 ; mem_data_bus_out[1]  ; 4.482 ; 4.482 ; 4.482 ; 4.482 ;
; IRQ                 ; mem_data_bus_out[2]  ; 4.547 ; 4.547 ; 4.547 ; 4.547 ;
; IRQ                 ; mem_data_bus_out[3]  ; 4.669 ; 4.669 ; 4.669 ; 4.669 ;
; IRQ                 ; mem_data_bus_out[4]  ; 4.475 ; 4.475 ; 4.475 ; 4.475 ;
; IRQ                 ; mem_data_bus_out[5]  ; 4.582 ; 4.582 ; 4.582 ; 4.582 ;
; IRQ                 ; mem_data_bus_out[6]  ; 4.380 ;       ;       ; 4.380 ;
; IRQ                 ; mem_data_bus_out[7]  ; 4.200 ;       ;       ; 4.200 ;
; IRQ                 ; mem_data_bus_out[8]  ; 4.551 ; 4.551 ; 4.551 ; 4.551 ;
; IRQ                 ; mem_data_bus_out[9]  ; 4.920 ; 4.920 ; 4.920 ; 4.920 ;
; IRQ                 ; mem_data_bus_out[10] ; 5.459 ; 5.459 ; 5.459 ; 5.459 ;
; IRQ                 ; mem_data_bus_out[11] ; 4.246 ; 4.246 ; 4.246 ; 4.246 ;
; IRQ_ON              ; HLT_indicator        ; 4.379 ; 4.379 ; 4.379 ; 4.379 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 4.640 ; 4.640 ; 4.640 ; 4.640 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 4.880 ; 4.880 ; 4.880 ; 4.880 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 4.831 ; 4.831 ; 4.831 ; 4.831 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 4.476 ; 4.476 ; 4.476 ; 4.476 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 4.350 ; 4.350 ; 4.350 ; 4.350 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 4.468 ; 4.468 ; 4.468 ; 4.468 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 6.288 ;       ;       ; 6.288 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 4.257 ; 4.257 ; 4.257 ; 4.257 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 5.460 ; 5.460 ; 5.460 ; 5.460 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 4.245 ; 4.245 ; 4.245 ; 4.245 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 4.450 ; 4.450 ; 4.450 ; 4.450 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 4.323 ; 4.323 ; 4.323 ; 4.323 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 4.347 ; 4.347 ; 4.347 ; 4.347 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 4.412 ; 4.412 ; 4.412 ; 4.412 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 4.534 ; 4.534 ; 4.534 ; 4.534 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 4.340 ; 4.340 ; 4.340 ; 4.340 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 4.447 ; 4.447 ; 4.447 ; 4.447 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 4.245 ;       ;       ; 4.245 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 4.065 ;       ;       ; 4.065 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 4.416 ; 4.416 ; 4.416 ; 4.416 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 4.785 ; 4.785 ; 4.785 ; 4.785 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 4.111 ; 4.111 ; 4.111 ; 4.111 ;
; NEXT_STATE          ; HLT_indicator        ; 3.689 ; 3.689 ; 3.689 ; 3.689 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 4.190 ; 4.190 ; 4.190 ; 4.190 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 4.141 ; 4.141 ; 4.141 ; 4.141 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 3.786 ; 3.786 ; 3.786 ; 3.786 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 3.660 ; 3.660 ; 3.660 ; 3.660 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 3.778 ; 3.778 ; 3.778 ; 3.778 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 5.598 ;       ;       ; 5.598 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 3.567 ; 3.567 ; 3.567 ; 3.567 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.770 ; 4.770 ; 4.770 ; 4.770 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 3.555 ; 3.555 ; 3.555 ; 3.555 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 3.760 ; 3.760 ; 3.760 ; 3.760 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 4.839 ; 4.839 ; 4.839 ; 4.839 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 3.633 ; 3.633 ; 3.633 ; 3.633 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 3.657 ; 3.657 ; 3.657 ; 3.657 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.722 ; 3.722 ; 3.722 ; 3.722 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.844 ; 3.844 ; 3.844 ; 3.844 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.650 ; 3.650 ; 3.650 ; 3.650 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 3.757 ; 3.757 ; 3.757 ; 3.757 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 3.555 ;       ;       ; 3.555 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 3.375 ;       ;       ; 3.375 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 3.726 ; 3.726 ; 3.726 ; 3.726 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 4.095 ; 4.095 ; 4.095 ; 4.095 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 4.634 ; 4.634 ; 4.634 ; 4.634 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 3.421 ; 3.421 ; 3.421 ; 3.421 ;
; clk_in              ; HLT_indicator        ; 5.854 ; 5.854 ; 5.854 ; 5.854 ;
; clk_in              ; mem_addr_bus_out[0]  ; 5.873 ; 5.873 ; 5.873 ; 5.873 ;
; clk_in              ; mem_addr_bus_out[1]  ; 6.113 ; 6.113 ; 6.113 ; 6.113 ;
; clk_in              ; mem_addr_bus_out[2]  ; 5.655 ; 5.655 ; 5.655 ; 5.655 ;
; clk_in              ; mem_addr_bus_out[3]  ; 5.625 ; 5.625 ; 5.625 ; 5.625 ;
; clk_in              ; mem_addr_bus_out[4]  ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; clk_in              ; mem_addr_bus_out[5]  ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; clk_in              ; mem_addr_bus_out[6]  ; 5.685 ; 5.685 ; 5.685 ; 5.685 ;
; clk_in              ; mem_addr_bus_out[7]  ; 5.625 ; 5.625 ; 5.625 ; 5.625 ;
; clk_in              ; mem_addr_bus_out[8]  ; 6.837 ; 6.837 ; 6.837 ; 6.837 ;
; clk_in              ; mem_addr_bus_out[9]  ; 5.574 ; 5.574 ; 5.574 ; 5.574 ;
; clk_in              ; mem_addr_bus_out[10] ; 5.569 ; 5.569 ; 5.569 ; 5.569 ;
; clk_in              ; mem_addr_bus_out[11] ; 5.458 ; 5.458 ; 5.458 ; 5.458 ;
; clk_in              ; mem_data_bus_out[0]  ; 5.897 ; 5.897 ; 5.897 ; 5.897 ;
; clk_in              ; mem_data_bus_out[1]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; clk_in              ; mem_data_bus_out[2]  ; 5.844 ; 5.844 ; 5.844 ; 5.844 ;
; clk_in              ; mem_data_bus_out[3]  ; 5.520 ; 5.520 ; 5.520 ; 5.520 ;
; clk_in              ; mem_data_bus_out[4]  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; clk_in              ; mem_data_bus_out[5]  ; 5.567 ; 5.567 ; 5.567 ; 5.567 ;
; clk_in              ; mem_data_bus_out[6]  ; 5.572 ; 5.572 ; 5.572 ; 5.572 ;
; clk_in              ; mem_data_bus_out[7]  ; 5.576 ; 5.576 ; 5.576 ; 5.576 ;
; clk_in              ; mem_data_bus_out[8]  ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; clk_in              ; mem_data_bus_out[9]  ; 5.373 ; 5.373 ; 5.373 ; 5.373 ;
; clk_in              ; mem_data_bus_out[10] ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; clk_in              ; mem_data_bus_out[11] ; 5.490 ; 5.490 ; 5.490 ; 5.490 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 5.952 ; 5.952 ; 5.952 ; 5.952 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 6.213 ; 6.213 ; 6.213 ; 6.213 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 6.453 ; 6.453 ; 6.453 ; 6.453 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 6.404 ; 6.404 ; 6.404 ; 6.404 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 6.049 ; 6.049 ; 6.049 ; 6.049 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 5.923 ; 5.923 ; 5.923 ; 5.923 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 7.861 ;       ;       ; 7.861 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 7.033 ; 7.033 ; 7.033 ; 7.033 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 5.818 ; 5.818 ; 5.818 ; 5.818 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 6.023 ; 6.023 ; 6.023 ; 6.023 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 7.102 ; 7.102 ; 7.102 ; 7.102 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 5.896 ; 5.896 ; 5.896 ; 5.896 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.920 ; 5.920 ; 5.920 ; 5.920 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.985 ; 5.985 ; 5.985 ; 5.985 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 6.107 ; 6.107 ; 6.107 ; 6.107 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 6.020 ; 6.020 ; 6.020 ; 6.020 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.818 ;       ;       ; 5.818 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.638 ;       ;       ; 5.638 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 5.989 ; 5.989 ; 5.989 ; 5.989 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 6.358 ; 6.358 ; 6.358 ; 6.358 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 6.897 ; 6.897 ; 6.897 ; 6.897 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 5.684 ; 5.684 ; 5.684 ; 5.684 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 6.141 ; 6.141 ; 6.141 ; 6.141 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 6.642 ; 6.642 ; 6.642 ; 6.642 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 6.593 ; 6.593 ; 6.593 ; 6.593 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 6.238 ; 6.238 ; 6.238 ; 6.238 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.112 ; 6.112 ; 6.112 ; 6.112 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 8.050 ;       ;       ; 8.050 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 6.019 ; 6.019 ; 6.019 ; 6.019 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 7.222 ; 7.222 ; 7.222 ; 7.222 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 6.007 ; 6.007 ; 6.007 ; 6.007 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 6.212 ; 6.212 ; 6.212 ; 6.212 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 7.291 ; 7.291 ; 7.291 ; 7.291 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.085 ; 6.085 ; 6.085 ; 6.085 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 6.109 ; 6.109 ; 6.109 ; 6.109 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 6.174 ; 6.174 ; 6.174 ; 6.174 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 6.296 ; 6.296 ; 6.296 ; 6.296 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 6.102 ; 6.102 ; 6.102 ; 6.102 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 6.007 ;       ;       ; 6.007 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 5.827 ;       ;       ; 5.827 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.178 ; 6.178 ; 6.178 ; 6.178 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.547 ; 6.547 ; 6.547 ; 6.547 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 7.086 ; 7.086 ; 7.086 ; 7.086 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 5.873 ; 5.873 ; 5.873 ; 5.873 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 5.946 ; 5.946 ; 5.946 ; 5.946 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 6.207 ; 6.207 ; 6.207 ; 6.207 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 6.447 ; 6.447 ; 6.447 ; 6.447 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 6.398 ; 6.398 ; 6.398 ; 6.398 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 6.043 ; 6.043 ; 6.043 ; 6.043 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 5.917 ; 5.917 ; 5.917 ; 5.917 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 6.035 ; 6.035 ; 6.035 ; 6.035 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 7.855 ;       ;       ; 7.855 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 5.824 ; 5.824 ; 5.824 ; 5.824 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 7.027 ; 7.027 ; 7.027 ; 7.027 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 5.812 ; 5.812 ; 5.812 ; 5.812 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 6.017 ; 6.017 ; 6.017 ; 6.017 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 7.096 ; 7.096 ; 7.096 ; 7.096 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 5.890 ; 5.890 ; 5.890 ; 5.890 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.979 ; 5.979 ; 5.979 ; 5.979 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 6.101 ; 6.101 ; 6.101 ; 6.101 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.812 ;       ;       ; 5.812 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.632 ;       ;       ; 5.632 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 6.352 ; 6.352 ; 6.352 ; 6.352 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 6.891 ; 6.891 ; 6.891 ; 6.891 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 6.053 ; 6.053 ; 6.053 ; 6.053 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 6.314 ; 6.314 ; 6.314 ; 6.314 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 6.554 ; 6.554 ; 6.554 ; 6.554 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 6.505 ; 6.505 ; 6.505 ; 6.505 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 6.150 ; 6.150 ; 6.150 ; 6.150 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 6.024 ; 6.024 ; 6.024 ; 6.024 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 6.142 ; 6.142 ; 6.142 ; 6.142 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 7.962 ;       ;       ; 7.962 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 5.931 ; 5.931 ; 5.931 ; 5.931 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 7.134 ; 7.134 ; 7.134 ; 7.134 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 6.124 ; 6.124 ; 6.124 ; 6.124 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 7.203 ; 7.203 ; 7.203 ; 7.203 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 6.208 ; 6.208 ; 6.208 ; 6.208 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 5.919 ;       ;       ; 5.919 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 5.739 ;       ;       ; 5.739 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 6.090 ; 6.090 ; 6.090 ; 6.090 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 6.998 ; 6.998 ; 6.998 ; 6.998 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 5.785 ; 5.785 ; 5.785 ; 5.785 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 5.959 ; 5.959 ; 5.959 ; 5.959 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 6.220 ; 6.220 ; 6.220 ; 6.220 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 6.460 ; 6.460 ; 6.460 ; 6.460 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 6.056 ; 6.056 ; 6.056 ; 6.056 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 5.930 ; 5.930 ; 5.930 ; 5.930 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 7.868 ;       ;       ; 7.868 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 5.837 ; 5.837 ; 5.837 ; 5.837 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 7.040 ; 7.040 ; 7.040 ; 7.040 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 5.825 ; 5.825 ; 5.825 ; 5.825 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 6.030 ; 6.030 ; 6.030 ; 6.030 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 7.109 ; 7.109 ; 7.109 ; 7.109 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 5.903 ; 5.903 ; 5.903 ; 5.903 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.927 ; 5.927 ; 5.927 ; 5.927 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 6.114 ; 6.114 ; 6.114 ; 6.114 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.920 ; 5.920 ; 5.920 ; 5.920 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 6.027 ; 6.027 ; 6.027 ; 6.027 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 5.825 ;       ;       ; 5.825 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 5.645 ;       ;       ; 5.645 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 5.996 ; 5.996 ; 5.996 ; 5.996 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 6.365 ; 6.365 ; 6.365 ; 6.365 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 6.904 ; 6.904 ; 6.904 ; 6.904 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 5.691 ; 5.691 ; 5.691 ; 5.691 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 6.089 ; 6.089 ; 6.089 ; 6.089 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 6.590 ; 6.590 ; 6.590 ; 6.590 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 6.186 ; 6.186 ; 6.186 ; 6.186 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 6.060 ; 6.060 ; 6.060 ; 6.060 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 6.178 ; 6.178 ; 6.178 ; 6.178 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 7.998 ;       ;       ; 7.998 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 5.967 ; 5.967 ; 5.967 ; 5.967 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 7.170 ; 7.170 ; 7.170 ; 7.170 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 5.955 ; 5.955 ; 5.955 ; 5.955 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 6.160 ; 6.160 ; 6.160 ; 6.160 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 6.057 ; 6.057 ; 6.057 ; 6.057 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 6.122 ; 6.122 ; 6.122 ; 6.122 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 6.244 ; 6.244 ; 6.244 ; 6.244 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 6.050 ; 6.050 ; 6.050 ; 6.050 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 6.157 ; 6.157 ; 6.157 ; 6.157 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 5.955 ;       ;       ; 5.955 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 5.775 ;       ;       ; 5.775 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 6.126 ; 6.126 ; 6.126 ; 6.126 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 7.034 ; 7.034 ; 7.034 ; 7.034 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 5.821 ; 5.821 ; 5.821 ; 5.821 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 5.886 ; 5.886 ; 5.886 ; 5.886 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 6.147 ; 6.147 ; 6.147 ; 6.147 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 6.387 ; 6.387 ; 6.387 ; 6.387 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 6.338 ; 6.338 ; 6.338 ; 6.338 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 5.857 ; 5.857 ; 5.857 ; 5.857 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 5.975 ; 5.975 ; 5.975 ; 5.975 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 7.795 ;       ;       ; 7.795 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 5.764 ; 5.764 ; 5.764 ; 5.764 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.967 ; 6.967 ; 6.967 ; 6.967 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 5.752 ; 5.752 ; 5.752 ; 5.752 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 5.957 ; 5.957 ; 5.957 ; 5.957 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 7.036 ; 7.036 ; 7.036 ; 7.036 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.854 ; 5.854 ; 5.854 ; 5.854 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 5.847 ; 5.847 ; 5.847 ; 5.847 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 5.954 ; 5.954 ; 5.954 ; 5.954 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 5.752 ;       ;       ; 5.752 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 5.572 ;       ;       ; 5.572 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 5.923 ; 5.923 ; 5.923 ; 5.923 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.292 ; 6.292 ; 6.292 ; 6.292 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 6.831 ; 6.831 ; 6.831 ; 6.831 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 5.618 ; 5.618 ; 5.618 ; 5.618 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 5.936 ; 5.936 ; 5.936 ; 5.936 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 6.437 ; 6.437 ; 6.437 ; 6.437 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 6.388 ; 6.388 ; 6.388 ; 6.388 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 6.025 ; 6.025 ; 6.025 ; 6.025 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 7.845 ;       ;       ; 7.845 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 5.814 ; 5.814 ; 5.814 ; 5.814 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 7.017 ; 7.017 ; 7.017 ; 7.017 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 6.007 ; 6.007 ; 6.007 ; 6.007 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 7.086 ; 7.086 ; 7.086 ; 7.086 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 5.880 ; 5.880 ; 5.880 ; 5.880 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.904 ; 5.904 ; 5.904 ; 5.904 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.969 ; 5.969 ; 5.969 ; 5.969 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 6.091 ; 6.091 ; 6.091 ; 6.091 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 5.897 ; 5.897 ; 5.897 ; 5.897 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.802 ;       ;       ; 5.802 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.622 ;       ;       ; 5.622 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 5.973 ; 5.973 ; 5.973 ; 5.973 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.342 ; 6.342 ; 6.342 ; 6.342 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 6.881 ; 6.881 ; 6.881 ; 6.881 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 5.668 ; 5.668 ; 5.668 ; 5.668 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 6.022 ; 6.022 ; 6.022 ; 6.022 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 6.283 ; 6.283 ; 6.283 ; 6.283 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 6.523 ; 6.523 ; 6.523 ; 6.523 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 6.119 ; 6.119 ; 6.119 ; 6.119 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 5.993 ; 5.993 ; 5.993 ; 5.993 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 7.931 ;       ;       ; 7.931 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 7.103 ; 7.103 ; 7.103 ; 7.103 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 5.888 ; 5.888 ; 5.888 ; 5.888 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 6.093 ; 6.093 ; 6.093 ; 6.093 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 7.172 ; 7.172 ; 7.172 ; 7.172 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 5.966 ; 5.966 ; 5.966 ; 5.966 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 6.055 ; 6.055 ; 6.055 ; 6.055 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.177 ; 6.177 ; 6.177 ; 6.177 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 6.090 ; 6.090 ; 6.090 ; 6.090 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 5.888 ;       ;       ; 5.888 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 5.708 ;       ;       ; 5.708 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.428 ; 6.428 ; 6.428 ; 6.428 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.967 ; 6.967 ; 6.967 ; 6.967 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 5.754 ; 5.754 ; 5.754 ; 5.754 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 6.024 ; 6.024 ; 6.024 ; 6.024 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 6.285 ; 6.285 ; 6.285 ; 6.285 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 6.476 ; 6.476 ; 6.476 ; 6.476 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 6.113 ; 6.113 ; 6.113 ; 6.113 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 7.933 ;       ;       ; 7.933 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 5.902 ; 5.902 ; 5.902 ; 5.902 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 7.105 ; 7.105 ; 7.105 ; 7.105 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 5.890 ; 5.890 ; 5.890 ; 5.890 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 6.095 ; 6.095 ; 6.095 ; 6.095 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 7.174 ; 7.174 ; 7.174 ; 7.174 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 5.968 ; 5.968 ; 5.968 ; 5.968 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 6.057 ; 6.057 ; 6.057 ; 6.057 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 6.179 ; 6.179 ; 6.179 ; 6.179 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 5.985 ; 5.985 ; 5.985 ; 5.985 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.890 ;       ;       ; 5.890 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.710 ;       ;       ; 5.710 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.061 ; 6.061 ; 6.061 ; 6.061 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.430 ; 6.430 ; 6.430 ; 6.430 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 6.969 ; 6.969 ; 6.969 ; 6.969 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 5.756 ; 5.756 ; 5.756 ; 5.756 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 3.595 ; 3.595 ; 3.595 ; 3.595 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 3.856 ; 3.856 ; 3.856 ; 3.856 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 4.096 ; 4.096 ; 4.096 ; 4.096 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 4.047 ; 4.047 ; 4.047 ; 4.047 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 3.692 ; 3.692 ; 3.692 ; 3.692 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 3.566 ; 3.566 ; 3.566 ; 3.566 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 3.684 ; 3.684 ; 3.684 ; 3.684 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 5.504 ;       ;       ; 5.504 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 3.473 ; 3.473 ; 3.473 ; 3.473 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.676 ; 4.676 ; 4.676 ; 4.676 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 3.461 ; 3.461 ; 3.461 ; 3.461 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 3.666 ; 3.666 ; 3.666 ; 3.666 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 4.745 ; 4.745 ; 4.745 ; 4.745 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 3.539 ; 3.539 ; 3.539 ; 3.539 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 3.563 ; 3.563 ; 3.563 ; 3.563 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.628 ; 3.628 ; 3.628 ; 3.628 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.750 ; 3.750 ; 3.750 ; 3.750 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.556 ; 3.556 ; 3.556 ; 3.556 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 3.663 ; 3.663 ; 3.663 ; 3.663 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 3.461 ;       ;       ; 3.461 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 3.281 ;       ;       ; 3.281 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 3.632 ; 3.632 ; 3.632 ; 3.632 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 4.001 ; 4.001 ; 4.001 ; 4.001 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 4.540 ; 4.540 ; 4.540 ; 4.540 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 3.327 ; 3.327 ; 3.327 ; 3.327 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 3.678 ; 3.678 ; 3.678 ; 3.678 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 3.939 ; 3.939 ; 3.939 ; 3.939 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 4.179 ; 4.179 ; 4.179 ; 4.179 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 4.130 ; 4.130 ; 4.130 ; 4.130 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 3.775 ; 3.775 ; 3.775 ; 3.775 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 3.649 ; 3.649 ; 3.649 ; 3.649 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 3.767 ; 3.767 ; 3.767 ; 3.767 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 5.587 ;       ;       ; 5.587 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 3.556 ; 3.556 ; 3.556 ; 3.556 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.759 ; 4.759 ; 4.759 ; 4.759 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 3.544 ; 3.544 ; 3.544 ; 3.544 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 3.749 ; 3.749 ; 3.749 ; 3.749 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 4.828 ; 4.828 ; 4.828 ; 4.828 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 3.622 ; 3.622 ; 3.622 ; 3.622 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 3.646 ; 3.646 ; 3.646 ; 3.646 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.711 ; 3.711 ; 3.711 ; 3.711 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.833 ; 3.833 ; 3.833 ; 3.833 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.639 ; 3.639 ; 3.639 ; 3.639 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 3.746 ; 3.746 ; 3.746 ; 3.746 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 3.544 ;       ;       ; 3.544 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 3.364 ;       ;       ; 3.364 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 4.084 ; 4.084 ; 4.084 ; 4.084 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 4.623 ; 4.623 ; 4.623 ; 4.623 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 3.410 ; 3.410 ; 3.410 ; 3.410 ;
; not_reset           ; HLT_indicator        ; 5.977 ; 5.977 ; 5.977 ; 5.977 ;
; not_reset           ; mem_addr_bus_out[0]  ; 5.947 ; 6.238 ; 6.238 ; 5.947 ;
; not_reset           ; mem_addr_bus_out[1]  ; 6.003 ; 6.478 ; 6.478 ; 6.003 ;
; not_reset           ; mem_addr_bus_out[2]  ; 6.240 ; 6.429 ; 6.429 ; 6.240 ;
; not_reset           ; mem_addr_bus_out[3]  ; 6.074 ; 6.074 ; 6.074 ; 6.074 ;
; not_reset           ; mem_addr_bus_out[4]  ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; not_reset           ; mem_addr_bus_out[5]  ; 6.066 ; 6.066 ; 6.066 ; 6.066 ;
; not_reset           ; mem_addr_bus_out[6]  ; 7.886 ;       ;       ; 7.886 ;
; not_reset           ; mem_addr_bus_out[7]  ; 5.855 ; 5.855 ; 5.855 ; 5.855 ;
; not_reset           ; mem_addr_bus_out[8]  ; 7.058 ; 7.058 ; 7.058 ; 7.058 ;
; not_reset           ; mem_addr_bus_out[9]  ; 5.843 ; 5.843 ; 5.843 ; 5.843 ;
; not_reset           ; mem_addr_bus_out[10] ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; not_reset           ; mem_addr_bus_out[11] ; 7.127 ; 7.127 ; 7.127 ; 7.127 ;
; not_reset           ; mem_data_bus_out[0]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; not_reset           ; mem_data_bus_out[1]  ; 5.945 ; 5.945 ; 5.945 ; 5.945 ;
; not_reset           ; mem_data_bus_out[2]  ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; not_reset           ; mem_data_bus_out[3]  ; 6.132 ; 6.132 ; 6.132 ; 6.132 ;
; not_reset           ; mem_data_bus_out[4]  ; 5.938 ; 5.938 ; 5.938 ; 5.938 ;
; not_reset           ; mem_data_bus_out[5]  ; 6.045 ; 6.045 ; 6.045 ; 6.045 ;
; not_reset           ; mem_data_bus_out[6]  ; 5.843 ;       ;       ; 5.843 ;
; not_reset           ; mem_data_bus_out[7]  ; 5.663 ;       ;       ; 5.663 ;
; not_reset           ; mem_data_bus_out[8]  ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; not_reset           ; mem_data_bus_out[9]  ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; not_reset           ; mem_data_bus_out[10] ; 6.922 ; 6.922 ; 6.922 ; 6.922 ;
; not_reset           ; mem_data_bus_out[11] ; 5.709 ; 5.709 ; 5.709 ; 5.709 ;
+---------------------+----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+---------+---------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack ; -24.158 ; -8.748  ; -24.333  ; -9.430  ; -9.274              ;
;  ASSERT_CONTROL  ; -24.158 ; -8.748  ; -24.333  ; -9.430  ; -9.274              ;
; Design-wide TNS  ; -64.633 ; -28.182 ; -265.675 ; -54.197 ; -1040.893           ;
;  ASSERT_CONTROL  ; -64.633 ; -28.182 ; -265.675 ; -54.197 ; -1040.893           ;
+------------------+---------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 9.811  ; 9.811  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 9.669  ; 9.669  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 13.608 ; 13.608 ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 14.222 ; 14.222 ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 13.954 ; 13.954 ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 12.220 ; 12.220 ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 11.967 ; 11.967 ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 9.663  ; 9.663  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; -0.687 ; -0.687 ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 2.835  ; 2.835  ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 15.299 ; 15.299 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 14.388 ; 14.388 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 13.923 ; 13.923 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 14.388 ; 14.388 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 13.944 ; 13.944 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 14.222 ; 14.222 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 13.944 ; 13.944 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 14.300 ; 14.300 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 13.757 ; 13.757 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 13.907 ; 13.907 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 14.042 ; 14.042 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 14.031 ; 14.031 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 9.469  ; 9.469  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 9.625  ; 9.625  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 15.572 ; 15.572 ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 11.041 ; 11.041 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 10.899 ; 10.899 ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 14.838 ; 14.838 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 15.452 ; 15.452 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 15.184 ; 15.184 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 13.450 ; 13.450 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 13.197 ; 13.197 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 10.893 ; 10.893 ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.915  ; 1.915  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; 6.447  ; 6.447  ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 16.529 ; 16.529 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 15.618 ; 15.618 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 15.153 ; 15.153 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 15.618 ; 15.618 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 15.174 ; 15.174 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 15.452 ; 15.452 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 15.174 ; 15.174 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 15.530 ; 15.530 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 14.987 ; 14.987 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 15.137 ; 15.137 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 15.272 ; 15.272 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 15.261 ; 15.261 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 10.699 ; 10.699 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 10.855 ; 10.855 ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 16.802 ; 16.802 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+----------------------+----------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 8.088  ; 8.088  ; Rise       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 7.440  ; 7.440  ; Rise       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; 2.640  ; 2.640  ; Rise       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; 2.033  ; 2.033  ; Rise       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; 2.291  ; 2.291  ; Rise       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; 7.053  ; 7.053  ; Rise       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; 7.190  ; 7.190  ; Rise       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 8.572  ; 8.572  ; Rise       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 2.854  ; 2.854  ; Rise       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.281 ; -1.281 ; Rise       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; 2.892  ; 2.892  ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; 6.775  ; 6.775  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; 2.321  ; 2.321  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; 1.856  ; 1.856  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; 2.300  ; 2.300  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; 2.022  ; 2.022  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; 2.300  ; 2.300  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; 1.944  ; 1.944  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; 2.487  ; 2.487  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; 2.337  ; 2.337  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; 2.202  ; 2.202  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; 2.213  ; 2.213  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; 6.775  ; 6.775  ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; 6.619  ; 6.619  ; Rise       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; 3.642  ; 3.642  ; Rise       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL       ; ASSERT_CONTROL ; 1.639  ; 1.639  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE            ; ASSERT_CONTROL ; 1.001  ; 1.001  ; Fall       ; ASSERT_CONTROL  ;
; FP_ADDR_LOAD         ; ASSERT_CONTROL ; -2.272 ; -2.272 ; Fall       ; ASSERT_CONTROL  ;
; FP_DEPOSIT           ; ASSERT_CONTROL ; -2.489 ; -2.489 ; Fall       ; ASSERT_CONTROL  ;
; FP_EXAMINE           ; ASSERT_CONTROL ; -2.407 ; -2.407 ; Fall       ; ASSERT_CONTROL  ;
; IRQ                  ; ASSERT_CONTROL ; -0.358 ; -0.358 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON               ; ASSERT_CONTROL ; -0.285 ; -0.285 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE           ; ASSERT_CONTROL ; 0.342  ; 0.342  ; Fall       ; ASSERT_CONTROL  ;
; START                ; ASSERT_CONTROL ; 1.500  ; 1.500  ; Fall       ; ASSERT_CONTROL  ;
; STEP                 ; ASSERT_CONTROL ; -1.815 ; -1.815 ; Fall       ; ASSERT_CONTROL  ;
; clk_in               ; ASSERT_CONTROL ; -2.300 ; -2.300 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_in[*]   ; ASSERT_CONTROL ; -0.041 ; -0.041 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[0]  ; ASSERT_CONTROL ; -2.398 ; -2.398 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[1]  ; ASSERT_CONTROL ; -2.587 ; -2.587 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[2]  ; ASSERT_CONTROL ; -2.392 ; -2.392 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[3]  ; ASSERT_CONTROL ; -2.499 ; -2.499 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[4]  ; ASSERT_CONTROL ; -2.405 ; -2.405 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[5]  ; ASSERT_CONTROL ; -2.535 ; -2.535 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[6]  ; ASSERT_CONTROL ; -2.332 ; -2.332 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[7]  ; ASSERT_CONTROL ; -2.382 ; -2.382 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[8]  ; ASSERT_CONTROL ; -2.468 ; -2.468 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[9]  ; ASSERT_CONTROL ; -2.470 ; -2.470 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[10] ; ASSERT_CONTROL ; -0.041 ; -0.041 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_in[11] ; ASSERT_CONTROL ; -0.124 ; -0.124 ; Fall       ; ASSERT_CONTROL  ;
; not_reset            ; ASSERT_CONTROL ; -2.038 ; -2.038 ; Fall       ; ASSERT_CONTROL  ;
+----------------------+----------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+--------+--------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 25.370 ; 25.370 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 11.583 ; 11.583 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 29.086 ; 29.086 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 28.473 ; 28.473 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 29.086 ; 29.086 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 28.279 ; 28.279 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 23.050 ; 23.050 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 22.703 ; 22.703 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 22.840 ; 22.840 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 27.923 ; 27.923 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 22.410 ; 22.410 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 25.422 ; 25.422 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 22.473 ; 22.473 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 22.939 ; 22.939 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 26.424 ; 26.424 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 25.459 ; 25.459 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 22.420 ; 22.420 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 22.449 ; 22.449 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 22.707 ; 22.707 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 23.235 ; 23.235 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 22.484 ; 22.484 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 22.933 ; 22.933 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 22.453 ; 22.453 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 21.894 ; 21.894 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 22.691 ; 22.691 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 24.130 ; 24.130 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 25.459 ; 25.459 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 21.832 ; 21.832 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 20.375 ; 20.375 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 10.229 ; 10.229 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 24.091 ; 24.091 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 23.478 ; 23.478 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 24.091 ; 24.091 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 23.284 ; 23.284 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 18.055 ; 18.055 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 17.708 ; 17.708 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 17.845 ; 17.845 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 22.928 ; 22.928 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 17.415 ; 17.415 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 20.427 ; 20.427 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 17.478 ; 17.478 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 17.944 ; 17.944 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 21.429 ; 21.429 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 20.464 ; 20.464 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 17.425 ; 17.425 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 17.454 ; 17.454 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 17.712 ; 17.712 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 18.240 ; 18.240 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 17.489 ; 17.489 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 17.938 ; 17.938 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 17.458 ; 17.458 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 16.899 ; 16.899 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 17.696 ; 17.696 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 19.135 ; 19.135 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 20.464 ; 20.464 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 16.837 ; 16.837 ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+----------------+-------+-------+------------+-----------------+
; HLT_indicator         ; ASSERT_CONTROL ; 3.367 ; 3.367 ; Rise       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 4.672 ; 4.672 ; Rise       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 3.863 ; 3.863 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.103 ; 4.103 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 4.054 ; 4.054 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 3.699 ; 3.699 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.573 ; 3.573 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 3.691 ; 3.691 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 5.511 ; 5.511 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.480 ; 3.480 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.683 ; 4.683 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.673 ; 3.673 ; Rise       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 4.752 ; 4.752 ; Rise       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.288 ; 3.288 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 3.546 ; 3.546 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.570 ; 3.570 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.635 ; 3.635 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.757 ; 3.757 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.563 ; 3.563 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.670 ; 3.670 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.288 ; 3.288 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.639 ; 3.639 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 4.008 ; 4.008 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 4.547 ; 4.547 ; Rise       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.334 ; 3.334 ; Rise       ; ASSERT_CONTROL  ;
; HLT_indicator         ; ASSERT_CONTROL ; 3.367 ; 3.367 ; Fall       ; ASSERT_CONTROL  ;
; RUN_indicator         ; ASSERT_CONTROL ; 3.373 ; 3.373 ; Fall       ; ASSERT_CONTROL  ;
; mem_addr_bus_out[*]   ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[0]  ; ASSERT_CONTROL ; 3.863 ; 3.863 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[1]  ; ASSERT_CONTROL ; 4.103 ; 4.103 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[2]  ; ASSERT_CONTROL ; 4.054 ; 4.054 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[3]  ; ASSERT_CONTROL ; 3.699 ; 3.699 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[4]  ; ASSERT_CONTROL ; 3.573 ; 3.573 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[5]  ; ASSERT_CONTROL ; 3.691 ; 3.691 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[6]  ; ASSERT_CONTROL ; 5.511 ; 5.511 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[7]  ; ASSERT_CONTROL ; 3.480 ; 3.480 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[8]  ; ASSERT_CONTROL ; 4.683 ; 4.683 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[9]  ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[10] ; ASSERT_CONTROL ; 3.673 ; 3.673 ; Fall       ; ASSERT_CONTROL  ;
;  mem_addr_bus_out[11] ; ASSERT_CONTROL ; 4.752 ; 4.752 ; Fall       ; ASSERT_CONTROL  ;
; mem_data_bus_out[*]   ; ASSERT_CONTROL ; 3.288 ; 3.288 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[0]  ; ASSERT_CONTROL ; 3.546 ; 3.546 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[1]  ; ASSERT_CONTROL ; 3.570 ; 3.570 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[2]  ; ASSERT_CONTROL ; 3.635 ; 3.635 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[3]  ; ASSERT_CONTROL ; 3.757 ; 3.757 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[4]  ; ASSERT_CONTROL ; 3.563 ; 3.563 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[5]  ; ASSERT_CONTROL ; 3.670 ; 3.670 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[6]  ; ASSERT_CONTROL ; 3.468 ; 3.468 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[7]  ; ASSERT_CONTROL ; 3.288 ; 3.288 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[8]  ; ASSERT_CONTROL ; 3.639 ; 3.639 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[9]  ; ASSERT_CONTROL ; 4.008 ; 4.008 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[10] ; ASSERT_CONTROL ; 4.547 ; 4.547 ; Fall       ; ASSERT_CONTROL  ;
;  mem_data_bus_out[11] ; ASSERT_CONTROL ; 3.334 ; 3.334 ; Fall       ; ASSERT_CONTROL  ;
+-----------------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Progagation Delay                                                              ;
+---------------------+----------------------+--------+--------+--------+--------+
; Input Port          ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+---------------------+----------------------+--------+--------+--------+--------+
; END_STATE           ; HLT_indicator        ; 11.611 ; 10.271 ; 10.271 ; 11.611 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 14.714 ; 9.844  ; 9.844  ; 14.714 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 15.327 ; 13.848 ; 13.848 ; 15.327 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 14.520 ; 14.520 ; 14.520 ; 14.520 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 9.291  ; 9.291  ; 9.291  ; 9.291  ;
; END_STATE           ; mem_addr_bus_out[4]  ; 8.944  ; 8.944  ; 8.944  ; 8.944  ;
; END_STATE           ; mem_addr_bus_out[5]  ; 9.081  ; 9.081  ; 9.081  ; 9.081  ;
; END_STATE           ; mem_addr_bus_out[6]  ; 14.164 ;        ;        ; 14.164 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 8.651  ; 8.651  ; 8.651  ; 8.651  ;
; END_STATE           ; mem_addr_bus_out[8]  ; 11.663 ; 11.663 ; 11.663 ; 11.663 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 8.714  ; 8.714  ; 8.714  ; 8.714  ;
; END_STATE           ; mem_addr_bus_out[10] ; 9.180  ; 9.180  ; 9.180  ; 9.180  ;
; END_STATE           ; mem_addr_bus_out[11] ; 12.665 ; 12.665 ; 12.665 ; 12.665 ;
; END_STATE           ; mem_data_bus_out[0]  ; 8.661  ; 8.661  ; 8.661  ; 8.661  ;
; END_STATE           ; mem_data_bus_out[1]  ; 8.690  ; 8.690  ; 8.690  ; 8.690  ;
; END_STATE           ; mem_data_bus_out[2]  ; 8.948  ; 8.948  ; 8.948  ; 8.948  ;
; END_STATE           ; mem_data_bus_out[3]  ; 9.476  ; 9.476  ; 9.476  ; 9.476  ;
; END_STATE           ; mem_data_bus_out[4]  ; 8.725  ; 8.725  ; 8.725  ; 8.725  ;
; END_STATE           ; mem_data_bus_out[5]  ; 9.174  ; 9.174  ; 9.174  ; 9.174  ;
; END_STATE           ; mem_data_bus_out[6]  ; 8.694  ;        ;        ; 8.694  ;
; END_STATE           ; mem_data_bus_out[7]  ; 8.135  ;        ;        ; 8.135  ;
; END_STATE           ; mem_data_bus_out[8]  ; 8.932  ; 8.932  ; 8.932  ; 8.932  ;
; END_STATE           ; mem_data_bus_out[9]  ; 10.371 ; 10.371 ; 10.371 ; 10.371 ;
; END_STATE           ; mem_data_bus_out[10] ; 11.700 ; 11.700 ; 11.700 ; 11.700 ;
; END_STATE           ; mem_data_bus_out[11] ; 8.073  ; 8.073  ; 8.073  ; 8.073  ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 15.550 ; 14.210 ; 14.210 ; 15.550 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 18.653 ; 13.783 ; 13.783 ; 18.653 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 19.266 ; 17.787 ; 17.787 ; 19.266 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 18.459 ; 18.459 ; 18.459 ; 18.459 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 13.230 ; 13.230 ; 13.230 ; 13.230 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 12.883 ; 12.883 ; 12.883 ; 12.883 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 13.020 ; 13.020 ; 13.020 ; 13.020 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 18.103 ;        ;        ; 18.103 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 12.590 ; 12.590 ; 12.590 ; 12.590 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 15.602 ; 15.602 ; 15.602 ; 15.602 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 12.653 ; 12.653 ; 12.653 ; 12.653 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 13.119 ; 13.119 ; 13.119 ; 13.119 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 16.604 ; 16.604 ; 16.604 ; 16.604 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 12.600 ; 12.600 ; 12.600 ; 12.600 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 12.629 ; 12.629 ; 12.629 ; 12.629 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 12.887 ; 12.887 ; 12.887 ; 12.887 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 13.415 ; 13.415 ; 13.415 ; 13.415 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 12.664 ; 12.664 ; 12.664 ; 12.664 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 13.113 ; 13.113 ; 13.113 ; 13.113 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 12.633 ;        ;        ; 12.633 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 12.074 ;        ;        ; 12.074 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 12.871 ; 12.871 ; 12.871 ; 12.871 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 14.310 ; 14.310 ; 14.310 ; 14.310 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 15.639 ; 15.639 ; 15.639 ; 15.639 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
; FP_DEPOSIT          ; HLT_indicator        ; 16.164 ; 14.824 ; 14.824 ; 16.164 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 19.267 ; 14.397 ; 14.397 ; 19.267 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 19.880 ; 18.401 ; 18.401 ; 19.880 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 19.073 ; 19.073 ; 19.073 ; 19.073 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 13.844 ; 13.844 ; 13.844 ; 13.844 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 13.497 ; 13.497 ; 13.497 ; 13.497 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 13.634 ; 13.634 ; 13.634 ; 13.634 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 18.717 ;        ;        ; 18.717 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 13.204 ; 13.204 ; 13.204 ; 13.204 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 16.216 ; 16.216 ; 16.216 ; 16.216 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 13.733 ; 13.733 ; 13.733 ; 13.733 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 17.218 ; 17.218 ; 17.218 ; 17.218 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 13.214 ; 13.214 ; 13.214 ; 13.214 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 13.243 ; 13.243 ; 13.243 ; 13.243 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 13.501 ; 13.501 ; 13.501 ; 13.501 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 14.029 ; 14.029 ; 14.029 ; 14.029 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 13.278 ; 13.278 ; 13.278 ; 13.278 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 13.727 ; 13.727 ; 13.727 ; 13.727 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 13.247 ;        ;        ; 13.247 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 12.688 ;        ;        ; 12.688 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 13.485 ; 13.485 ; 13.485 ; 13.485 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 14.924 ; 14.924 ; 14.924 ; 14.924 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 16.253 ; 16.253 ; 16.253 ; 16.253 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 12.626 ; 12.626 ; 12.626 ; 12.626 ;
; FP_EXAMINE          ; HLT_indicator        ; 15.896 ; 14.556 ; 14.556 ; 15.896 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 18.999 ; 14.129 ; 14.129 ; 18.999 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 19.612 ; 18.133 ; 18.133 ; 19.612 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 18.805 ; 18.805 ; 18.805 ; 18.805 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 13.576 ; 13.576 ; 13.576 ; 13.576 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 13.229 ; 13.229 ; 13.229 ; 13.229 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 13.366 ; 13.366 ; 13.366 ; 13.366 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 18.449 ;        ;        ; 18.449 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 12.936 ; 12.936 ; 12.936 ; 12.936 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 15.948 ; 15.948 ; 15.948 ; 15.948 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 12.999 ; 12.999 ; 12.999 ; 12.999 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 13.465 ; 13.465 ; 13.465 ; 13.465 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 16.950 ; 16.950 ; 16.950 ; 16.950 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 12.946 ; 12.946 ; 12.946 ; 12.946 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 12.975 ; 12.975 ; 12.975 ; 12.975 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 13.233 ; 13.233 ; 13.233 ; 13.233 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 13.761 ; 13.761 ; 13.761 ; 13.761 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 13.010 ; 13.010 ; 13.010 ; 13.010 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 13.459 ; 13.459 ; 13.459 ; 13.459 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 12.979 ;        ;        ; 12.979 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 12.420 ;        ;        ; 12.420 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 13.217 ; 13.217 ; 13.217 ; 13.217 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 14.656 ; 14.656 ; 14.656 ; 14.656 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 15.985 ; 15.985 ; 15.985 ; 15.985 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 12.358 ; 12.358 ; 12.358 ; 12.358 ;
; IRQ                 ; HLT_indicator        ; 14.162 ; 12.822 ; 12.822 ; 14.162 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 17.262 ; 12.453 ; 12.453 ; 17.262 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 17.875 ; 16.399 ; 16.399 ; 17.875 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 17.071 ; 17.071 ; 17.071 ; 17.071 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 11.842 ; 11.842 ; 11.842 ; 11.842 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 11.495 ; 11.495 ; 11.495 ; 11.495 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 11.632 ; 11.632 ; 11.632 ; 11.632 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 16.715 ;        ;        ; 16.715 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 11.202 ; 11.202 ; 11.202 ; 11.202 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 14.214 ; 14.214 ; 14.214 ; 14.214 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 11.265 ; 11.265 ; 11.265 ; 11.265 ;
; IRQ                 ; mem_addr_bus_out[10] ; 11.731 ; 11.731 ; 11.731 ; 11.731 ;
; IRQ                 ; mem_addr_bus_out[11] ; 15.216 ; 15.216 ; 15.216 ; 15.216 ;
; IRQ                 ; mem_data_bus_out[0]  ; 11.212 ; 11.212 ; 11.212 ; 11.212 ;
; IRQ                 ; mem_data_bus_out[1]  ; 11.241 ; 11.241 ; 11.241 ; 11.241 ;
; IRQ                 ; mem_data_bus_out[2]  ; 11.499 ; 11.499 ; 11.499 ; 11.499 ;
; IRQ                 ; mem_data_bus_out[3]  ; 12.027 ; 12.027 ; 12.027 ; 12.027 ;
; IRQ                 ; mem_data_bus_out[4]  ; 11.276 ; 11.276 ; 11.276 ; 11.276 ;
; IRQ                 ; mem_data_bus_out[5]  ; 11.725 ; 11.725 ; 11.725 ; 11.725 ;
; IRQ                 ; mem_data_bus_out[6]  ; 11.245 ;        ;        ; 11.245 ;
; IRQ                 ; mem_data_bus_out[7]  ; 10.686 ;        ;        ; 10.686 ;
; IRQ                 ; mem_data_bus_out[8]  ; 11.483 ; 11.483 ; 11.483 ; 11.483 ;
; IRQ                 ; mem_data_bus_out[9]  ; 12.922 ; 12.922 ; 12.922 ; 12.922 ;
; IRQ                 ; mem_data_bus_out[10] ; 14.251 ; 14.251 ; 14.251 ; 14.251 ;
; IRQ                 ; mem_data_bus_out[11] ; 10.624 ; 10.624 ; 10.624 ; 10.624 ;
; IRQ_ON              ; HLT_indicator        ; 13.909 ; 12.569 ; 12.569 ; 13.909 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 17.009 ; 12.200 ; 12.200 ; 17.009 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 17.622 ; 16.146 ; 16.146 ; 17.622 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 16.818 ; 16.818 ; 16.818 ; 16.818 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 11.589 ; 11.589 ; 11.589 ; 11.589 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 11.242 ; 11.242 ; 11.242 ; 11.242 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 11.379 ; 11.379 ; 11.379 ; 11.379 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 16.462 ;        ;        ; 16.462 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 10.949 ; 10.949 ; 10.949 ; 10.949 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 13.961 ; 13.961 ; 13.961 ; 13.961 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 11.012 ; 11.012 ; 11.012 ; 11.012 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 11.478 ; 11.478 ; 11.478 ; 11.478 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 14.963 ; 14.963 ; 14.963 ; 14.963 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 10.959 ; 10.959 ; 10.959 ; 10.959 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 10.988 ; 10.988 ; 10.988 ; 10.988 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 11.246 ; 11.246 ; 11.246 ; 11.246 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 11.774 ; 11.774 ; 11.774 ; 11.774 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 11.023 ; 11.023 ; 11.023 ; 11.023 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 11.472 ; 11.472 ; 11.472 ; 11.472 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 10.992 ;        ;        ; 10.992 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 10.433 ;        ;        ; 10.433 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 11.230 ; 11.230 ; 11.230 ; 11.230 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 12.669 ; 12.669 ; 12.669 ; 12.669 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 13.998 ; 13.998 ; 13.998 ; 13.998 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 10.371 ; 10.371 ; 10.371 ; 10.371 ;
; NEXT_STATE          ; HLT_indicator        ; 11.605 ; 10.265 ; 10.265 ; 11.605 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 14.708 ; 9.838  ; 9.838  ; 14.708 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 15.321 ; 13.842 ; 13.842 ; 15.321 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 14.514 ; 14.514 ; 14.514 ; 14.514 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 9.285  ; 9.285  ; 9.285  ; 9.285  ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 8.938  ; 8.938  ; 8.938  ; 8.938  ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 9.075  ; 9.075  ; 9.075  ; 9.075  ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 14.158 ;        ;        ; 14.158 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 8.645  ; 8.645  ; 8.645  ; 8.645  ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 11.657 ; 11.657 ; 11.657 ; 11.657 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 8.708  ; 8.708  ; 8.708  ; 8.708  ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 9.174  ; 9.174  ; 9.174  ; 9.174  ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 12.659 ; 12.659 ; 12.659 ; 12.659 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 8.655  ; 8.655  ; 8.655  ; 8.655  ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 8.684  ; 8.684  ; 8.684  ; 8.684  ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 8.942  ; 8.942  ; 8.942  ; 8.942  ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 9.470  ; 9.470  ; 9.470  ; 9.470  ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 8.719  ; 8.719  ; 8.719  ; 8.719  ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 9.168  ; 9.168  ; 9.168  ; 9.168  ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 8.688  ;        ;        ; 8.688  ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 8.129  ;        ;        ; 8.129  ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 8.926  ; 8.926  ; 8.926  ; 8.926  ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 10.365 ; 10.365 ; 10.365 ; 10.365 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 11.694 ; 11.694 ; 11.694 ; 11.694 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 8.067  ; 8.067  ; 8.067  ; 8.067  ;
; clk_in              ; HLT_indicator        ; 17.241 ; 15.901 ; 15.901 ; 17.241 ;
; clk_in              ; mem_addr_bus_out[0]  ; 20.344 ; 15.474 ; 15.474 ; 20.344 ;
; clk_in              ; mem_addr_bus_out[1]  ; 20.957 ; 19.478 ; 19.478 ; 20.957 ;
; clk_in              ; mem_addr_bus_out[2]  ; 20.150 ; 20.150 ; 20.150 ; 20.150 ;
; clk_in              ; mem_addr_bus_out[3]  ; 14.921 ; 14.921 ; 14.921 ; 14.921 ;
; clk_in              ; mem_addr_bus_out[4]  ; 14.574 ; 14.574 ; 14.574 ; 14.574 ;
; clk_in              ; mem_addr_bus_out[5]  ; 14.711 ; 14.711 ; 14.711 ; 14.711 ;
; clk_in              ; mem_addr_bus_out[6]  ; 19.794 ; 12.239 ; 12.239 ; 19.794 ;
; clk_in              ; mem_addr_bus_out[7]  ; 14.281 ; 14.281 ; 14.281 ; 14.281 ;
; clk_in              ; mem_addr_bus_out[8]  ; 17.293 ; 17.293 ; 17.293 ; 17.293 ;
; clk_in              ; mem_addr_bus_out[9]  ; 14.344 ; 14.344 ; 14.344 ; 14.344 ;
; clk_in              ; mem_addr_bus_out[10] ; 14.810 ; 14.810 ; 14.810 ; 14.810 ;
; clk_in              ; mem_addr_bus_out[11] ; 18.295 ; 18.295 ; 18.295 ; 18.295 ;
; clk_in              ; mem_data_bus_out[0]  ; 14.291 ; 14.291 ; 14.291 ; 14.291 ;
; clk_in              ; mem_data_bus_out[1]  ; 14.320 ; 14.320 ; 14.320 ; 14.320 ;
; clk_in              ; mem_data_bus_out[2]  ; 14.578 ; 14.578 ; 14.578 ; 14.578 ;
; clk_in              ; mem_data_bus_out[3]  ; 15.106 ; 15.106 ; 15.106 ; 15.106 ;
; clk_in              ; mem_data_bus_out[4]  ; 14.355 ; 14.355 ; 14.355 ; 14.355 ;
; clk_in              ; mem_data_bus_out[5]  ; 14.804 ; 14.804 ; 14.804 ; 14.804 ;
; clk_in              ; mem_data_bus_out[6]  ; 14.324 ; 12.096 ; 12.096 ; 14.324 ;
; clk_in              ; mem_data_bus_out[7]  ; 13.765 ; 12.202 ; 12.202 ; 13.765 ;
; clk_in              ; mem_data_bus_out[8]  ; 14.562 ; 14.562 ; 14.562 ; 14.562 ;
; clk_in              ; mem_data_bus_out[9]  ; 16.001 ; 16.001 ; 16.001 ; 16.001 ;
; clk_in              ; mem_data_bus_out[10] ; 17.330 ; 17.330 ; 17.330 ; 17.330 ;
; clk_in              ; mem_data_bus_out[11] ; 13.703 ; 13.703 ; 13.703 ; 13.703 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 15.865 ; 14.525 ; 14.525 ; 15.865 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 18.968 ; 14.098 ; 14.098 ; 18.968 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 19.581 ; 18.102 ; 18.102 ; 19.581 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 18.774 ; 18.774 ; 18.774 ; 18.774 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 13.545 ; 13.545 ; 13.545 ; 13.545 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 13.198 ; 13.198 ; 13.198 ; 13.198 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 13.335 ; 13.335 ; 13.335 ; 13.335 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 18.418 ;        ;        ; 18.418 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 12.905 ; 12.905 ; 12.905 ; 12.905 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 15.917 ; 15.917 ; 15.917 ; 15.917 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 12.968 ; 12.968 ; 12.968 ; 12.968 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 13.434 ; 13.434 ; 13.434 ; 13.434 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 16.919 ; 16.919 ; 16.919 ; 16.919 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 12.915 ; 12.915 ; 12.915 ; 12.915 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 12.944 ; 12.944 ; 12.944 ; 12.944 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 13.202 ; 13.202 ; 13.202 ; 13.202 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 13.730 ; 13.730 ; 13.730 ; 13.730 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 12.979 ; 12.979 ; 12.979 ; 12.979 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 13.428 ; 13.428 ; 13.428 ; 13.428 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 12.948 ;        ;        ; 12.948 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 12.389 ;        ;        ; 12.389 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 13.186 ; 13.186 ; 13.186 ; 13.186 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 14.625 ; 14.625 ; 14.625 ; 14.625 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 15.954 ; 15.954 ; 15.954 ; 15.954 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 12.327 ; 12.327 ; 12.327 ; 12.327 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 16.330 ; 14.990 ; 14.990 ; 16.330 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 19.433 ; 14.563 ; 14.563 ; 19.433 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 20.046 ; 18.567 ; 18.567 ; 20.046 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 19.239 ; 19.239 ; 19.239 ; 19.239 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 14.010 ; 14.010 ; 14.010 ; 14.010 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 13.663 ; 13.663 ; 13.663 ; 13.663 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 13.800 ; 13.800 ; 13.800 ; 13.800 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 18.883 ;        ;        ; 18.883 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 13.370 ; 13.370 ; 13.370 ; 13.370 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 16.382 ; 16.382 ; 16.382 ; 16.382 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 13.433 ; 13.433 ; 13.433 ; 13.433 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 13.899 ; 13.899 ; 13.899 ; 13.899 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 17.384 ; 17.384 ; 17.384 ; 17.384 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 13.380 ; 13.380 ; 13.380 ; 13.380 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 13.409 ; 13.409 ; 13.409 ; 13.409 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 13.667 ; 13.667 ; 13.667 ; 13.667 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 14.195 ; 14.195 ; 14.195 ; 14.195 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 13.444 ; 13.444 ; 13.444 ; 13.444 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 13.893 ; 13.893 ; 13.893 ; 13.893 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 13.413 ;        ;        ; 13.413 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 12.854 ;        ;        ; 12.854 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 13.651 ; 13.651 ; 13.651 ; 13.651 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 15.090 ; 15.090 ; 15.090 ; 15.090 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 16.419 ; 16.419 ; 16.419 ; 16.419 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 12.792 ; 12.792 ; 12.792 ; 12.792 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 15.886 ; 14.546 ; 14.546 ; 15.886 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 18.989 ; 14.119 ; 14.119 ; 18.989 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 19.602 ; 18.123 ; 18.123 ; 19.602 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 18.795 ; 18.795 ; 18.795 ; 18.795 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 13.566 ; 13.566 ; 13.566 ; 13.566 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 13.219 ; 13.219 ; 13.219 ; 13.219 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 18.439 ;        ;        ; 18.439 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 12.926 ; 12.926 ; 12.926 ; 12.926 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 13.455 ; 13.455 ; 13.455 ; 13.455 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 16.940 ; 16.940 ; 16.940 ; 16.940 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 12.936 ; 12.936 ; 12.936 ; 12.936 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 13.751 ; 13.751 ; 13.751 ; 13.751 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 13.449 ; 13.449 ; 13.449 ; 13.449 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 12.969 ;        ;        ; 12.969 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 12.410 ;        ;        ; 12.410 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 13.207 ; 13.207 ; 13.207 ; 13.207 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 14.646 ; 14.646 ; 14.646 ; 14.646 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 15.975 ; 15.975 ; 15.975 ; 15.975 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 16.164 ; 14.824 ; 14.824 ; 16.164 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 19.267 ; 14.397 ; 14.397 ; 19.267 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 19.880 ; 18.401 ; 18.401 ; 19.880 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 19.073 ; 19.073 ; 19.073 ; 19.073 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 13.844 ; 13.844 ; 13.844 ; 13.844 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 13.497 ; 13.497 ; 13.497 ; 13.497 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 13.634 ; 13.634 ; 13.634 ; 13.634 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 18.717 ;        ;        ; 18.717 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 13.204 ; 13.204 ; 13.204 ; 13.204 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 16.216 ; 16.216 ; 16.216 ; 16.216 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 13.267 ; 13.267 ; 13.267 ; 13.267 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 13.733 ; 13.733 ; 13.733 ; 13.733 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 17.218 ; 17.218 ; 17.218 ; 17.218 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 13.214 ; 13.214 ; 13.214 ; 13.214 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 13.243 ; 13.243 ; 13.243 ; 13.243 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 13.501 ; 13.501 ; 13.501 ; 13.501 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 14.029 ; 14.029 ; 14.029 ; 14.029 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 13.278 ; 13.278 ; 13.278 ; 13.278 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 13.727 ; 13.727 ; 13.727 ; 13.727 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 13.247 ;        ;        ; 13.247 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 12.688 ;        ;        ; 12.688 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 13.485 ; 13.485 ; 13.485 ; 13.485 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 14.924 ; 14.924 ; 14.924 ; 14.924 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 16.253 ; 16.253 ; 16.253 ; 16.253 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 12.626 ; 12.626 ; 12.626 ; 12.626 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 15.886 ; 14.546 ; 14.546 ; 15.886 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 18.989 ; 14.119 ; 14.119 ; 18.989 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 19.602 ; 18.123 ; 18.123 ; 19.602 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 18.795 ; 18.795 ; 18.795 ; 18.795 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 13.566 ; 13.566 ; 13.566 ; 13.566 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 13.219 ; 13.219 ; 13.219 ; 13.219 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 18.439 ;        ;        ; 18.439 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 12.926 ; 12.926 ; 12.926 ; 12.926 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 12.989 ; 12.989 ; 12.989 ; 12.989 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 13.455 ; 13.455 ; 13.455 ; 13.455 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 16.940 ; 16.940 ; 16.940 ; 16.940 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 12.936 ; 12.936 ; 12.936 ; 12.936 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 12.965 ; 12.965 ; 12.965 ; 12.965 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 13.223 ; 13.223 ; 13.223 ; 13.223 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 13.751 ; 13.751 ; 13.751 ; 13.751 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 13.449 ; 13.449 ; 13.449 ; 13.449 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 12.969 ;        ;        ; 12.969 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 12.410 ;        ;        ; 12.410 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 13.207 ; 13.207 ; 13.207 ; 13.207 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 14.646 ; 14.646 ; 14.646 ; 14.646 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 15.975 ; 15.975 ; 15.975 ; 15.975 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 12.348 ; 12.348 ; 12.348 ; 12.348 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 16.242 ; 14.902 ; 14.902 ; 16.242 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 19.345 ; 14.475 ; 14.475 ; 19.345 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 19.958 ; 18.479 ; 18.479 ; 19.958 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 19.151 ; 19.151 ; 19.151 ; 19.151 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 13.922 ; 13.922 ; 13.922 ; 13.922 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 13.575 ; 13.575 ; 13.575 ; 13.575 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 13.712 ; 13.712 ; 13.712 ; 13.712 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 18.795 ;        ;        ; 18.795 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 13.282 ; 13.282 ; 13.282 ; 13.282 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 16.294 ; 16.294 ; 16.294 ; 16.294 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 13.345 ; 13.345 ; 13.345 ; 13.345 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 13.811 ; 13.811 ; 13.811 ; 13.811 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 17.296 ; 17.296 ; 17.296 ; 17.296 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 13.292 ; 13.292 ; 13.292 ; 13.292 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 13.321 ; 13.321 ; 13.321 ; 13.321 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 13.579 ; 13.579 ; 13.579 ; 13.579 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 14.107 ; 14.107 ; 14.107 ; 14.107 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 13.356 ; 13.356 ; 13.356 ; 13.356 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 13.805 ; 13.805 ; 13.805 ; 13.805 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 13.325 ;        ;        ; 13.325 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 12.766 ;        ;        ; 12.766 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 13.563 ; 13.563 ; 13.563 ; 13.563 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 15.002 ; 15.002 ; 15.002 ; 15.002 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 16.331 ; 16.331 ; 16.331 ; 16.331 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 12.704 ; 12.704 ; 12.704 ; 12.704 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 15.699 ; 14.359 ; 14.359 ; 15.699 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 18.802 ; 13.932 ; 13.932 ; 18.802 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 19.415 ; 17.936 ; 17.936 ; 19.415 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 18.608 ; 18.608 ; 18.608 ; 18.608 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 13.379 ; 13.379 ; 13.379 ; 13.379 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 13.032 ; 13.032 ; 13.032 ; 13.032 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 13.169 ; 13.169 ; 13.169 ; 13.169 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 18.252 ;        ;        ; 18.252 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 12.739 ; 12.739 ; 12.739 ; 12.739 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 15.751 ; 15.751 ; 15.751 ; 15.751 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 12.802 ; 12.802 ; 12.802 ; 12.802 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 13.268 ; 13.268 ; 13.268 ; 13.268 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 16.753 ; 16.753 ; 16.753 ; 16.753 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 12.749 ; 12.749 ; 12.749 ; 12.749 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 12.778 ; 12.778 ; 12.778 ; 12.778 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 13.036 ; 13.036 ; 13.036 ; 13.036 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 13.564 ; 13.564 ; 13.564 ; 13.564 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 12.813 ; 12.813 ; 12.813 ; 12.813 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 13.262 ; 13.262 ; 13.262 ; 13.262 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 12.782 ;        ;        ; 12.782 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 12.223 ;        ;        ; 12.223 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 13.020 ; 13.020 ; 13.020 ; 13.020 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 14.459 ; 14.459 ; 14.459 ; 14.459 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 15.788 ; 15.788 ; 15.788 ; 15.788 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 12.161 ; 12.161 ; 12.161 ; 12.161 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 15.849 ; 14.509 ; 14.509 ; 15.849 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 18.952 ; 14.082 ; 14.082 ; 18.952 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 19.565 ; 18.086 ; 18.086 ; 19.565 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 18.758 ; 18.758 ; 18.758 ; 18.758 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 13.529 ; 13.529 ; 13.529 ; 13.529 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 13.182 ; 13.182 ; 13.182 ; 13.182 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 13.319 ; 13.319 ; 13.319 ; 13.319 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 18.402 ;        ;        ; 18.402 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 12.889 ; 12.889 ; 12.889 ; 12.889 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 15.901 ; 15.901 ; 15.901 ; 15.901 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 12.952 ; 12.952 ; 12.952 ; 12.952 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 13.418 ; 13.418 ; 13.418 ; 13.418 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 16.903 ; 16.903 ; 16.903 ; 16.903 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 12.899 ; 12.899 ; 12.899 ; 12.899 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 12.928 ; 12.928 ; 12.928 ; 12.928 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 13.186 ; 13.186 ; 13.186 ; 13.186 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 13.714 ; 13.714 ; 13.714 ; 13.714 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 12.963 ; 12.963 ; 12.963 ; 12.963 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 13.412 ; 13.412 ; 13.412 ; 13.412 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 12.932 ;        ;        ; 12.932 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 12.373 ;        ;        ; 12.373 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 13.170 ; 13.170 ; 13.170 ; 13.170 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 14.609 ; 14.609 ; 14.609 ; 14.609 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 15.938 ; 15.938 ; 15.938 ; 15.938 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 12.311 ; 12.311 ; 12.311 ; 12.311 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 15.984 ; 14.644 ; 14.644 ; 15.984 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 19.087 ; 14.217 ; 14.217 ; 19.087 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 19.700 ; 18.221 ; 18.221 ; 19.700 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 18.893 ; 18.893 ; 18.893 ; 18.893 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 13.664 ; 13.664 ; 13.664 ; 13.664 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 13.317 ; 13.317 ; 13.317 ; 13.317 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 13.454 ; 13.454 ; 13.454 ; 13.454 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 18.537 ;        ;        ; 18.537 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 13.024 ; 13.024 ; 13.024 ; 13.024 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 16.036 ; 16.036 ; 16.036 ; 16.036 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 13.087 ; 13.087 ; 13.087 ; 13.087 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 17.038 ; 17.038 ; 17.038 ; 17.038 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 13.034 ; 13.034 ; 13.034 ; 13.034 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 13.063 ; 13.063 ; 13.063 ; 13.063 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 13.321 ; 13.321 ; 13.321 ; 13.321 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 13.849 ; 13.849 ; 13.849 ; 13.849 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 13.098 ; 13.098 ; 13.098 ; 13.098 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 13.547 ; 13.547 ; 13.547 ; 13.547 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 13.067 ;        ;        ; 13.067 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 12.508 ;        ;        ; 12.508 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 13.305 ; 13.305 ; 13.305 ; 13.305 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 14.744 ; 14.744 ; 14.744 ; 14.744 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 16.073 ; 16.073 ; 16.073 ; 16.073 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 12.446 ; 12.446 ; 12.446 ; 12.446 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 15.973 ; 14.633 ; 14.633 ; 15.973 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 19.076 ; 14.206 ; 14.206 ; 19.076 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 19.689 ; 18.210 ; 18.210 ; 19.689 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 18.882 ; 18.882 ; 18.882 ; 18.882 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 13.653 ; 13.653 ; 13.653 ; 13.653 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 13.306 ; 13.306 ; 13.306 ; 13.306 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 13.443 ; 13.443 ; 13.443 ; 13.443 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 18.526 ;        ;        ; 18.526 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 13.013 ; 13.013 ; 13.013 ; 13.013 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 16.025 ; 16.025 ; 16.025 ; 16.025 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 13.542 ; 13.542 ; 13.542 ; 13.542 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 17.027 ; 17.027 ; 17.027 ; 17.027 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 13.023 ; 13.023 ; 13.023 ; 13.023 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 13.052 ; 13.052 ; 13.052 ; 13.052 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 13.310 ; 13.310 ; 13.310 ; 13.310 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 13.838 ; 13.838 ; 13.838 ; 13.838 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 13.087 ; 13.087 ; 13.087 ; 13.087 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 13.536 ; 13.536 ; 13.536 ; 13.536 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 13.056 ;        ;        ; 13.056 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 12.497 ;        ;        ; 12.497 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 13.294 ; 13.294 ; 13.294 ; 13.294 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 14.733 ; 14.733 ; 14.733 ; 14.733 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 16.062 ; 16.062 ; 16.062 ; 16.062 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 12.435 ; 12.435 ; 12.435 ; 12.435 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 11.411 ; 10.071 ; 10.071 ; 11.411 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 14.514 ; 9.644  ; 9.644  ; 14.514 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 15.127 ; 13.648 ; 13.648 ; 15.127 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 14.320 ; 14.320 ; 14.320 ; 14.320 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 9.091  ; 9.091  ; 9.091  ; 9.091  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 8.744  ; 8.744  ; 8.744  ; 8.744  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 8.881  ; 8.881  ; 8.881  ; 8.881  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 13.964 ;        ;        ; 13.964 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 8.451  ; 8.451  ; 8.451  ; 8.451  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 11.463 ; 11.463 ; 11.463 ; 11.463 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 8.514  ; 8.514  ; 8.514  ; 8.514  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 8.980  ; 8.980  ; 8.980  ; 8.980  ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 12.465 ; 12.465 ; 12.465 ; 12.465 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 8.461  ; 8.461  ; 8.461  ; 8.461  ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 8.490  ; 8.490  ; 8.490  ; 8.490  ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 8.748  ; 8.748  ; 8.748  ; 8.748  ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 9.276  ; 9.276  ; 9.276  ; 9.276  ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 8.525  ; 8.525  ; 8.525  ; 8.525  ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 8.974  ; 8.974  ; 8.974  ; 8.974  ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 8.494  ;        ;        ; 8.494  ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 7.935  ;        ;        ; 7.935  ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 8.732  ; 8.732  ; 8.732  ; 8.732  ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 10.171 ; 10.171 ; 10.171 ; 10.171 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 11.500 ; 11.500 ; 11.500 ; 11.500 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 7.873  ; 7.873  ; 7.873  ; 7.873  ;
; mem_data_bus_in[11] ; HLT_indicator        ; 11.567 ; 10.227 ; 10.227 ; 11.567 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 14.670 ; 9.800  ; 9.800  ; 14.670 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 15.283 ; 13.804 ; 13.804 ; 15.283 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 14.476 ; 14.476 ; 14.476 ; 14.476 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 9.247  ; 9.247  ; 9.247  ; 9.247  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 8.900  ; 8.900  ; 8.900  ; 8.900  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 9.037  ; 9.037  ; 9.037  ; 9.037  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 14.120 ;        ;        ; 14.120 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 8.607  ; 8.607  ; 8.607  ; 8.607  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 11.619 ; 11.619 ; 11.619 ; 11.619 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 8.670  ; 8.670  ; 8.670  ; 8.670  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 9.136  ; 9.136  ; 9.136  ; 9.136  ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 12.621 ; 12.621 ; 12.621 ; 12.621 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 8.617  ; 8.617  ; 8.617  ; 8.617  ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 8.646  ; 8.646  ; 8.646  ; 8.646  ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 8.904  ; 8.904  ; 8.904  ; 8.904  ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 9.432  ; 9.432  ; 9.432  ; 9.432  ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 8.681  ; 8.681  ; 8.681  ; 8.681  ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 9.130  ; 9.130  ; 9.130  ; 9.130  ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 8.650  ;        ;        ; 8.650  ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 8.091  ;        ;        ; 8.091  ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 8.888  ; 8.888  ; 8.888  ; 8.888  ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 10.327 ; 10.327 ; 10.327 ; 10.327 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 11.656 ; 11.656 ; 11.656 ; 11.656 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 8.029  ; 8.029  ; 8.029  ; 8.029  ;
; not_reset           ; HLT_indicator        ; 17.514 ; 16.174 ; 16.174 ; 17.514 ;
; not_reset           ; mem_addr_bus_out[0]  ; 20.617 ; 15.747 ; 15.747 ; 20.617 ;
; not_reset           ; mem_addr_bus_out[1]  ; 21.230 ; 19.751 ; 19.751 ; 21.230 ;
; not_reset           ; mem_addr_bus_out[2]  ; 20.423 ; 20.423 ; 20.423 ; 20.423 ;
; not_reset           ; mem_addr_bus_out[3]  ; 15.194 ; 15.194 ; 15.194 ; 15.194 ;
; not_reset           ; mem_addr_bus_out[4]  ; 14.847 ; 14.847 ; 14.847 ; 14.847 ;
; not_reset           ; mem_addr_bus_out[5]  ; 14.984 ; 14.984 ; 14.984 ; 14.984 ;
; not_reset           ; mem_addr_bus_out[6]  ; 20.067 ;        ;        ; 20.067 ;
; not_reset           ; mem_addr_bus_out[7]  ; 14.554 ; 14.554 ; 14.554 ; 14.554 ;
; not_reset           ; mem_addr_bus_out[8]  ; 17.566 ; 17.566 ; 17.566 ; 17.566 ;
; not_reset           ; mem_addr_bus_out[9]  ; 14.617 ; 14.617 ; 14.617 ; 14.617 ;
; not_reset           ; mem_addr_bus_out[10] ; 15.083 ; 15.083 ; 15.083 ; 15.083 ;
; not_reset           ; mem_addr_bus_out[11] ; 18.568 ; 18.568 ; 18.568 ; 18.568 ;
; not_reset           ; mem_data_bus_out[0]  ; 14.564 ; 14.564 ; 14.564 ; 14.564 ;
; not_reset           ; mem_data_bus_out[1]  ; 14.593 ; 14.593 ; 14.593 ; 14.593 ;
; not_reset           ; mem_data_bus_out[2]  ; 14.851 ; 14.851 ; 14.851 ; 14.851 ;
; not_reset           ; mem_data_bus_out[3]  ; 15.379 ; 15.379 ; 15.379 ; 15.379 ;
; not_reset           ; mem_data_bus_out[4]  ; 14.628 ; 14.628 ; 14.628 ; 14.628 ;
; not_reset           ; mem_data_bus_out[5]  ; 15.077 ; 15.077 ; 15.077 ; 15.077 ;
; not_reset           ; mem_data_bus_out[6]  ; 14.597 ;        ;        ; 14.597 ;
; not_reset           ; mem_data_bus_out[7]  ; 14.038 ;        ;        ; 14.038 ;
; not_reset           ; mem_data_bus_out[8]  ; 14.835 ; 14.835 ; 14.835 ; 14.835 ;
; not_reset           ; mem_data_bus_out[9]  ; 16.274 ; 16.274 ; 16.274 ; 16.274 ;
; not_reset           ; mem_data_bus_out[10] ; 17.603 ; 17.603 ; 17.603 ; 17.603 ;
; not_reset           ; mem_data_bus_out[11] ; 13.976 ; 13.976 ; 13.976 ; 13.976 ;
+---------------------+----------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Progagation Delay                                                  ;
+---------------------+----------------------+-------+-------+-------+-------+
; Input Port          ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+---------------------+----------------------+-------+-------+-------+-------+
; END_STATE           ; HLT_indicator        ; 3.579 ; 3.650 ; 3.650 ; 3.579 ;
; END_STATE           ; mem_addr_bus_out[0]  ; 3.911 ; 3.911 ; 3.911 ; 3.911 ;
; END_STATE           ; mem_addr_bus_out[1]  ; 4.151 ; 4.151 ; 4.151 ; 4.151 ;
; END_STATE           ; mem_addr_bus_out[2]  ; 4.102 ; 4.102 ; 4.102 ; 4.102 ;
; END_STATE           ; mem_addr_bus_out[3]  ; 3.747 ; 3.747 ; 3.747 ; 3.747 ;
; END_STATE           ; mem_addr_bus_out[4]  ; 3.621 ; 3.621 ; 3.621 ; 3.621 ;
; END_STATE           ; mem_addr_bus_out[5]  ; 3.739 ; 3.739 ; 3.739 ; 3.739 ;
; END_STATE           ; mem_addr_bus_out[6]  ; 5.559 ;       ;       ; 5.559 ;
; END_STATE           ; mem_addr_bus_out[7]  ; 3.528 ; 3.528 ; 3.528 ; 3.528 ;
; END_STATE           ; mem_addr_bus_out[8]  ; 4.731 ; 4.731 ; 4.731 ; 4.731 ;
; END_STATE           ; mem_addr_bus_out[9]  ; 3.516 ; 3.516 ; 3.516 ; 3.516 ;
; END_STATE           ; mem_addr_bus_out[10] ; 3.721 ; 3.721 ; 3.721 ; 3.721 ;
; END_STATE           ; mem_addr_bus_out[11] ; 4.800 ; 4.800 ; 4.800 ; 4.800 ;
; END_STATE           ; mem_data_bus_out[0]  ; 3.594 ; 3.594 ; 3.594 ; 3.594 ;
; END_STATE           ; mem_data_bus_out[1]  ; 3.618 ; 3.618 ; 3.618 ; 3.618 ;
; END_STATE           ; mem_data_bus_out[2]  ; 3.683 ; 3.683 ; 3.683 ; 3.683 ;
; END_STATE           ; mem_data_bus_out[3]  ; 3.805 ; 3.805 ; 3.805 ; 3.805 ;
; END_STATE           ; mem_data_bus_out[4]  ; 3.611 ; 3.611 ; 3.611 ; 3.611 ;
; END_STATE           ; mem_data_bus_out[5]  ; 3.718 ; 3.718 ; 3.718 ; 3.718 ;
; END_STATE           ; mem_data_bus_out[6]  ; 3.516 ;       ;       ; 3.516 ;
; END_STATE           ; mem_data_bus_out[7]  ; 3.336 ;       ;       ; 3.336 ;
; END_STATE           ; mem_data_bus_out[8]  ; 3.687 ; 3.687 ; 3.687 ; 3.687 ;
; END_STATE           ; mem_data_bus_out[9]  ; 4.056 ; 4.056 ; 4.056 ; 4.056 ;
; END_STATE           ; mem_data_bus_out[10] ; 4.595 ; 4.595 ; 4.595 ; 4.595 ;
; END_STATE           ; mem_data_bus_out[11] ; 3.382 ; 3.382 ; 3.382 ; 3.382 ;
; FP_ADDR_LOAD        ; HLT_indicator        ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[0]  ; 6.087 ; 6.087 ; 6.087 ; 6.087 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[1]  ; 6.327 ; 6.327 ; 6.327 ; 6.327 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[2]  ; 6.278 ; 6.278 ; 6.278 ; 6.278 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[3]  ; 5.923 ; 5.923 ; 5.923 ; 5.923 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[4]  ; 5.797 ; 5.797 ; 5.797 ; 5.797 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[5]  ; 5.915 ; 5.915 ; 5.915 ; 5.915 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[6]  ; 7.735 ;       ;       ; 7.735 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[7]  ; 5.704 ; 5.704 ; 5.704 ; 5.704 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[8]  ; 6.907 ; 6.907 ; 6.907 ; 6.907 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[9]  ; 5.692 ; 5.692 ; 5.692 ; 5.692 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[10] ; 5.897 ; 5.897 ; 5.897 ; 5.897 ;
; FP_ADDR_LOAD        ; mem_addr_bus_out[11] ; 6.976 ; 6.976 ; 6.976 ; 6.976 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[0]  ; 5.770 ; 5.770 ; 5.770 ; 5.770 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[1]  ; 5.794 ; 5.794 ; 5.794 ; 5.794 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[2]  ; 5.859 ; 5.859 ; 5.859 ; 5.859 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[3]  ; 5.981 ; 5.981 ; 5.981 ; 5.981 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[4]  ; 5.787 ; 5.787 ; 5.787 ; 5.787 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[5]  ; 5.894 ; 5.894 ; 5.894 ; 5.894 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[6]  ; 5.692 ;       ;       ; 5.692 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[7]  ; 5.512 ;       ;       ; 5.512 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[8]  ; 5.863 ; 5.863 ; 5.863 ; 5.863 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[9]  ; 6.232 ; 6.232 ; 6.232 ; 6.232 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[10] ; 6.771 ; 6.771 ; 6.771 ; 6.771 ;
; FP_ADDR_LOAD        ; mem_data_bus_out[11] ; 5.558 ; 5.558 ; 5.558 ; 5.558 ;
; FP_DEPOSIT          ; HLT_indicator        ; 6.043 ; 6.043 ; 6.043 ; 6.043 ;
; FP_DEPOSIT          ; mem_addr_bus_out[0]  ; 6.304 ; 6.304 ; 6.304 ; 6.304 ;
; FP_DEPOSIT          ; mem_addr_bus_out[1]  ; 6.544 ; 6.544 ; 6.544 ; 6.544 ;
; FP_DEPOSIT          ; mem_addr_bus_out[2]  ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; FP_DEPOSIT          ; mem_addr_bus_out[3]  ; 6.140 ; 6.140 ; 6.140 ; 6.140 ;
; FP_DEPOSIT          ; mem_addr_bus_out[4]  ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; FP_DEPOSIT          ; mem_addr_bus_out[5]  ; 6.132 ; 6.132 ; 6.132 ; 6.132 ;
; FP_DEPOSIT          ; mem_addr_bus_out[6]  ; 7.952 ;       ;       ; 7.952 ;
; FP_DEPOSIT          ; mem_addr_bus_out[7]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; FP_DEPOSIT          ; mem_addr_bus_out[8]  ; 7.124 ; 7.124 ; 7.124 ; 7.124 ;
; FP_DEPOSIT          ; mem_addr_bus_out[9]  ; 5.909 ; 5.909 ; 5.909 ; 5.909 ;
; FP_DEPOSIT          ; mem_addr_bus_out[10] ; 6.114 ; 6.114 ; 6.114 ; 6.114 ;
; FP_DEPOSIT          ; mem_addr_bus_out[11] ; 7.193 ; 7.193 ; 7.193 ; 7.193 ;
; FP_DEPOSIT          ; mem_data_bus_out[0]  ; 5.987 ; 5.987 ; 5.987 ; 5.987 ;
; FP_DEPOSIT          ; mem_data_bus_out[1]  ; 6.011 ; 6.011 ; 6.011 ; 6.011 ;
; FP_DEPOSIT          ; mem_data_bus_out[2]  ; 6.076 ; 6.076 ; 6.076 ; 6.076 ;
; FP_DEPOSIT          ; mem_data_bus_out[3]  ; 6.198 ; 6.198 ; 6.198 ; 6.198 ;
; FP_DEPOSIT          ; mem_data_bus_out[4]  ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
; FP_DEPOSIT          ; mem_data_bus_out[5]  ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; FP_DEPOSIT          ; mem_data_bus_out[6]  ; 5.909 ;       ;       ; 5.909 ;
; FP_DEPOSIT          ; mem_data_bus_out[7]  ; 5.729 ;       ;       ; 5.729 ;
; FP_DEPOSIT          ; mem_data_bus_out[8]  ; 6.080 ; 6.080 ; 6.080 ; 6.080 ;
; FP_DEPOSIT          ; mem_data_bus_out[9]  ; 6.449 ; 6.449 ; 6.449 ; 6.449 ;
; FP_DEPOSIT          ; mem_data_bus_out[10] ; 6.988 ; 6.988 ; 6.988 ; 6.988 ;
; FP_DEPOSIT          ; mem_data_bus_out[11] ; 5.775 ; 5.775 ; 5.775 ; 5.775 ;
; FP_EXAMINE          ; HLT_indicator        ; 5.961 ; 5.961 ; 5.961 ; 5.961 ;
; FP_EXAMINE          ; mem_addr_bus_out[0]  ; 6.222 ; 6.222 ; 6.222 ; 6.222 ;
; FP_EXAMINE          ; mem_addr_bus_out[1]  ; 6.462 ; 6.462 ; 6.462 ; 6.462 ;
; FP_EXAMINE          ; mem_addr_bus_out[2]  ; 6.413 ; 6.413 ; 6.413 ; 6.413 ;
; FP_EXAMINE          ; mem_addr_bus_out[3]  ; 6.058 ; 6.058 ; 6.058 ; 6.058 ;
; FP_EXAMINE          ; mem_addr_bus_out[4]  ; 5.932 ; 5.932 ; 5.932 ; 5.932 ;
; FP_EXAMINE          ; mem_addr_bus_out[5]  ; 6.050 ; 6.050 ; 6.050 ; 6.050 ;
; FP_EXAMINE          ; mem_addr_bus_out[6]  ; 7.870 ;       ;       ; 7.870 ;
; FP_EXAMINE          ; mem_addr_bus_out[7]  ; 5.839 ; 5.839 ; 5.839 ; 5.839 ;
; FP_EXAMINE          ; mem_addr_bus_out[8]  ; 7.042 ; 7.042 ; 7.042 ; 7.042 ;
; FP_EXAMINE          ; mem_addr_bus_out[9]  ; 5.827 ; 5.827 ; 5.827 ; 5.827 ;
; FP_EXAMINE          ; mem_addr_bus_out[10] ; 6.032 ; 6.032 ; 6.032 ; 6.032 ;
; FP_EXAMINE          ; mem_addr_bus_out[11] ; 7.111 ; 7.111 ; 7.111 ; 7.111 ;
; FP_EXAMINE          ; mem_data_bus_out[0]  ; 5.905 ; 5.905 ; 5.905 ; 5.905 ;
; FP_EXAMINE          ; mem_data_bus_out[1]  ; 5.929 ; 5.929 ; 5.929 ; 5.929 ;
; FP_EXAMINE          ; mem_data_bus_out[2]  ; 5.994 ; 5.994 ; 5.994 ; 5.994 ;
; FP_EXAMINE          ; mem_data_bus_out[3]  ; 6.116 ; 6.116 ; 6.116 ; 6.116 ;
; FP_EXAMINE          ; mem_data_bus_out[4]  ; 5.922 ; 5.922 ; 5.922 ; 5.922 ;
; FP_EXAMINE          ; mem_data_bus_out[5]  ; 6.029 ; 6.029 ; 6.029 ; 6.029 ;
; FP_EXAMINE          ; mem_data_bus_out[6]  ; 5.827 ;       ;       ; 5.827 ;
; FP_EXAMINE          ; mem_data_bus_out[7]  ; 5.647 ;       ;       ; 5.647 ;
; FP_EXAMINE          ; mem_data_bus_out[8]  ; 5.998 ; 5.998 ; 5.998 ; 5.998 ;
; FP_EXAMINE          ; mem_data_bus_out[9]  ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; FP_EXAMINE          ; mem_data_bus_out[10] ; 6.906 ; 6.906 ; 6.906 ; 6.906 ;
; FP_EXAMINE          ; mem_data_bus_out[11] ; 5.693 ; 5.693 ; 5.693 ; 5.693 ;
; IRQ                 ; HLT_indicator        ; 4.514 ; 4.514 ; 4.514 ; 4.514 ;
; IRQ                 ; mem_addr_bus_out[0]  ; 4.775 ; 4.775 ; 4.775 ; 4.775 ;
; IRQ                 ; mem_addr_bus_out[1]  ; 5.015 ; 5.015 ; 5.015 ; 5.015 ;
; IRQ                 ; mem_addr_bus_out[2]  ; 4.966 ; 4.966 ; 4.966 ; 4.966 ;
; IRQ                 ; mem_addr_bus_out[3]  ; 4.611 ; 4.611 ; 4.611 ; 4.611 ;
; IRQ                 ; mem_addr_bus_out[4]  ; 4.485 ; 4.485 ; 4.485 ; 4.485 ;
; IRQ                 ; mem_addr_bus_out[5]  ; 4.603 ; 4.603 ; 4.603 ; 4.603 ;
; IRQ                 ; mem_addr_bus_out[6]  ; 6.423 ;       ;       ; 6.423 ;
; IRQ                 ; mem_addr_bus_out[7]  ; 4.392 ; 4.392 ; 4.392 ; 4.392 ;
; IRQ                 ; mem_addr_bus_out[8]  ; 5.595 ; 5.595 ; 5.595 ; 5.595 ;
; IRQ                 ; mem_addr_bus_out[9]  ; 4.380 ; 4.380 ; 4.380 ; 4.380 ;
; IRQ                 ; mem_addr_bus_out[10] ; 4.585 ; 4.585 ; 4.585 ; 4.585 ;
; IRQ                 ; mem_addr_bus_out[11] ; 5.664 ; 5.664 ; 5.664 ; 5.664 ;
; IRQ                 ; mem_data_bus_out[0]  ; 4.458 ; 4.458 ; 4.458 ; 4.458 ;
; IRQ                 ; mem_data_bus_out[1]  ; 4.482 ; 4.482 ; 4.482 ; 4.482 ;
; IRQ                 ; mem_data_bus_out[2]  ; 4.547 ; 4.547 ; 4.547 ; 4.547 ;
; IRQ                 ; mem_data_bus_out[3]  ; 4.669 ; 4.669 ; 4.669 ; 4.669 ;
; IRQ                 ; mem_data_bus_out[4]  ; 4.475 ; 4.475 ; 4.475 ; 4.475 ;
; IRQ                 ; mem_data_bus_out[5]  ; 4.582 ; 4.582 ; 4.582 ; 4.582 ;
; IRQ                 ; mem_data_bus_out[6]  ; 4.380 ;       ;       ; 4.380 ;
; IRQ                 ; mem_data_bus_out[7]  ; 4.200 ;       ;       ; 4.200 ;
; IRQ                 ; mem_data_bus_out[8]  ; 4.551 ; 4.551 ; 4.551 ; 4.551 ;
; IRQ                 ; mem_data_bus_out[9]  ; 4.920 ; 4.920 ; 4.920 ; 4.920 ;
; IRQ                 ; mem_data_bus_out[10] ; 5.459 ; 5.459 ; 5.459 ; 5.459 ;
; IRQ                 ; mem_data_bus_out[11] ; 4.246 ; 4.246 ; 4.246 ; 4.246 ;
; IRQ_ON              ; HLT_indicator        ; 4.379 ; 4.379 ; 4.379 ; 4.379 ;
; IRQ_ON              ; mem_addr_bus_out[0]  ; 4.640 ; 4.640 ; 4.640 ; 4.640 ;
; IRQ_ON              ; mem_addr_bus_out[1]  ; 4.880 ; 4.880 ; 4.880 ; 4.880 ;
; IRQ_ON              ; mem_addr_bus_out[2]  ; 4.831 ; 4.831 ; 4.831 ; 4.831 ;
; IRQ_ON              ; mem_addr_bus_out[3]  ; 4.476 ; 4.476 ; 4.476 ; 4.476 ;
; IRQ_ON              ; mem_addr_bus_out[4]  ; 4.350 ; 4.350 ; 4.350 ; 4.350 ;
; IRQ_ON              ; mem_addr_bus_out[5]  ; 4.468 ; 4.468 ; 4.468 ; 4.468 ;
; IRQ_ON              ; mem_addr_bus_out[6]  ; 6.288 ;       ;       ; 6.288 ;
; IRQ_ON              ; mem_addr_bus_out[7]  ; 4.257 ; 4.257 ; 4.257 ; 4.257 ;
; IRQ_ON              ; mem_addr_bus_out[8]  ; 5.460 ; 5.460 ; 5.460 ; 5.460 ;
; IRQ_ON              ; mem_addr_bus_out[9]  ; 4.245 ; 4.245 ; 4.245 ; 4.245 ;
; IRQ_ON              ; mem_addr_bus_out[10] ; 4.450 ; 4.450 ; 4.450 ; 4.450 ;
; IRQ_ON              ; mem_addr_bus_out[11] ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
; IRQ_ON              ; mem_data_bus_out[0]  ; 4.323 ; 4.323 ; 4.323 ; 4.323 ;
; IRQ_ON              ; mem_data_bus_out[1]  ; 4.347 ; 4.347 ; 4.347 ; 4.347 ;
; IRQ_ON              ; mem_data_bus_out[2]  ; 4.412 ; 4.412 ; 4.412 ; 4.412 ;
; IRQ_ON              ; mem_data_bus_out[3]  ; 4.534 ; 4.534 ; 4.534 ; 4.534 ;
; IRQ_ON              ; mem_data_bus_out[4]  ; 4.340 ; 4.340 ; 4.340 ; 4.340 ;
; IRQ_ON              ; mem_data_bus_out[5]  ; 4.447 ; 4.447 ; 4.447 ; 4.447 ;
; IRQ_ON              ; mem_data_bus_out[6]  ; 4.245 ;       ;       ; 4.245 ;
; IRQ_ON              ; mem_data_bus_out[7]  ; 4.065 ;       ;       ; 4.065 ;
; IRQ_ON              ; mem_data_bus_out[8]  ; 4.416 ; 4.416 ; 4.416 ; 4.416 ;
; IRQ_ON              ; mem_data_bus_out[9]  ; 4.785 ; 4.785 ; 4.785 ; 4.785 ;
; IRQ_ON              ; mem_data_bus_out[10] ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; IRQ_ON              ; mem_data_bus_out[11] ; 4.111 ; 4.111 ; 4.111 ; 4.111 ;
; NEXT_STATE          ; HLT_indicator        ; 3.689 ; 3.689 ; 3.689 ; 3.689 ;
; NEXT_STATE          ; mem_addr_bus_out[0]  ; 3.950 ; 3.950 ; 3.950 ; 3.950 ;
; NEXT_STATE          ; mem_addr_bus_out[1]  ; 4.190 ; 4.190 ; 4.190 ; 4.190 ;
; NEXT_STATE          ; mem_addr_bus_out[2]  ; 4.141 ; 4.141 ; 4.141 ; 4.141 ;
; NEXT_STATE          ; mem_addr_bus_out[3]  ; 3.786 ; 3.786 ; 3.786 ; 3.786 ;
; NEXT_STATE          ; mem_addr_bus_out[4]  ; 3.660 ; 3.660 ; 3.660 ; 3.660 ;
; NEXT_STATE          ; mem_addr_bus_out[5]  ; 3.778 ; 3.778 ; 3.778 ; 3.778 ;
; NEXT_STATE          ; mem_addr_bus_out[6]  ; 5.598 ;       ;       ; 5.598 ;
; NEXT_STATE          ; mem_addr_bus_out[7]  ; 3.567 ; 3.567 ; 3.567 ; 3.567 ;
; NEXT_STATE          ; mem_addr_bus_out[8]  ; 4.770 ; 4.770 ; 4.770 ; 4.770 ;
; NEXT_STATE          ; mem_addr_bus_out[9]  ; 3.555 ; 3.555 ; 3.555 ; 3.555 ;
; NEXT_STATE          ; mem_addr_bus_out[10] ; 3.760 ; 3.760 ; 3.760 ; 3.760 ;
; NEXT_STATE          ; mem_addr_bus_out[11] ; 4.839 ; 4.839 ; 4.839 ; 4.839 ;
; NEXT_STATE          ; mem_data_bus_out[0]  ; 3.633 ; 3.633 ; 3.633 ; 3.633 ;
; NEXT_STATE          ; mem_data_bus_out[1]  ; 3.657 ; 3.657 ; 3.657 ; 3.657 ;
; NEXT_STATE          ; mem_data_bus_out[2]  ; 3.722 ; 3.722 ; 3.722 ; 3.722 ;
; NEXT_STATE          ; mem_data_bus_out[3]  ; 3.844 ; 3.844 ; 3.844 ; 3.844 ;
; NEXT_STATE          ; mem_data_bus_out[4]  ; 3.650 ; 3.650 ; 3.650 ; 3.650 ;
; NEXT_STATE          ; mem_data_bus_out[5]  ; 3.757 ; 3.757 ; 3.757 ; 3.757 ;
; NEXT_STATE          ; mem_data_bus_out[6]  ; 3.555 ;       ;       ; 3.555 ;
; NEXT_STATE          ; mem_data_bus_out[7]  ; 3.375 ;       ;       ; 3.375 ;
; NEXT_STATE          ; mem_data_bus_out[8]  ; 3.726 ; 3.726 ; 3.726 ; 3.726 ;
; NEXT_STATE          ; mem_data_bus_out[9]  ; 4.095 ; 4.095 ; 4.095 ; 4.095 ;
; NEXT_STATE          ; mem_data_bus_out[10] ; 4.634 ; 4.634 ; 4.634 ; 4.634 ;
; NEXT_STATE          ; mem_data_bus_out[11] ; 3.421 ; 3.421 ; 3.421 ; 3.421 ;
; clk_in              ; HLT_indicator        ; 5.854 ; 5.854 ; 5.854 ; 5.854 ;
; clk_in              ; mem_addr_bus_out[0]  ; 5.873 ; 5.873 ; 5.873 ; 5.873 ;
; clk_in              ; mem_addr_bus_out[1]  ; 6.113 ; 6.113 ; 6.113 ; 6.113 ;
; clk_in              ; mem_addr_bus_out[2]  ; 5.655 ; 5.655 ; 5.655 ; 5.655 ;
; clk_in              ; mem_addr_bus_out[3]  ; 5.625 ; 5.625 ; 5.625 ; 5.625 ;
; clk_in              ; mem_addr_bus_out[4]  ; 5.924 ; 5.924 ; 5.924 ; 5.924 ;
; clk_in              ; mem_addr_bus_out[5]  ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; clk_in              ; mem_addr_bus_out[6]  ; 5.685 ; 5.685 ; 5.685 ; 5.685 ;
; clk_in              ; mem_addr_bus_out[7]  ; 5.625 ; 5.625 ; 5.625 ; 5.625 ;
; clk_in              ; mem_addr_bus_out[8]  ; 6.837 ; 6.837 ; 6.837 ; 6.837 ;
; clk_in              ; mem_addr_bus_out[9]  ; 5.574 ; 5.574 ; 5.574 ; 5.574 ;
; clk_in              ; mem_addr_bus_out[10] ; 5.569 ; 5.569 ; 5.569 ; 5.569 ;
; clk_in              ; mem_addr_bus_out[11] ; 5.458 ; 5.458 ; 5.458 ; 5.458 ;
; clk_in              ; mem_data_bus_out[0]  ; 5.897 ; 5.897 ; 5.897 ; 5.897 ;
; clk_in              ; mem_data_bus_out[1]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; clk_in              ; mem_data_bus_out[2]  ; 5.844 ; 5.844 ; 5.844 ; 5.844 ;
; clk_in              ; mem_data_bus_out[3]  ; 5.520 ; 5.520 ; 5.520 ; 5.520 ;
; clk_in              ; mem_data_bus_out[4]  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; clk_in              ; mem_data_bus_out[5]  ; 5.567 ; 5.567 ; 5.567 ; 5.567 ;
; clk_in              ; mem_data_bus_out[6]  ; 5.572 ; 5.572 ; 5.572 ; 5.572 ;
; clk_in              ; mem_data_bus_out[7]  ; 5.576 ; 5.576 ; 5.576 ; 5.576 ;
; clk_in              ; mem_data_bus_out[8]  ; 5.586 ; 5.586 ; 5.586 ; 5.586 ;
; clk_in              ; mem_data_bus_out[9]  ; 5.373 ; 5.373 ; 5.373 ; 5.373 ;
; clk_in              ; mem_data_bus_out[10] ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; clk_in              ; mem_data_bus_out[11] ; 5.490 ; 5.490 ; 5.490 ; 5.490 ;
; mem_data_bus_in[0]  ; HLT_indicator        ; 5.952 ; 5.952 ; 5.952 ; 5.952 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[0]  ; 6.213 ; 6.213 ; 6.213 ; 6.213 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[1]  ; 6.453 ; 6.453 ; 6.453 ; 6.453 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[2]  ; 6.404 ; 6.404 ; 6.404 ; 6.404 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[3]  ; 6.049 ; 6.049 ; 6.049 ; 6.049 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[4]  ; 5.923 ; 5.923 ; 5.923 ; 5.923 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[5]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[6]  ; 7.861 ;       ;       ; 7.861 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[7]  ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[8]  ; 7.033 ; 7.033 ; 7.033 ; 7.033 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[9]  ; 5.818 ; 5.818 ; 5.818 ; 5.818 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[10] ; 6.023 ; 6.023 ; 6.023 ; 6.023 ;
; mem_data_bus_in[0]  ; mem_addr_bus_out[11] ; 7.102 ; 7.102 ; 7.102 ; 7.102 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[0]  ; 5.896 ; 5.896 ; 5.896 ; 5.896 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[1]  ; 5.920 ; 5.920 ; 5.920 ; 5.920 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[2]  ; 5.985 ; 5.985 ; 5.985 ; 5.985 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[3]  ; 6.107 ; 6.107 ; 6.107 ; 6.107 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[4]  ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[5]  ; 6.020 ; 6.020 ; 6.020 ; 6.020 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[6]  ; 5.818 ;       ;       ; 5.818 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[7]  ; 5.638 ;       ;       ; 5.638 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[8]  ; 5.989 ; 5.989 ; 5.989 ; 5.989 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[9]  ; 6.358 ; 6.358 ; 6.358 ; 6.358 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[10] ; 6.897 ; 6.897 ; 6.897 ; 6.897 ;
; mem_data_bus_in[0]  ; mem_data_bus_out[11] ; 5.684 ; 5.684 ; 5.684 ; 5.684 ;
; mem_data_bus_in[1]  ; HLT_indicator        ; 6.141 ; 6.141 ; 6.141 ; 6.141 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[0]  ; 6.402 ; 6.402 ; 6.402 ; 6.402 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[1]  ; 6.642 ; 6.642 ; 6.642 ; 6.642 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[2]  ; 6.593 ; 6.593 ; 6.593 ; 6.593 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[3]  ; 6.238 ; 6.238 ; 6.238 ; 6.238 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[4]  ; 6.112 ; 6.112 ; 6.112 ; 6.112 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[5]  ; 6.230 ; 6.230 ; 6.230 ; 6.230 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[6]  ; 8.050 ;       ;       ; 8.050 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[7]  ; 6.019 ; 6.019 ; 6.019 ; 6.019 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[8]  ; 7.222 ; 7.222 ; 7.222 ; 7.222 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[9]  ; 6.007 ; 6.007 ; 6.007 ; 6.007 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[10] ; 6.212 ; 6.212 ; 6.212 ; 6.212 ;
; mem_data_bus_in[1]  ; mem_addr_bus_out[11] ; 7.291 ; 7.291 ; 7.291 ; 7.291 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[0]  ; 6.085 ; 6.085 ; 6.085 ; 6.085 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[1]  ; 6.109 ; 6.109 ; 6.109 ; 6.109 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[2]  ; 6.174 ; 6.174 ; 6.174 ; 6.174 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[3]  ; 6.296 ; 6.296 ; 6.296 ; 6.296 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[4]  ; 6.102 ; 6.102 ; 6.102 ; 6.102 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[5]  ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[6]  ; 6.007 ;       ;       ; 6.007 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[7]  ; 5.827 ;       ;       ; 5.827 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[8]  ; 6.178 ; 6.178 ; 6.178 ; 6.178 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[9]  ; 6.547 ; 6.547 ; 6.547 ; 6.547 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[10] ; 7.086 ; 7.086 ; 7.086 ; 7.086 ;
; mem_data_bus_in[1]  ; mem_data_bus_out[11] ; 5.873 ; 5.873 ; 5.873 ; 5.873 ;
; mem_data_bus_in[2]  ; HLT_indicator        ; 5.946 ; 5.946 ; 5.946 ; 5.946 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[0]  ; 6.207 ; 6.207 ; 6.207 ; 6.207 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[1]  ; 6.447 ; 6.447 ; 6.447 ; 6.447 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[2]  ; 6.398 ; 6.398 ; 6.398 ; 6.398 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[3]  ; 6.043 ; 6.043 ; 6.043 ; 6.043 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[4]  ; 5.917 ; 5.917 ; 5.917 ; 5.917 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[5]  ; 6.035 ; 6.035 ; 6.035 ; 6.035 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[6]  ; 7.855 ;       ;       ; 7.855 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[7]  ; 5.824 ; 5.824 ; 5.824 ; 5.824 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[8]  ; 7.027 ; 7.027 ; 7.027 ; 7.027 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[9]  ; 5.812 ; 5.812 ; 5.812 ; 5.812 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[10] ; 6.017 ; 6.017 ; 6.017 ; 6.017 ;
; mem_data_bus_in[2]  ; mem_addr_bus_out[11] ; 7.096 ; 7.096 ; 7.096 ; 7.096 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[0]  ; 5.890 ; 5.890 ; 5.890 ; 5.890 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[1]  ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[2]  ; 5.979 ; 5.979 ; 5.979 ; 5.979 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[3]  ; 6.101 ; 6.101 ; 6.101 ; 6.101 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[4]  ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[5]  ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[6]  ; 5.812 ;       ;       ; 5.812 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[7]  ; 5.632 ;       ;       ; 5.632 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[8]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[9]  ; 6.352 ; 6.352 ; 6.352 ; 6.352 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[10] ; 6.891 ; 6.891 ; 6.891 ; 6.891 ;
; mem_data_bus_in[2]  ; mem_data_bus_out[11] ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; mem_data_bus_in[3]  ; HLT_indicator        ; 6.053 ; 6.053 ; 6.053 ; 6.053 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[0]  ; 6.314 ; 6.314 ; 6.314 ; 6.314 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[1]  ; 6.554 ; 6.554 ; 6.554 ; 6.554 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[2]  ; 6.505 ; 6.505 ; 6.505 ; 6.505 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[3]  ; 6.150 ; 6.150 ; 6.150 ; 6.150 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[4]  ; 6.024 ; 6.024 ; 6.024 ; 6.024 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[5]  ; 6.142 ; 6.142 ; 6.142 ; 6.142 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[6]  ; 7.962 ;       ;       ; 7.962 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[7]  ; 5.931 ; 5.931 ; 5.931 ; 5.931 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[8]  ; 7.134 ; 7.134 ; 7.134 ; 7.134 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[9]  ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[10] ; 6.124 ; 6.124 ; 6.124 ; 6.124 ;
; mem_data_bus_in[3]  ; mem_addr_bus_out[11] ; 7.203 ; 7.203 ; 7.203 ; 7.203 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[0]  ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[1]  ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[2]  ; 6.086 ; 6.086 ; 6.086 ; 6.086 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[3]  ; 6.208 ; 6.208 ; 6.208 ; 6.208 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[4]  ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[5]  ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[6]  ; 5.919 ;       ;       ; 5.919 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[7]  ; 5.739 ;       ;       ; 5.739 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[8]  ; 6.090 ; 6.090 ; 6.090 ; 6.090 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[9]  ; 6.459 ; 6.459 ; 6.459 ; 6.459 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[10] ; 6.998 ; 6.998 ; 6.998 ; 6.998 ;
; mem_data_bus_in[3]  ; mem_data_bus_out[11] ; 5.785 ; 5.785 ; 5.785 ; 5.785 ;
; mem_data_bus_in[4]  ; HLT_indicator        ; 5.959 ; 5.959 ; 5.959 ; 5.959 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[0]  ; 6.220 ; 6.220 ; 6.220 ; 6.220 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[1]  ; 6.460 ; 6.460 ; 6.460 ; 6.460 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[2]  ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[3]  ; 6.056 ; 6.056 ; 6.056 ; 6.056 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[4]  ; 5.930 ; 5.930 ; 5.930 ; 5.930 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[5]  ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[6]  ; 7.868 ;       ;       ; 7.868 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[7]  ; 5.837 ; 5.837 ; 5.837 ; 5.837 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[8]  ; 7.040 ; 7.040 ; 7.040 ; 7.040 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[9]  ; 5.825 ; 5.825 ; 5.825 ; 5.825 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[10] ; 6.030 ; 6.030 ; 6.030 ; 6.030 ;
; mem_data_bus_in[4]  ; mem_addr_bus_out[11] ; 7.109 ; 7.109 ; 7.109 ; 7.109 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[0]  ; 5.903 ; 5.903 ; 5.903 ; 5.903 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[1]  ; 5.927 ; 5.927 ; 5.927 ; 5.927 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[2]  ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[3]  ; 6.114 ; 6.114 ; 6.114 ; 6.114 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[4]  ; 5.920 ; 5.920 ; 5.920 ; 5.920 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[5]  ; 6.027 ; 6.027 ; 6.027 ; 6.027 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[6]  ; 5.825 ;       ;       ; 5.825 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[7]  ; 5.645 ;       ;       ; 5.645 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[8]  ; 5.996 ; 5.996 ; 5.996 ; 5.996 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[9]  ; 6.365 ; 6.365 ; 6.365 ; 6.365 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[10] ; 6.904 ; 6.904 ; 6.904 ; 6.904 ;
; mem_data_bus_in[4]  ; mem_data_bus_out[11] ; 5.691 ; 5.691 ; 5.691 ; 5.691 ;
; mem_data_bus_in[5]  ; HLT_indicator        ; 6.089 ; 6.089 ; 6.089 ; 6.089 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[0]  ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[1]  ; 6.590 ; 6.590 ; 6.590 ; 6.590 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[2]  ; 6.541 ; 6.541 ; 6.541 ; 6.541 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[3]  ; 6.186 ; 6.186 ; 6.186 ; 6.186 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[4]  ; 6.060 ; 6.060 ; 6.060 ; 6.060 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[5]  ; 6.178 ; 6.178 ; 6.178 ; 6.178 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[6]  ; 7.998 ;       ;       ; 7.998 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[7]  ; 5.967 ; 5.967 ; 5.967 ; 5.967 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[8]  ; 7.170 ; 7.170 ; 7.170 ; 7.170 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[9]  ; 5.955 ; 5.955 ; 5.955 ; 5.955 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[10] ; 6.160 ; 6.160 ; 6.160 ; 6.160 ;
; mem_data_bus_in[5]  ; mem_addr_bus_out[11] ; 7.239 ; 7.239 ; 7.239 ; 7.239 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[0]  ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[1]  ; 6.057 ; 6.057 ; 6.057 ; 6.057 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[2]  ; 6.122 ; 6.122 ; 6.122 ; 6.122 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[3]  ; 6.244 ; 6.244 ; 6.244 ; 6.244 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[4]  ; 6.050 ; 6.050 ; 6.050 ; 6.050 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[5]  ; 6.157 ; 6.157 ; 6.157 ; 6.157 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[6]  ; 5.955 ;       ;       ; 5.955 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[7]  ; 5.775 ;       ;       ; 5.775 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[8]  ; 6.126 ; 6.126 ; 6.126 ; 6.126 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[9]  ; 6.495 ; 6.495 ; 6.495 ; 6.495 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[10] ; 7.034 ; 7.034 ; 7.034 ; 7.034 ;
; mem_data_bus_in[5]  ; mem_data_bus_out[11] ; 5.821 ; 5.821 ; 5.821 ; 5.821 ;
; mem_data_bus_in[6]  ; HLT_indicator        ; 5.886 ; 5.886 ; 5.886 ; 5.886 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[0]  ; 6.147 ; 6.147 ; 6.147 ; 6.147 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[1]  ; 6.387 ; 6.387 ; 6.387 ; 6.387 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[2]  ; 6.338 ; 6.338 ; 6.338 ; 6.338 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[3]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[4]  ; 5.857 ; 5.857 ; 5.857 ; 5.857 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[5]  ; 5.975 ; 5.975 ; 5.975 ; 5.975 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[6]  ; 7.795 ;       ;       ; 7.795 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[7]  ; 5.764 ; 5.764 ; 5.764 ; 5.764 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[8]  ; 6.967 ; 6.967 ; 6.967 ; 6.967 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[9]  ; 5.752 ; 5.752 ; 5.752 ; 5.752 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[10] ; 5.957 ; 5.957 ; 5.957 ; 5.957 ;
; mem_data_bus_in[6]  ; mem_addr_bus_out[11] ; 7.036 ; 7.036 ; 7.036 ; 7.036 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[0]  ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[1]  ; 5.854 ; 5.854 ; 5.854 ; 5.854 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[2]  ; 5.919 ; 5.919 ; 5.919 ; 5.919 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[3]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[4]  ; 5.847 ; 5.847 ; 5.847 ; 5.847 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[5]  ; 5.954 ; 5.954 ; 5.954 ; 5.954 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[6]  ; 5.752 ;       ;       ; 5.752 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[7]  ; 5.572 ;       ;       ; 5.572 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[8]  ; 5.923 ; 5.923 ; 5.923 ; 5.923 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[9]  ; 6.292 ; 6.292 ; 6.292 ; 6.292 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[10] ; 6.831 ; 6.831 ; 6.831 ; 6.831 ;
; mem_data_bus_in[6]  ; mem_data_bus_out[11] ; 5.618 ; 5.618 ; 5.618 ; 5.618 ;
; mem_data_bus_in[7]  ; HLT_indicator        ; 5.936 ; 5.936 ; 5.936 ; 5.936 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[0]  ; 6.197 ; 6.197 ; 6.197 ; 6.197 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[1]  ; 6.437 ; 6.437 ; 6.437 ; 6.437 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[2]  ; 6.388 ; 6.388 ; 6.388 ; 6.388 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[3]  ; 6.033 ; 6.033 ; 6.033 ; 6.033 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[4]  ; 5.907 ; 5.907 ; 5.907 ; 5.907 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[5]  ; 6.025 ; 6.025 ; 6.025 ; 6.025 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[6]  ; 7.845 ;       ;       ; 7.845 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[7]  ; 5.814 ; 5.814 ; 5.814 ; 5.814 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[8]  ; 7.017 ; 7.017 ; 7.017 ; 7.017 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[9]  ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[10] ; 6.007 ; 6.007 ; 6.007 ; 6.007 ;
; mem_data_bus_in[7]  ; mem_addr_bus_out[11] ; 7.086 ; 7.086 ; 7.086 ; 7.086 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[0]  ; 5.880 ; 5.880 ; 5.880 ; 5.880 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[1]  ; 5.904 ; 5.904 ; 5.904 ; 5.904 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[2]  ; 5.969 ; 5.969 ; 5.969 ; 5.969 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[3]  ; 6.091 ; 6.091 ; 6.091 ; 6.091 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[4]  ; 5.897 ; 5.897 ; 5.897 ; 5.897 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[5]  ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[6]  ; 5.802 ;       ;       ; 5.802 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[7]  ; 5.622 ;       ;       ; 5.622 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[8]  ; 5.973 ; 5.973 ; 5.973 ; 5.973 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[9]  ; 6.342 ; 6.342 ; 6.342 ; 6.342 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[10] ; 6.881 ; 6.881 ; 6.881 ; 6.881 ;
; mem_data_bus_in[7]  ; mem_data_bus_out[11] ; 5.668 ; 5.668 ; 5.668 ; 5.668 ;
; mem_data_bus_in[8]  ; HLT_indicator        ; 6.022 ; 6.022 ; 6.022 ; 6.022 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[0]  ; 6.283 ; 6.283 ; 6.283 ; 6.283 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[1]  ; 6.523 ; 6.523 ; 6.523 ; 6.523 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[2]  ; 6.474 ; 6.474 ; 6.474 ; 6.474 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[3]  ; 6.119 ; 6.119 ; 6.119 ; 6.119 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[4]  ; 5.993 ; 5.993 ; 5.993 ; 5.993 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[5]  ; 6.111 ; 6.111 ; 6.111 ; 6.111 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[6]  ; 7.931 ;       ;       ; 7.931 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[7]  ; 5.900 ; 5.900 ; 5.900 ; 5.900 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[8]  ; 7.103 ; 7.103 ; 7.103 ; 7.103 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[9]  ; 5.888 ; 5.888 ; 5.888 ; 5.888 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[10] ; 6.093 ; 6.093 ; 6.093 ; 6.093 ;
; mem_data_bus_in[8]  ; mem_addr_bus_out[11] ; 7.172 ; 7.172 ; 7.172 ; 7.172 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[0]  ; 5.966 ; 5.966 ; 5.966 ; 5.966 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[1]  ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[2]  ; 6.055 ; 6.055 ; 6.055 ; 6.055 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[3]  ; 6.177 ; 6.177 ; 6.177 ; 6.177 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[4]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[5]  ; 6.090 ; 6.090 ; 6.090 ; 6.090 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[6]  ; 5.888 ;       ;       ; 5.888 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[7]  ; 5.708 ;       ;       ; 5.708 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[8]  ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[9]  ; 6.428 ; 6.428 ; 6.428 ; 6.428 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[10] ; 6.967 ; 6.967 ; 6.967 ; 6.967 ;
; mem_data_bus_in[8]  ; mem_data_bus_out[11] ; 5.754 ; 5.754 ; 5.754 ; 5.754 ;
; mem_data_bus_in[9]  ; HLT_indicator        ; 6.024 ; 6.024 ; 6.024 ; 6.024 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[0]  ; 6.285 ; 6.285 ; 6.285 ; 6.285 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[1]  ; 6.525 ; 6.525 ; 6.525 ; 6.525 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[2]  ; 6.476 ; 6.476 ; 6.476 ; 6.476 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[3]  ; 6.121 ; 6.121 ; 6.121 ; 6.121 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[4]  ; 5.995 ; 5.995 ; 5.995 ; 5.995 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[5]  ; 6.113 ; 6.113 ; 6.113 ; 6.113 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[6]  ; 7.933 ;       ;       ; 7.933 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[7]  ; 5.902 ; 5.902 ; 5.902 ; 5.902 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[8]  ; 7.105 ; 7.105 ; 7.105 ; 7.105 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[9]  ; 5.890 ; 5.890 ; 5.890 ; 5.890 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[10] ; 6.095 ; 6.095 ; 6.095 ; 6.095 ;
; mem_data_bus_in[9]  ; mem_addr_bus_out[11] ; 7.174 ; 7.174 ; 7.174 ; 7.174 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[0]  ; 5.968 ; 5.968 ; 5.968 ; 5.968 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[1]  ; 5.992 ; 5.992 ; 5.992 ; 5.992 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[2]  ; 6.057 ; 6.057 ; 6.057 ; 6.057 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[3]  ; 6.179 ; 6.179 ; 6.179 ; 6.179 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[4]  ; 5.985 ; 5.985 ; 5.985 ; 5.985 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[5]  ; 6.092 ; 6.092 ; 6.092 ; 6.092 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[6]  ; 5.890 ;       ;       ; 5.890 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[7]  ; 5.710 ;       ;       ; 5.710 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[8]  ; 6.061 ; 6.061 ; 6.061 ; 6.061 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[9]  ; 6.430 ; 6.430 ; 6.430 ; 6.430 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[10] ; 6.969 ; 6.969 ; 6.969 ; 6.969 ;
; mem_data_bus_in[9]  ; mem_data_bus_out[11] ; 5.756 ; 5.756 ; 5.756 ; 5.756 ;
; mem_data_bus_in[10] ; HLT_indicator        ; 3.595 ; 3.595 ; 3.595 ; 3.595 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[0]  ; 3.856 ; 3.856 ; 3.856 ; 3.856 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[1]  ; 4.096 ; 4.096 ; 4.096 ; 4.096 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[2]  ; 4.047 ; 4.047 ; 4.047 ; 4.047 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[3]  ; 3.692 ; 3.692 ; 3.692 ; 3.692 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[4]  ; 3.566 ; 3.566 ; 3.566 ; 3.566 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[5]  ; 3.684 ; 3.684 ; 3.684 ; 3.684 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[6]  ; 5.504 ;       ;       ; 5.504 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[7]  ; 3.473 ; 3.473 ; 3.473 ; 3.473 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[8]  ; 4.676 ; 4.676 ; 4.676 ; 4.676 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[9]  ; 3.461 ; 3.461 ; 3.461 ; 3.461 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[10] ; 3.666 ; 3.666 ; 3.666 ; 3.666 ;
; mem_data_bus_in[10] ; mem_addr_bus_out[11] ; 4.745 ; 4.745 ; 4.745 ; 4.745 ;
; mem_data_bus_in[10] ; mem_data_bus_out[0]  ; 3.539 ; 3.539 ; 3.539 ; 3.539 ;
; mem_data_bus_in[10] ; mem_data_bus_out[1]  ; 3.563 ; 3.563 ; 3.563 ; 3.563 ;
; mem_data_bus_in[10] ; mem_data_bus_out[2]  ; 3.628 ; 3.628 ; 3.628 ; 3.628 ;
; mem_data_bus_in[10] ; mem_data_bus_out[3]  ; 3.750 ; 3.750 ; 3.750 ; 3.750 ;
; mem_data_bus_in[10] ; mem_data_bus_out[4]  ; 3.556 ; 3.556 ; 3.556 ; 3.556 ;
; mem_data_bus_in[10] ; mem_data_bus_out[5]  ; 3.663 ; 3.663 ; 3.663 ; 3.663 ;
; mem_data_bus_in[10] ; mem_data_bus_out[6]  ; 3.461 ;       ;       ; 3.461 ;
; mem_data_bus_in[10] ; mem_data_bus_out[7]  ; 3.281 ;       ;       ; 3.281 ;
; mem_data_bus_in[10] ; mem_data_bus_out[8]  ; 3.632 ; 3.632 ; 3.632 ; 3.632 ;
; mem_data_bus_in[10] ; mem_data_bus_out[9]  ; 4.001 ; 4.001 ; 4.001 ; 4.001 ;
; mem_data_bus_in[10] ; mem_data_bus_out[10] ; 4.540 ; 4.540 ; 4.540 ; 4.540 ;
; mem_data_bus_in[10] ; mem_data_bus_out[11] ; 3.327 ; 3.327 ; 3.327 ; 3.327 ;
; mem_data_bus_in[11] ; HLT_indicator        ; 3.678 ; 3.678 ; 3.678 ; 3.678 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[0]  ; 3.939 ; 3.939 ; 3.939 ; 3.939 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[1]  ; 4.179 ; 4.179 ; 4.179 ; 4.179 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[2]  ; 4.130 ; 4.130 ; 4.130 ; 4.130 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[3]  ; 3.775 ; 3.775 ; 3.775 ; 3.775 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[4]  ; 3.649 ; 3.649 ; 3.649 ; 3.649 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[5]  ; 3.767 ; 3.767 ; 3.767 ; 3.767 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[6]  ; 5.587 ;       ;       ; 5.587 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[7]  ; 3.556 ; 3.556 ; 3.556 ; 3.556 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[8]  ; 4.759 ; 4.759 ; 4.759 ; 4.759 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[9]  ; 3.544 ; 3.544 ; 3.544 ; 3.544 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[10] ; 3.749 ; 3.749 ; 3.749 ; 3.749 ;
; mem_data_bus_in[11] ; mem_addr_bus_out[11] ; 4.828 ; 4.828 ; 4.828 ; 4.828 ;
; mem_data_bus_in[11] ; mem_data_bus_out[0]  ; 3.622 ; 3.622 ; 3.622 ; 3.622 ;
; mem_data_bus_in[11] ; mem_data_bus_out[1]  ; 3.646 ; 3.646 ; 3.646 ; 3.646 ;
; mem_data_bus_in[11] ; mem_data_bus_out[2]  ; 3.711 ; 3.711 ; 3.711 ; 3.711 ;
; mem_data_bus_in[11] ; mem_data_bus_out[3]  ; 3.833 ; 3.833 ; 3.833 ; 3.833 ;
; mem_data_bus_in[11] ; mem_data_bus_out[4]  ; 3.639 ; 3.639 ; 3.639 ; 3.639 ;
; mem_data_bus_in[11] ; mem_data_bus_out[5]  ; 3.746 ; 3.746 ; 3.746 ; 3.746 ;
; mem_data_bus_in[11] ; mem_data_bus_out[6]  ; 3.544 ;       ;       ; 3.544 ;
; mem_data_bus_in[11] ; mem_data_bus_out[7]  ; 3.364 ;       ;       ; 3.364 ;
; mem_data_bus_in[11] ; mem_data_bus_out[8]  ; 3.715 ; 3.715 ; 3.715 ; 3.715 ;
; mem_data_bus_in[11] ; mem_data_bus_out[9]  ; 4.084 ; 4.084 ; 4.084 ; 4.084 ;
; mem_data_bus_in[11] ; mem_data_bus_out[10] ; 4.623 ; 4.623 ; 4.623 ; 4.623 ;
; mem_data_bus_in[11] ; mem_data_bus_out[11] ; 3.410 ; 3.410 ; 3.410 ; 3.410 ;
; not_reset           ; HLT_indicator        ; 5.977 ; 5.977 ; 5.977 ; 5.977 ;
; not_reset           ; mem_addr_bus_out[0]  ; 5.947 ; 6.238 ; 6.238 ; 5.947 ;
; not_reset           ; mem_addr_bus_out[1]  ; 6.003 ; 6.478 ; 6.478 ; 6.003 ;
; not_reset           ; mem_addr_bus_out[2]  ; 6.240 ; 6.429 ; 6.429 ; 6.240 ;
; not_reset           ; mem_addr_bus_out[3]  ; 6.074 ; 6.074 ; 6.074 ; 6.074 ;
; not_reset           ; mem_addr_bus_out[4]  ; 5.948 ; 5.948 ; 5.948 ; 5.948 ;
; not_reset           ; mem_addr_bus_out[5]  ; 6.066 ; 6.066 ; 6.066 ; 6.066 ;
; not_reset           ; mem_addr_bus_out[6]  ; 7.886 ;       ;       ; 7.886 ;
; not_reset           ; mem_addr_bus_out[7]  ; 5.855 ; 5.855 ; 5.855 ; 5.855 ;
; not_reset           ; mem_addr_bus_out[8]  ; 7.058 ; 7.058 ; 7.058 ; 7.058 ;
; not_reset           ; mem_addr_bus_out[9]  ; 5.843 ; 5.843 ; 5.843 ; 5.843 ;
; not_reset           ; mem_addr_bus_out[10] ; 6.048 ; 6.048 ; 6.048 ; 6.048 ;
; not_reset           ; mem_addr_bus_out[11] ; 7.127 ; 7.127 ; 7.127 ; 7.127 ;
; not_reset           ; mem_data_bus_out[0]  ; 5.921 ; 5.921 ; 5.921 ; 5.921 ;
; not_reset           ; mem_data_bus_out[1]  ; 5.945 ; 5.945 ; 5.945 ; 5.945 ;
; not_reset           ; mem_data_bus_out[2]  ; 6.010 ; 6.010 ; 6.010 ; 6.010 ;
; not_reset           ; mem_data_bus_out[3]  ; 6.132 ; 6.132 ; 6.132 ; 6.132 ;
; not_reset           ; mem_data_bus_out[4]  ; 5.938 ; 5.938 ; 5.938 ; 5.938 ;
; not_reset           ; mem_data_bus_out[5]  ; 6.045 ; 6.045 ; 6.045 ; 6.045 ;
; not_reset           ; mem_data_bus_out[6]  ; 5.843 ;       ;       ; 5.843 ;
; not_reset           ; mem_data_bus_out[7]  ; 5.663 ;       ;       ; 5.663 ;
; not_reset           ; mem_data_bus_out[8]  ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; not_reset           ; mem_data_bus_out[9]  ; 6.383 ; 6.383 ; 6.383 ; 6.383 ;
; not_reset           ; mem_data_bus_out[10] ; 6.922 ; 6.922 ; 6.922 ; 6.922 ;
; not_reset           ; mem_data_bus_out[11] ; 5.709 ; 5.709 ; 5.709 ; 5.709 ;
+---------------------+----------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 5672     ; 5672     ; 5672     ; 5672     ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 5672     ; 5672     ; 5672     ; 5672     ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Recovery Transfers                                                          ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 20276    ; 20276    ; 20276    ; 20276    ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Removal Transfers                                                           ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 20276    ; 20276    ; 20276    ; 20276    ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 25    ; 25   ;
; Unconstrained Input Port Paths  ; 868   ; 868  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 902   ; 902  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jan 18 17:31:26 2017
Info: Command: quartus_sta top_level -c top_level
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ASSERT_CONTROL ASSERT_CONTROL
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|datad"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|datac"
Warning (332125): Found combinational loop of 12 nodes
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~5|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~6|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|datac"
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 1711 nodes
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE_out|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE_out|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~7|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_3|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~7|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_0|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_0|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|output_mux|output~12|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~12|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~12|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~12|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~13|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~13|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~11|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~11|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~12|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~13|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~9|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~41|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~41|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~42|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~42|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~40|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~40|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_8|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_8|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~16|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~16|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~4|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|datad"
    Warning (332126): Node "address_comparator_0|and_0|output~2|datac"
    Warning (332126): Node "address_comparator_0|and_0|output~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~7|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~2|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|output_mux|output~9|datad"
    Warning (332126): Node "register_array_0|output_mux|output~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~28|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~28|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~9|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~9|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~32|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~32|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~9|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_2_0|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_2_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "address_comparator_0|and_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~8|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_4|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_4|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~23|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~23|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~17|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~17|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~18|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~18|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~20|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~20|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_4|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_4|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_2_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~9|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~3|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~25|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~25|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~26|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~26|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~24|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~24|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~6|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datab"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~4|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~6|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~7|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~9|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~8|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~9|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~8|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "address_comparator_0|and_0|output~1|datac"
    Warning (332126): Node "address_comparator_0|and_0|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_0|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|combout"
    Warning (332126): Node "register_array_0|output_mux|output~12|datac"
    Warning (332126): Node "register_array_0|output_mux|output~5|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_8|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~12|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~15|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~15|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~16|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~16|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~12|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datad"
    Warning (332126): Node "register_array_0|output_mux|output~13|datac"
    Warning (332126): Node "register_array_0|output_mux|output~13|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~8|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~7|datac"
    Warning (332126): Node "register_array_0|output_mux|output~2|datab"
    Warning (332126): Node "register_array_0|output_mux|output~3|datab"
    Warning (332126): Node "register_array_0|output_mux|output~9|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~23|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~19|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~19|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~20|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~35|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~35|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~36|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~36|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_4|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_6_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_6_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~35|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~38|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~38|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~35|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~36|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~37|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~37|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~38|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|combout"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~11|datad"
    Warning (332126): Node "register_array_0|output_mux|output~11|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~35|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~37|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_4|output~0|datad"
    Warning (332126): Node "register_array_0|output_mux|output~10|datac"
    Warning (332126): Node "register_array_0|output_mux|output~10|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~33|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~33|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~34|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~34|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~31|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~32|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|datad"
    Warning (332126): Node "register_array_0|output_mux|output~8|datab"
    Warning (332126): Node "register_array_0|output_mux|output~4|datac"
    Warning (332126): Node "register_array_0|output_mux|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~39|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~39|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~40|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~41|datab"
    Warning (332126): Node "register_array_0|output_mux|output~7|datad"
    Warning (332126): Node "register_array_0|output_mux|output~7|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~18|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~19|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datad"
    Warning (332126): Node "register_array_0|output_mux|output~11|datab"
    Warning (332126): Node "register_array_0|output_mux|output~6|datab"
    Warning (332126): Node "register_array_0|output_mux|output~6|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_4|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_6_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_4|nand_3|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~13|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~10|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~10|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~11|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~14|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~14|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~15|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~6|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~38|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~26|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~34|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~30|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~30|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~28|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~21|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~21|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~22|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~22|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~23|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~17|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~42|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~13|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~10|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_9|nand_8|output~0|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~24|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~26|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~25|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~27|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~30|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~29|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~29|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~30|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_or_0|or_4|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~21|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~22|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~19|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~24|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~3|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_2_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_2_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~19|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~20|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_6|nand_8|output~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~7|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_4|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_0|output~0|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~8|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|combout"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_1|output~2|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_1|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~3|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_2_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~34|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~33|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_7|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_4|nand_4|output~0|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|output_mux|output~10|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "address_comparator_0|and_0|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|output_mux|output~10|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~9|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~9|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~8|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~8|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_3_1|output~3|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_3_1|output~3|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_0|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_2|output|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_0|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~9|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_7|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_0|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_3|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~8|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~8|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_2_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_2_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_4|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_5|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_11|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_5|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_1|nand_3|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_8|nand_3|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_0|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_4|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|datab"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_2_0|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_0|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~2|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~6|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~4|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_6_1|output|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_5_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_10|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_0_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_2_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_2|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_8|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_9|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_2|nand_3|output~8|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~29|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_2|nand_8|output~0|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~9|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~6|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~6|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE_out~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~6|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~6|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~8|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~8|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~6|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~11|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~15|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~37|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~8|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~25|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~33|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~29|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~22|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~18|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~13|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~16|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~9|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~36|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~24|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~32|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~28|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~23|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~20|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~40|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~41|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~9|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~3|combout"
    Warning (332126): Node "register_array_0|output_mux|output~12|datab"
    Warning (332126): Node "register_array_0|output_mux|output~5|datab"
    Warning (332126): Node "register_array_0|output_mux|output~13|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~3|datac"
    Warning (332126): Node "register_array_0|output_mux|output~9|datab"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~2|datac"
    Warning (332126): Node "register_array_0|output_mux|output~10|datab"
    Warning (332126): Node "register_array_0|output_mux|output~8|datad"
    Warning (332126): Node "register_array_0|output_mux|output~4|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~7|datac"
    Warning (332126): Node "register_array_0|output_mux|output~11|datac"
    Warning (332126): Node "register_array_0|output_mux|output~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~3|combout"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~2|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~6|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~4|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_5|output~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_6_1|output|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_6|output~4|datad"
    Warning (332126): Node "register_array_0|output_mux|output~5|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~2|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_3_2|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|alu_rot_0~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_10_0|output~2|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_4_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|output_mux|output~12|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~1|datac"
    Warning (332126): Node "register_array_0|output_mux|output~6|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|dataa"
    Warning (332126): Node "register_array_0|output_mux|output~4|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[11]~5|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[7]~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_0|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_1_0|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_1|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~3|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_1|nand_8|output~0|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|OPR_INS~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|OPR_INS~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~6|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~8|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~9|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|combout"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~11|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[9]~10|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~15|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~7|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[11]~6|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[7]~38|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~2|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[1]~1|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~26|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[3]~34|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[2]~30|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[4]~22|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~17|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[5]~18|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[0]~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~42|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~6|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~6|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~7|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~3|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_1|output~3|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~0|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[6]~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_7|output|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[8]~14|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_0|output~0|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_main_0|alu_add_0|adder_8|nand_7|output~0|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[8]~2|datad"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_0|output~2|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_7|output|datab"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_7|nand_3|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_8_2|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|and_9_1|output|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~39|datac"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~42|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~39|datad"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[10]~4|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~6|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_rot_0|or_3_11|output~3|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_10|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|and_10|output|datad"
    Warning (332126): Node "alu_subsystem_0|alu_out_mux|output[10]~39|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_9|output~0|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datac"
    Warning (332126): Node "register_array_0|md_input_mux_0|output[9]~3|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_8|nand_3|output~8|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_xor_0|xor_9|nand_3|output~1|datad"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_8|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_11|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_inc_0|xor_6|nand_3|output~3|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_7|output~0|datab"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_1|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_0|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_3|output~0|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_2|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_4|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_10|output~0|datac"
    Warning (332126): Node "alu_subsystem_0|alu_clr_0|and_5|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~4|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~4|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~8|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~5|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~3|combout"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_LO~2|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~3|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_2|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_2|output~2|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_3|output~0|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_LOAD_HI~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|END_STATE~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~6|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~2|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~7|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~3|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~8|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_COMP~2|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_ROT_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_LO~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|LINK_LOAD~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~3|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~5|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~4|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|control_matrix|NEXT_STATE~7|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~3|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~2|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~3|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~7|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~5|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_INC~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_CLEAR~1|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_LO~3|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_0|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~3|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_4|output~0|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~7|datad"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_3|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|decoder_3_to_8_0|and_3_2|output|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|or_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~5|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_LOAD~8|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_IN_SEL~1|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_2~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|GROUP_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~9|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_OUT_SEL_0~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|ALU_FUNC_SEL_1~0|dataa"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_CLR_HI~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_LOAD_HI~6|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MA_CLR_HI~3|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|decoder_3_to_8_0|and_3_5|output~0|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~4|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|MD_BUS_SEL~3|datab"
    Warning (332126): Node "control_subsystem_0|control_matrix|PC_BUS_SEL~1|datac"
    Warning (332126): Node "control_subsystem_0|control_matrix|AC_LOAD~3|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "control_subsystem_0|control_matrix|OPR_INS~1|datad"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_9|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~5|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~13|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_11|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~6|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "address_comparator_0|and_0|output~2|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_0|nand_1|output~7|datad"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "address_comparator_0|and_0|output~2|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~11|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_5|output~2|dataa"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_1|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_9|nand_5|output~1|datac"
    Warning (332126): Node "address_comparator_0|and_0|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "address_comparator_0|and_0|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_9|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_8|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_7|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_6|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_0|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_5|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_10|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~4|datab"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_10|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_2|nand_3_2|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_3_1|output~2|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_5|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|output_mux|output~7|datab"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_6|nand_3_1|output~3|dataa"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_4|nand_3_1|output~2|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_7|nand_5|output~1|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_4|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datab"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_8|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_2|nand_5|output~1|datab"
    Warning (332126): Node "control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_3_1|output~0|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|and_1|output~1|dataa"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|and_1|output~1|combout"
    Warning (332126): Node "control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|dataa"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_11|nand_3_1|output~0|datac"
    Warning (332126): Node "register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datab"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datab"
    Warning (332126): Node "alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|dataa"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_3|nand_3_1|output~0|datac"
    Warning (332126): Node "register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datad"
    Warning (332126): Node "register_array_0|AC_register|ms_jk_ff_4|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~2|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_3_1|output~0|datab"
    Warning (332126): Node "control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_1|nand_5|output~1|datad"
    Warning (332126): Node "register_array_0|MD_register|ms_jk_ff_0|nand_5|output~1|datad"
Critical Warning (332081): Design contains combinational loop of 1711 nodes. Estimating the delays through the loop.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|control_matrix|END_STATE_out|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|NEXT_STATE_out~1|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -24.158
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -24.158       -64.633 ASSERT_CONTROL 
Info (332146): Worst-case hold slack is -8.748
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.748       -28.182 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -24.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -24.333      -265.675 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -9.430
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.430       -54.197 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -9.274
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.274     -1040.893 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_3_1|output~0|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
    Info (332098): Cell: control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_5|output~1  from: datac  to: combout
    Info (332098): From: control_subsystem_0|control_matrix|END_STATE_out|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
    Info (332098): From: control_subsystem_0|control_matrix|NEXT_STATE_out~1|datad  to: register_array_0|PC_register|ms_jk_ff_5|nand_5|output~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.429
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.429       -21.427 ASSERT_CONTROL 
Info (332146): Worst-case hold slack is -3.448
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.448       -10.725 ASSERT_CONTROL 
Info (332146): Worst-case recovery slack is -8.384
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.384       -93.138 ASSERT_CONTROL 
Info (332146): Worst-case removal slack is -3.374
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.374       -18.352 ASSERT_CONTROL 
Info (332146): Worst-case minimum pulse width slack is -2.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.979      -289.612 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1775 warnings
    Info: Peak virtual memory: 611 megabytes
    Info: Processing ended: Wed Jan 18 17:31:27 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


