Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan  7 21:47:59 2024
| Host         : ebrahim running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 53
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 17         |
| HPDR-2    | Warning          | Port pin INOUT inconsistency  | 5          |
| TIMING-18 | Warning          | Missing input or output delay | 31         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/byte_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin system_i/UART_rx/uart_rx_reg_0/inst/shift_reg_reg[8]/C is not reached by a timing clock
Related violations: <none>

HPDR-2#1 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) system_i/UART_rx/gpio_obuf_3/d_o direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (system_i/UART_rx/gpio_obuf_3/d_o) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#2 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) system_i/UART_tx/gpio_obuf_0/d_o direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (system_i/UART_tx/gpio_obuf_0/d_o) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#3 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) system_i/UART_tx/gpio_obuf_1/d_o direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (system_i/UART_tx/gpio_obuf_1/d_o) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#4 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) system_i/UART_tx/gpio_obuf_3/d_o direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (system_i/UART_tx/gpio_obuf_3/d_o) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#5 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) system_i/gpio_obuf_0/d_o direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (system_i/gpio_obuf_0/d_o) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on JA1 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on JA3 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on JA4 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on JB2 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on JB7 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on JC1 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on JC2 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on AN0 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on AN1 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on AN2 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on AN3 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on CA relative to clock(s) src_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on CB relative to clock(s) src_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on CC relative to clock(s) src_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on CD relative to clock(s) src_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on CE relative to clock(s) src_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on CF relative to clock(s) src_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on CG relative to clock(s) src_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on DP relative to clock(s) src_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LD0 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on LD1 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on LD10 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on LD12[0] relative to clock(s) src_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on LD13[0] relative to clock(s) src_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on LD14 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on LD2 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on LD3 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on LD4 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on LD5 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on LD6 relative to clock(s) src_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on LD7 relative to clock(s) src_clk
Related violations: <none>


