ports
=====

.. currentmodule:: ansys.aedt.core.emit

.. autoproperty:: Emit.ports