{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715521498186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715521498186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:44:58 2024 " "Processing started: Sun May 12 21:44:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715521498186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715521498186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_CPU -c RISCV_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_CPU -c RISCV_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715521498186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1715521498484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/pcim_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/pcim_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcIm_control " "Found entity 1: pcIm_control" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/cmp_op.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/cmp_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_op " "Found entity 1: cmp_op" {  } { { "../rtl/cpu/cmp_op.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/cmp_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/sim/tb_r_risc_v_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/sim/tb_r_risc_v_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_R_RISC_V_CPU " "Found entity 1: tb_R_RISC_V_CPU" {  } { { "../sim/tb_R_RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/sim/tb_R_RISC_V_CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/maul.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/maul.v" { { "Info" "ISGN_ENTITY_NAME" "1 MALU " "Found entity 1: MALU" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/risc_v_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/risc_v_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_CPU " "Found entity 1: RISC_V_CPU" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/controlmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/controlmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlMUX " "Found entity 1: controlMUX" {  } { { "../rtl/cpu/controlMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/controlMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../rtl/cpu/adder.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "../rtl/cpu/hazard_detection.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/hazard_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/forwardingmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/forwardingmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingMUX " "Found entity 1: forwardingMUX" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../rtl/cpu/forwarding_unit.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../rtl/cpu/MEM_WB.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../rtl/cpu/EX_MEM.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../rtl/cpu/ALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498576 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../rtl/cpu/mux.v " "Entity \"mux\" obtained from \"../rtl/cpu/mux.v\" instead of from Quartus II megafunction library" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1715521498580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../rtl/cpu/SignExtend.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "../rtl/cpu/Shift.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Shift.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../rtl/cpu/control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/rigister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/rigister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../rtl/cpu/pc.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715521498603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/side project/risv-v cpu/rtl/cpu/cpu_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/user/side project/risv-v cpu/rtl/cpu/cpu_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715521498605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isBranch RISC_V_CPU.v(118) " "Verilog HDL Implicit Net warning at RISC_V_CPU.v(118): created implicit net for \"isBranch\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715521498605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isJump RISC_V_CPU.v(119) " "Verilog HDL Implicit Net warning at RISC_V_CPU.v(119): created implicit net for \"isJump\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715521498605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_Imm_Select RISC_V_CPU.v(120) " "Verilog HDL Implicit Net warning at RISC_V_CPU.v(120): created implicit net for \"PC_Imm_Select\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715521498605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "branch_pcIm RISC_V_CPU.v(124) " "Verilog HDL Implicit Net warning at RISC_V_CPU.v(124): created implicit net for \"branch_pcIm\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715521498605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JAL_pcIm RISC_V_CPU.v(125) " "Verilog HDL Implicit Net warning at RISC_V_CPU.v(125): created implicit net for \"JAL_pcIm\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715521498605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "JALR_pcIm RISC_V_CPU.v(126) " "Verilog HDL Implicit Net warning at RISC_V_CPU.v(126): created implicit net for \"JALR_pcIm\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715521498605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcIm_MUX_o RISC_V_CPU.v(241) " "Verilog HDL Implicit Net warning at RISC_V_CPU.v(241): created implicit net for \"pcIm_MUX_o\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715521498605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC_Branch_Select RISC_V_CPU.v(274) " "Verilog HDL Implicit Net warning at RISC_V_CPU.v(274): created implicit net for \"PC_Branch_Select\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715521498605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ID_EX_MemWrite_o RISC_V_CPU.v(386) " "Verilog HDL Implicit Net warning at RISC_V_CPU.v(386): created implicit net for \"ID_EX_MemWrite_o\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 386 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715521498605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_CPU " "Elaborating entity \"RISC_V_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715521498649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "swIm RISC_V_CPU.v(20) " "Verilog HDL or VHDL warning at RISC_V_CPU.v(20): object \"swIm\" assigned a value but never read" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715521498653 "|RISC_V_CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 1 RISC_V_CPU.v(124) " "Verilog HDL assignment warning at RISC_V_CPU.v(124): truncated value with size 13 to match size of target (1)" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498653 "|RISC_V_CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 1 RISC_V_CPU.v(125) " "Verilog HDL assignment warning at RISC_V_CPU.v(125): truncated value with size 40 to match size of target (1)" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498653 "|RISC_V_CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 RISC_V_CPU.v(126) " "Verilog HDL assignment warning at RISC_V_CPU.v(126): truncated value with size 12 to match size of target (1)" {  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498653 "|RISC_V_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:pc_MUX " "Elaborating entity \"mux\" for hierarchy \"mux:pc_MUX\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "pc_MUX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "pc" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_PC " "Elaborating entity \"adder\" for hierarchy \"adder:add_PC\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "add_PC" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "instruction_memory" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498664 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "quad_d1 instruction_memory.v(38) " "Verilog HDL or VHDL warning at instruction_memory.v(38): object \"quad_d1\" assigned a value but never read" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715521498676 "|RISC_V_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instruction_memory.v(100) " "Verilog HDL assignment warning at instruction_memory.v(100): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498676 "|RISC_V_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instruction_memory.v(101) " "Verilog HDL assignment warning at instruction_memory.v(101): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498676 "|RISC_V_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instruction_memory.v(102) " "Verilog HDL assignment warning at instruction_memory.v(102): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498676 "|RISC_V_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instruction_memory.v(103) " "Verilog HDL assignment warning at instruction_memory.v(103): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498676 "|RISC_V_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instruction_memory.v(104) " "Verilog HDL assignment warning at instruction_memory.v(104): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498676 "|RISC_V_CPU|instruction_memory:instruction_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i instruction_memory.v(72) " "Verilog HDL Always Construct warning at instruction_memory.v(72): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 72 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715521498676 "|RISC_V_CPU|instruction_memory:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcIm_control pcIm_control:pcIm_control " "Elaborating entity \"pcIm_control\" for hierarchy \"pcIm_control:pcIm_control\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "pcIm_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498678 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pcIm_control.v(10) " "Verilog HDL Case Statement warning at pcIm_control.v(10): incomplete case statement has no default case item" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1715521498678 "|RISC_V_CPU|pcIm_control:pcIm_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_type pcIm_control.v(10) " "Verilog HDL Always Construct warning at pcIm_control.v(10): inferring latch(es) for variable \"pc_type\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715521498679 "|RISC_V_CPU|pcIm_control:pcIm_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_type\[0\] pcIm_control.v(10) " "Inferred latch for \"pc_type\[0\]\" at pcIm_control.v(10)" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498679 "|RISC_V_CPU|pcIm_control:pcIm_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_type\[1\] pcIm_control.v(10) " "Inferred latch for \"pc_type\[1\]\" at pcIm_control.v(10)" {  } { { "../rtl/cpu/pcIm_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pcIm_control.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498679 "|RISC_V_CPU|pcIm_control:pcIm_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "IF_ID" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Control " "Elaborating entity \"control\" for hierarchy \"control:Control\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "Control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlMUX controlMUX:ControlMUX " "Elaborating entity \"controlMUX\" for hierarchy \"controlMUX:ControlMUX\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "ControlMUX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Register_file " "Elaborating entity \"Register\" for hierarchy \"Register:Register_file\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "Register_file" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498712 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Rigister.v(35) " "Verilog HDL Always Construct warning at Rigister.v(35): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715521498719 "|RISC_V_CPU|Register:Register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtend " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtend\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "SignExtend" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 SignExtend.v(28) " "Verilog HDL assignment warning at SignExtend.v(28): truncated value with size 40 to match size of target (32)" {  } { { "../rtl/cpu/SignExtend.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/SignExtend.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498722 "|RISC_V_CPU|SignExtend:PCImmSignExtend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:ID_EX " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:ID_EX\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "ID_EX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498725 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Offset_o ID_EX.v(34) " "Output port \"Offset_o\" at ID_EX.v(34) has no driver" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1715521498726 "|RISC_V_CPU|ID_EX:ID_EX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection hazard_detection:hazard_detection " "Elaborating entity \"hazard_detection\" for hierarchy \"hazard_detection:hazard_detection\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "hazard_detection" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:ForwardingUnit " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:ForwardingUnit\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "ForwardingUnit" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingMUX forwardingMUX:ForwardToData1 " "Elaborating entity \"forwardingMUX\" for hierarchy \"forwardingMUX:ForwardToData1\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "ForwardToData1" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498732 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "forwardingMUX.v(13) " "Verilog HDL Case Statement warning at forwardingMUX.v(13): incomplete case statement has no default case item" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1715521498734 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o forwardingMUX.v(13) " "Verilog HDL Always Construct warning at forwardingMUX.v(13): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715521498734 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[0\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498734 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[1\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498734 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[2\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498734 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[3\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498734 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[4\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[5\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[6\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[7\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[8\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[9\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[10\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[11\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[12\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[13\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[14\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[15\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[16\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[17\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[18\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[19\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[20\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[21\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[22\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[23\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[24\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[25\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[26\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[27\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[28\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[29\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[30\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] forwardingMUX.v(13) " "Inferred latch for \"data_o\[31\]\" at forwardingMUX.v(13)" {  } { { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498735 "|RISC_V_CPU|forwardingMUX:ForwardToData1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control ALU_control:ALU_control " "Elaborating entity \"ALU_control\" for hierarchy \"ALU_control:ALU_control\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "ALU_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498740 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_control.v(26) " "Verilog HDL Case Statement warning at ALU_control.v(26): incomplete case statement has no default case item" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1715521498741 "|RISC_V_CPU|ALU_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_control.v(38) " "Verilog HDL Case Statement warning at ALU_control.v(38): incomplete case statement has no default case item" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1715521498741 "|RISC_V_CPU|ALU_control:ALU_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Ctrl_o ALU_control.v(16) " "Verilog HDL Always Construct warning at ALU_control.v(16): inferring latch(es) for variable \"ALU_Ctrl_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715521498741 "|RISC_V_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[0\] ALU_control.v(16) " "Inferred latch for \"ALU_Ctrl_o\[0\]\" at ALU_control.v(16)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498741 "|RISC_V_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[1\] ALU_control.v(16) " "Inferred latch for \"ALU_Ctrl_o\[1\]\" at ALU_control.v(16)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498741 "|RISC_V_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[2\] ALU_control.v(16) " "Inferred latch for \"ALU_Ctrl_o\[2\]\" at ALU_control.v(16)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498741 "|RISC_V_CPU|ALU_control:ALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Ctrl_o\[3\] ALU_control.v(16) " "Inferred latch for \"ALU_Ctrl_o\[3\]\" at ALU_control.v(16)" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498741 "|RISC_V_CPU|ALU_control:ALU_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "ALU" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(17) " "Verilog HDL assignment warning at ALU.v(17): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/ALU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498743 "|RISC_V_CPU|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MALU MALU:MALU " "Elaborating entity \"MALU\" for hierarchy \"MALU:MALU\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "MALU" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498745 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MAUL.v(29) " "Verilog HDL Case Statement warning at MAUL.v(29): incomplete case statement has no default case item" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_data0 MAUL.v(29) " "Verilog HDL Always Construct warning at MAUL.v(29): inferring latch(es) for variable \"unsigned_data0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unsigned_data1 MAUL.v(29) " "Verilog HDL Always Construct warning at MAUL.v(29): inferring latch(es) for variable \"unsigned_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o MAUL.v(29) " "Verilog HDL Always Construct warning at MAUL.v(29): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative_product MAUL.v(29) " "Verilog HDL Always Construct warning at MAUL.v(29): inferring latch(es) for variable \"negative_product\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] MAUL.v(29) " "Inferred latch for \"data_o\[0\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] MAUL.v(29) " "Inferred latch for \"data_o\[1\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] MAUL.v(29) " "Inferred latch for \"data_o\[2\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] MAUL.v(29) " "Inferred latch for \"data_o\[3\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] MAUL.v(29) " "Inferred latch for \"data_o\[4\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] MAUL.v(29) " "Inferred latch for \"data_o\[5\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] MAUL.v(29) " "Inferred latch for \"data_o\[6\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] MAUL.v(29) " "Inferred latch for \"data_o\[7\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] MAUL.v(29) " "Inferred latch for \"data_o\[8\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] MAUL.v(29) " "Inferred latch for \"data_o\[9\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] MAUL.v(29) " "Inferred latch for \"data_o\[10\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] MAUL.v(29) " "Inferred latch for \"data_o\[11\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] MAUL.v(29) " "Inferred latch for \"data_o\[12\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] MAUL.v(29) " "Inferred latch for \"data_o\[13\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] MAUL.v(29) " "Inferred latch for \"data_o\[14\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] MAUL.v(29) " "Inferred latch for \"data_o\[15\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] MAUL.v(29) " "Inferred latch for \"data_o\[16\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] MAUL.v(29) " "Inferred latch for \"data_o\[17\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] MAUL.v(29) " "Inferred latch for \"data_o\[18\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498748 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] MAUL.v(29) " "Inferred latch for \"data_o\[19\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] MAUL.v(29) " "Inferred latch for \"data_o\[20\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] MAUL.v(29) " "Inferred latch for \"data_o\[21\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] MAUL.v(29) " "Inferred latch for \"data_o\[22\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] MAUL.v(29) " "Inferred latch for \"data_o\[23\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] MAUL.v(29) " "Inferred latch for \"data_o\[24\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] MAUL.v(29) " "Inferred latch for \"data_o\[25\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] MAUL.v(29) " "Inferred latch for \"data_o\[26\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] MAUL.v(29) " "Inferred latch for \"data_o\[27\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] MAUL.v(29) " "Inferred latch for \"data_o\[28\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] MAUL.v(29) " "Inferred latch for \"data_o\[29\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] MAUL.v(29) " "Inferred latch for \"data_o\[30\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] MAUL.v(29) " "Inferred latch for \"data_o\[31\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[0\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[0\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[1\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[1\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[2\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[2\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[3\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[3\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[4\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[4\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[5\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[5\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[6\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[6\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[7\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[7\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[8\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[8\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[9\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[9\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[10\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[10\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[11\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[11\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[12\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[12\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[13\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[13\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498749 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[14\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[14\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[15\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[15\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[16\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[16\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[17\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[17\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[18\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[18\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[19\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[19\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[20\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[20\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[21\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[21\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[22\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[22\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[23\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[23\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[24\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[24\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[25\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[25\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[26\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[26\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[27\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[27\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[28\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[28\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[29\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[29\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[30\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[30\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[31\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[31\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data1\[32\] MAUL.v(29) " "Inferred latch for \"unsigned_data1\[32\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[0\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[0\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[1\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[1\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[2\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[2\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[3\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[3\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[4\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[4\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[5\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[5\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[6\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[6\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[7\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[7\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498750 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[8\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[8\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[9\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[9\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[10\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[10\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[11\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[11\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[12\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[12\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[13\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[13\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[14\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[14\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[15\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[15\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[16\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[16\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[17\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[17\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[18\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[18\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[19\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[19\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[20\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[20\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[21\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[21\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[22\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[22\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[23\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[23\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[24\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[24\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[25\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[25\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[26\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[26\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[27\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[27\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[28\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[28\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[29\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[29\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[30\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[30\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[31\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[31\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unsigned_data0\[32\] MAUL.v(29) " "Inferred latch for \"unsigned_data0\[32\]\" at MAUL.v(29)" {  } { { "../rtl/cpu/MAUL.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MAUL.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1715521498751 "|RISC_V_CPU|MALU:MALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:EX_MEM " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:EX_MEM\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "EX_MEM" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498756 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Offset_o EX_MEM.v(30) " "Output port \"Offset_o\" at EX_MEM.v(30) has no driver" {  } { { "../rtl/cpu/EX_MEM.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1715521498757 "|RISC_V_CPU|EX_MEM:EX_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control branch_control:branch_control " "Elaborating entity \"branch_control\" for hierarchy \"branch_control:branch_control\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "branch_control" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(15) " "Verilog HDL assignment warning at branch_control.v(15): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498760 "|RISC_V_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(19) " "Verilog HDL assignment warning at branch_control.v(19): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498760 "|RISC_V_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(23) " "Verilog HDL assignment warning at branch_control.v(23): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498760 "|RISC_V_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(27) " "Verilog HDL assignment warning at branch_control.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498760 "|RISC_V_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(31) " "Verilog HDL assignment warning at branch_control.v(31): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498760 "|RISC_V_CPU|branch_control:branch_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_control.v(35) " "Verilog HDL assignment warning at branch_control.v(35): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cpu/branch_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/branch_control.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498760 "|RISC_V_CPU|branch_control:branch_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "data_memory" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_memory.v(48) " "Verilog HDL assignment warning at data_memory.v(48): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498771 "|RISC_V_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_memory.v(49) " "Verilog HDL assignment warning at data_memory.v(49): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498771 "|RISC_V_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_memory.v(50) " "Verilog HDL assignment warning at data_memory.v(50): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498771 "|RISC_V_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_memory.v(51) " "Verilog HDL assignment warning at data_memory.v(51): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498771 "|RISC_V_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "data_memory.v(53) " "Verilog HDL or VHDL warning at the data_memory.v(53): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 53 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1715521498771 "|RISC_V_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_memory.v(53) " "Verilog HDL assignment warning at data_memory.v(53): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498771 "|RISC_V_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_memory.v(54) " "Verilog HDL assignment warning at data_memory.v(54): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498771 "|RISC_V_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_memory.v(55) " "Verilog HDL assignment warning at data_memory.v(55): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498771 "|RISC_V_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_memory.v(56) " "Verilog HDL assignment warning at data_memory.v(56): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1715521498771 "|RISC_V_CPU|data_memory:data_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i data_memory.v(89) " "Verilog HDL Always Construct warning at data_memory.v(89): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1715521498771 "|RISC_V_CPU|data_memory:data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:MEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:MEM_WB\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "MEM_WB" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498774 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "pcIm_MUX mux3 " "Node instance \"pcIm_MUX\" instantiates undefined entity \"mux3\"" {  } { { "../rtl/cpu/RISC_V_CPU.v" "pcIm_MUX" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 242 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715521498777 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  54 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 54 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715521498870 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 12 21:44:58 2024 " "Processing ended: Sun May 12 21:44:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715521498870 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715521498870 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715521498870 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715521498870 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 54 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 54 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715521499479 ""}
