{"hierarchy":{"top_level":5,"1":{"insts":{"+21":3,"+18":3,"+8":3,"+7":3,"+19":3,"+15":3,"+2":4,"+3":4,"+0":4,"+13":3,"+9":3,"+14":3,"+11":3,"+6":3,"+1":4,"+20":3,"+16":3,"+10":3,"+4":2,"+17":3,"+12":3,"+5":2}},"5":{"insts":{"C2":6,"C0":6,"C1":6,"I0":1,"V0":7}}},"modelMap":{"tsmc18dP":[2],"sram_cell_6t_ckt_fin":[1],"vsource":[7],"tsmc18dN":[4],"capacitor":[6,3]},"cellviews":[["sram_6t","sram_cell_6t_ckt_fin","extracted"],["NCSU_Analog_Parts","pmos4","spectre"],["NCSU_Analog_Parts","pcapacitor","spectre"],["NCSU_Analog_Parts","nmos4","spectre"],["sram_6t","sram_cell_6t_ckt_fin_layout_simulation_noise_margin","schematic"],["NCSU_Analog_Parts","cap","spectre"],["NCSU_Analog_Parts","vdc","spectre"]]}
