0.6
2018.3
Dec  6 2018
23:39:36
/home/lyc/Vivado/lab1/Fibonacci/Fibonacci.sim/sim_1/synth/func/xsim/FIB_tb_func_synth.v,1553780228,verilog,,/home/lyc/Vivado/lab1/Fibonacci/Fibonacci.srcs/sim_1/imports/Vivado/GenerateClock.v,,ALU;Fibonacci;Register;Register_0;glbl,,,,,,,,
/home/lyc/Vivado/lab1/Fibonacci/Fibonacci.srcs/sim_1/imports/Vivado/GenerateClock.v,1541677725,verilog,,/home/lyc/Vivado/lab1/Fibonacci/Fibonacci.srcs/sim_1/new/FIB_tb.v,,GenerateClock,,,,,,,,
/home/lyc/Vivado/lab1/Fibonacci/Fibonacci.srcs/sim_1/new/FIB_tb.v,1553163596,verilog,,,,FIB_tb,,,,,,,,
