----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    03:40:51 08/20/2020 
-- Design Name: 
-- Module Name:    mux4_1_1bit - Behavioral 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity mux4_1_1bit is
    Port ( s : in  STD_LOGIC_VECTOR (1 downto 0);
           i : in  STD_LOGIC_VECTOR (0 to 3);
           o : out  STD_LOGIC);
end mux4_1_1bit;

architecture structure of mux4_1_1bit is
	component decoder2_4 is
		 Port ( i : in  STD_LOGIC_VECTOR (1 downto 0);
				  o : out  STD_LOGIC_VECTOR (3 downto 0));
	end component decoder2_4;
	component and_gate is
		port (
			A, B: in std_logic;
			C: out std_logic
		);
	end component and_gate;
	component or_gate is
		port (
			A, B: in std_logic;
			C: out std_logic
		);
	end component or_gate;
	signal dec_out, or_in: std_logic_vector(3 downto 0);
	signal int0, int1: std_logic;
begin
dec: decoder2_4 port map(i => s, o => dec_out);
a0: and_gate port map(A => dec_out(0), B => i(0), C => or_in(0));
a1: and_gate port map(A => dec_out(1), B => i(1), C => or_in(1));
a2: and_gate port map(A => dec_out(2), B => i(2), C => or_in(2));
a3: and_gate port map(A => dec_out(3), B => i(3), C => or_in(3));

o_g0: or_gate port map(A => or_in(3), B => or_in(2), C => int0);
o_g1: or_gate port map(A => or_in(1), B => or_in(0), C => int1);
o_g3: or_gate port map(A => int0, B => int1, C => o);

end structure;

